#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[85].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n825.in[1] (.names)                                                                  0.616     4.476
$abc$9566$new_n825.out[0] (.names)                                                                 0.235     4.711
$abc$9566$new_n824.in[1] (.names)                                                                  0.513     5.224
$abc$9566$new_n824.out[0] (.names)                                                                 0.235     5.459
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[85].in[4] (.names)                        0.480     5.939
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[85].out[0] (.names)                       0.261     6.200
rx[85].D[0] (dffr)                                                                                 0.718     6.919
data arrival time                                                                                            6.919

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[85].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.919
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.942


#Path 2
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[23].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n795.in[1] (.names)                                                                  0.618     4.479
$abc$9566$new_n795.out[0] (.names)                                                                 0.235     4.714
$abc$9566$new_n833.in[1] (.names)                                                                  0.607     5.320
$abc$9566$new_n833.out[0] (.names)                                                                 0.235     5.555
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[23].in[4] (.names)                        0.416     5.971
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[23].out[0] (.names)                       0.261     6.232
rx[23].D[0] (dffr)                                                                                 0.574     6.806
data arrival time                                                                                            6.806

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[23].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.806
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.830


#Path 3
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[21].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n825.in[1] (.names)                                                                  0.616     4.476
$abc$9566$new_n825.out[0] (.names)                                                                 0.235     4.711
$abc$9566$new_n824.in[1] (.names)                                                                  0.513     5.224
$abc$9566$new_n824.out[0] (.names)                                                                 0.235     5.459
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[21].in[4] (.names)                        0.480     5.939
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[21].out[0] (.names)                       0.261     6.200
rx[21].D[0] (dffr)                                                                                 0.572     6.772
data arrival time                                                                                            6.772

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[21].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.772
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.796


#Path 4
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[61].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n783.in[3] (.names)                                                                  0.616     4.476
$abc$9566$new_n783.out[0] (.names)                                                                 0.235     4.711
$abc$9566$new_n1075.in[1] (.names)                                                                 0.532     5.244
$abc$9566$new_n1075.out[0] (.names)                                                                0.235     5.479
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[61].in[4] (.names)                        0.100     5.579
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[61].out[0] (.names)                       0.235     5.814
rx[61].D[0] (dffr)                                                                                 0.865     6.679
data arrival time                                                                                            6.679

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[61].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.679
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.702


#Path 5
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[43].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n978.in[3] (.names)                                                                  0.583     5.015
$abc$9566$new_n978.out[0] (.names)                                                                 0.235     5.250
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[43].in[4] (.names)                        0.436     5.686
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[43].out[0] (.names)                       0.261     5.947
rx[43].D[0] (dffr)                                                                                 0.718     6.665
data arrival time                                                                                            6.665

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[43].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.665
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.689


#Path 6
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[67].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n889.in[1] (.names)                                                                  0.583     5.015
$abc$9566$new_n889.out[0] (.names)                                                                 0.235     5.250
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[67].in[4] (.names)                        0.431     5.681
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[67].out[0] (.names)                       0.261     5.942
rx[67].D[0] (dffr)                                                                                 0.718     6.660
data arrival time                                                                                            6.660

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[67].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.660
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.684


#Path 7
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[84].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n819.in[2] (.names)                                                                  0.719     5.152
$abc$9566$new_n819.out[0] (.names)                                                                 0.235     5.387
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[84].in[4] (.names)                        0.289     5.676
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[84].out[0] (.names)                       0.261     5.937
rx[84].D[0] (dffr)                                                                                 0.720     6.656
data arrival time                                                                                            6.656

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[84].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.656
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.680


#Path 8
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[36].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n936.in[1] (.names)                                                                  0.719     5.152
$abc$9566$new_n936.out[0] (.names)                                                                 0.261     5.413
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[36].in[4] (.names)                        0.629     6.042
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[36].out[0] (.names)                       0.235     6.277
rx[36].D[0] (dffr)                                                                                 0.335     6.612
data arrival time                                                                                            6.612

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[36].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.612
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.635


#Path 9
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[3].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx_negedge.C[0] (dffr)                                                                            0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                          0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                 0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                 0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                 0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                 0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                 0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                 0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                0.235     4.433
$abc$9566$new_n889.in[1] (.names)                                                                 0.583     5.015
$abc$9566$new_n889.out[0] (.names)                                                                0.235     5.250
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[3].in[4] (.names)                        0.431     5.681
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[3].out[0] (.names)                       0.261     5.942
rx[3].D[0] (dffr)                                                                                 0.668     6.610
data arrival time                                                                                           6.610

clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx[3].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                 0.000     0.042
cell setup time                                                                                  -0.066    -0.024
data required time                                                                                         -0.024
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.024
data arrival time                                                                                          -6.610
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -6.633


#Path 10
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[72].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n1403.in[4] (.names)                                                                 0.576     5.008
$abc$9566$new_n1403.out[0] (.names)                                                                0.261     5.269
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[72].in[1] (.names)                        0.100     5.369
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[72].out[0] (.names)                       0.235     5.604
rx[72].D[0] (dffr)                                                                                 0.942     6.546
data arrival time                                                                                            6.546

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[72].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.546
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.570


#Path 11
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[30].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n789.in[1] (.names)                                                                  0.471     4.332
$abc$9566$new_n789.out[0] (.names)                                                                 0.235     4.567
$abc$9566$new_n788.in[2] (.names)                                                                  0.434     5.001
$abc$9566$new_n788.out[0] (.names)                                                                 0.235     5.236
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[30].in[4] (.names)                        0.416     5.652
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[30].out[0] (.names)                       0.261     5.913
rx[30].D[0] (dffr)                                                                                 0.574     6.487
data arrival time                                                                                            6.487

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[30].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.487
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.510


#Path 12
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[35].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n929.in[2] (.names)                                                                  0.583     5.015
$abc$9566$new_n929.out[0] (.names)                                                                 0.235     5.250
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[35].in[4] (.names)                        0.100     5.350
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[35].out[0] (.names)                       0.261     5.611
rx[35].D[0] (dffr)                                                                                 0.841     6.452
data arrival time                                                                                            6.452

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[35].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.452
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.476


#Path 13
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[119].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n795.in[1] (.names)                                                                   0.618     4.479
$abc$9566$new_n795.out[0] (.names)                                                                  0.235     4.714
$abc$9566$new_n1047.in[0] (.names)                                                                  0.416     5.130
$abc$9566$new_n1047.out[0] (.names)                                                                 0.235     5.365
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[119].in[4] (.names)                        0.100     5.465
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[119].out[0] (.names)                       0.261     5.726
rx[119].D[0] (dffr)                                                                                 0.716     6.442
data arrival time                                                                                             6.442

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[119].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -6.442
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -6.466


#Path 14
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[75].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n851.in[2] (.names)                                                                  0.583     5.015
$abc$9566$new_n851.out[0] (.names)                                                                 0.235     5.250
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[75].in[1] (.names)                        0.337     5.587
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[75].out[0] (.names)                       0.261     5.848
rx[75].D[0] (dffr)                                                                                 0.574     6.422
data arrival time                                                                                            6.422

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[75].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.422
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.446


#Path 15
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[125].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n783.in[3] (.names)                                                                   0.616     4.476
$abc$9566$new_n783.out[0] (.names)                                                                  0.235     4.711
$abc$9566$new_n1424.in[2] (.names)                                                                  0.532     5.244
$abc$9566$new_n1424.out[0] (.names)                                                                 0.235     5.479
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[125].in[0] (.names)                        0.100     5.579
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[125].out[0] (.names)                       0.261     5.840
rx[125].D[0] (dffr)                                                                                 0.574     6.414
data arrival time                                                                                             6.414

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[125].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -6.414
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -6.437


#Path 16
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[56].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n1054.in[2] (.names)                                                                 0.486     4.918
$abc$9566$new_n1054.out[0] (.names)                                                                0.235     5.153
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[56].in[4] (.names)                        0.289     5.442
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[56].out[0] (.names)                       0.235     5.677
rx[56].D[0] (dffr)                                                                                 0.671     6.348
data arrival time                                                                                            6.348

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[56].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.348
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.372


#Path 17
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[83].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n814.in[1] (.names)                                                                  0.583     5.015
$abc$9566$new_n814.out[0] (.names)                                                                 0.235     5.250
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[83].in[3] (.names)                        0.483     5.734
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[83].out[0] (.names)                       0.261     5.995
rx[83].D[0] (dffr)                                                                                 0.335     6.330
data arrival time                                                                                            6.330

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[83].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.330
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.353


#Path 18
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[81].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n804.in[0] (.names)                                                                  0.458     4.891
$abc$9566$new_n804.out[0] (.names)                                                                 0.235     5.126
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[81].in[3] (.names)                        0.367     5.493
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[81].out[0] (.names)                       0.261     5.754
rx[81].D[0] (dffr)                                                                                 0.574     6.328
data arrival time                                                                                            6.328

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[81].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.328
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.352


#Path 19
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[11].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n851.in[2] (.names)                                                                  0.583     5.015
$abc$9566$new_n851.out[0] (.names)                                                                 0.235     5.250
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[11].in[1] (.names)                        0.100     5.350
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[11].out[0] (.names)                       0.261     5.611
rx[11].D[0] (dffr)                                                                                 0.716     6.327
data arrival time                                                                                            6.327

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[11].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.327
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.351


#Path 20
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[63].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n795.in[1] (.names)                                                                  0.618     4.479
$abc$9566$new_n795.out[0] (.names)                                                                 0.235     4.714
$abc$9566$new_n1085.in[3] (.names)                                                                 0.458     5.172
$abc$9566$new_n1085.out[0] (.names)                                                                0.235     5.407
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[63].in[1] (.names)                        0.100     5.507
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[63].out[0] (.names)                       0.235     5.742
rx[63].D[0] (dffr)                                                                                 0.574     6.316
data arrival time                                                                                            6.316

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[63].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.316
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.339


#Path 21
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[103].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n795.in[1] (.names)                                                                   0.618     4.479
$abc$9566$new_n795.out[0] (.names)                                                                  0.235     4.714
$abc$9566$new_n952.in[1] (.names)                                                                   0.416     5.130
$abc$9566$new_n952.out[0] (.names)                                                                  0.235     5.365
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[103].in[4] (.names)                        0.100     5.465
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[103].out[0] (.names)                       0.261     5.726
rx[103].D[0] (dffr)                                                                                 0.574     6.300
data arrival time                                                                                             6.300

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[103].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -6.300
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -6.323


#Path 22
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[51].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n1022.in[1] (.names)                                                                 0.583     5.015
$abc$9566$new_n1022.out[0] (.names)                                                                0.235     5.250
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[51].in[4] (.names)                        0.100     5.350
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[51].out[0] (.names)                       0.261     5.611
rx[51].D[0] (dffr)                                                                                 0.651     6.262
data arrival time                                                                                            6.262

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[51].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.262
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.286


#Path 23
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[2].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx_negedge.C[0] (dffr)                                                                            0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                          0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                 0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                 0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                 0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                 0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                 0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                 0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                0.235     4.433
$abc$9566$new_n884.in[1] (.names)                                                                 0.339     4.772
$abc$9566$new_n884.out[0] (.names)                                                                0.235     5.007
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[2].in[2] (.names)                        0.289     5.296
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[2].out[0] (.names)                       0.235     5.531
rx[2].D[0] (dffr)                                                                                 0.716     6.247
data arrival time                                                                                           6.247

clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx[2].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                 0.000     0.042
cell setup time                                                                                  -0.066    -0.024
data required time                                                                                         -0.024
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.024
data arrival time                                                                                          -6.247
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -6.271


#Path 24
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[88].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n1166.in[2] (.names)                                                                 0.486     4.918
$abc$9566$new_n1166.out[0] (.names)                                                                0.235     5.153
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[88].in[0] (.names)                        0.100     5.253
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[88].out[0] (.names)                       0.261     5.514
rx[88].D[0] (dffr)                                                                                 0.693     6.207
data arrival time                                                                                            6.207

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[88].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.207
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.231


#Path 25
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[118].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n789.in[1] (.names)                                                                   0.471     4.332
$abc$9566$new_n789.out[0] (.names)                                                                  0.235     4.567
$abc$9566$new_n1040.in[0] (.names)                                                                  0.100     4.667
$abc$9566$new_n1040.out[0] (.names)                                                                 0.235     4.902
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[118].in[4] (.names)                        0.312     5.214
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[118].out[0] (.names)                       0.261     5.475
rx[118].D[0] (dffr)                                                                                 0.718     6.193
data arrival time                                                                                             6.193

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[118].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -6.193
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -6.217


#Path 26
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[127].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n795.in[1] (.names)                                                                   0.618     4.479
$abc$9566$new_n795.out[0] (.names)                                                                  0.235     4.714
$abc$9566$new_n1085.in[3] (.names)                                                                  0.458     5.172
$abc$9566$new_n1085.out[0] (.names)                                                                 0.235     5.407
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[127].in[4] (.names)                        0.100     5.507
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[127].out[0] (.names)                       0.261     5.768
rx[127].D[0] (dffr)                                                                                 0.335     6.103
data arrival time                                                                                             6.103

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[127].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -6.103
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -6.126


#Path 27
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[101].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n825.in[1] (.names)                                                                   0.616     4.476
$abc$9566$new_n825.out[0] (.names)                                                                  0.235     4.711
$abc$9566$new_n940.in[1] (.names)                                                                   0.459     5.171
$abc$9566$new_n940.out[0] (.names)                                                                  0.235     5.406
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[101].in[4] (.names)                        0.100     5.506
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[101].out[0] (.names)                       0.261     5.767
rx[101].D[0] (dffr)                                                                                 0.335     6.102
data arrival time                                                                                             6.102

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[101].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -6.102
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -6.125


#Path 28
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[20].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n819.in[2] (.names)                                                                  0.719     5.152
$abc$9566$new_n819.out[0] (.names)                                                                 0.235     5.387
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[20].in[4] (.names)                        0.100     5.487
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[20].out[0] (.names)                       0.261     5.748
rx[20].D[0] (dffr)                                                                                 0.335     6.083
data arrival time                                                                                            6.083

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[20].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.083
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.106


#Path 29
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[12].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n856.in[2] (.names)                                                                  0.339     4.772
$abc$9566$new_n856.out[0] (.names)                                                                 0.261     5.033
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[12].in[0] (.names)                        0.100     5.133
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[12].out[0] (.names)                       0.235     5.368
rx[12].D[0] (dffr)                                                                                 0.712     6.079
data arrival time                                                                                            6.079

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[12].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.079
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.103


#Path 30
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[93].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n783.in[3] (.names)                                                                  0.616     4.476
$abc$9566$new_n783.out[0] (.names)                                                                 0.235     4.711
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[93].in[1] (.names)                        0.532     5.244
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[93].out[0] (.names)                       0.261     5.505
rx[93].D[0] (dffr)                                                                                 0.574     6.079
data arrival time                                                                                            6.079

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[93].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.079
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.102


#Path 31
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[102].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n789.in[1] (.names)                                                                   0.471     4.332
$abc$9566$new_n789.out[0] (.names)                                                                  0.235     4.567
$abc$9566$new_n946.in[1] (.names)                                                                   0.337     4.904
$abc$9566$new_n946.out[0] (.names)                                                                  0.235     5.139
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[102].in[4] (.names)                        0.339     5.478
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[102].out[0] (.names)                       0.261     5.739
rx[102].D[0] (dffr)                                                                                 0.335     6.074
data arrival time                                                                                             6.074

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[102].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -6.074
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -6.097


#Path 32
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[55].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n795.in[1] (.names)                                                                  0.618     4.479
$abc$9566$new_n795.out[0] (.names)                                                                 0.235     4.714
$abc$9566$new_n1047.in[0] (.names)                                                                 0.416     5.130
$abc$9566$new_n1047.out[0] (.names)                                                                0.235     5.365
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[55].in[4] (.names)                        0.100     5.465
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[55].out[0] (.names)                       0.261     5.726
rx[55].D[0] (dffr)                                                                                 0.335     6.061
data arrival time                                                                                            6.061

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[55].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.061
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.084


#Path 33
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[39].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n795.in[1] (.names)                                                                  0.618     4.479
$abc$9566$new_n795.out[0] (.names)                                                                 0.235     4.714
$abc$9566$new_n952.in[1] (.names)                                                                  0.416     5.130
$abc$9566$new_n952.out[0] (.names)                                                                 0.235     5.365
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[39].in[4] (.names)                        0.100     5.465
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[39].out[0] (.names)                       0.261     5.726
rx[39].D[0] (dffr)                                                                                 0.335     6.061
data arrival time                                                                                            6.061

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[39].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.061
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.084


#Path 34
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[1].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx_negedge.C[0] (dffr)                                                                            0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                          0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                 0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                 0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                 0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                 0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                 0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                 0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                0.235     4.433
$abc$9566$new_n879.in[0] (.names)                                                                 0.339     4.772
$abc$9566$new_n879.out[0] (.names)                                                                0.235     5.007
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[1].in[2] (.names)                        0.100     5.107
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[1].out[0] (.names)                       0.235     5.342
rx[1].D[0] (dffr)                                                                                 0.716     6.058
data arrival time                                                                                           6.058

clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx[1].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                 0.000     0.042
cell setup time                                                                                  -0.066    -0.024
data required time                                                                                         -0.024
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.024
data arrival time                                                                                          -6.058
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -6.081


#Path 35
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[34].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n922.in[2] (.names)                                                                  0.458     4.891
$abc$9566$new_n922.out[0] (.names)                                                                 0.235     5.126
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[34].in[4] (.names)                        0.312     5.437
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[34].out[0] (.names)                       0.261     5.698
rx[34].D[0] (dffr)                                                                                 0.335     6.033
data arrival time                                                                                            6.033

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[34].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.033
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.057


#Path 36
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[96].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n877.in[1] (.names)                                                                  0.100     3.961
$abc$9566$new_n877.out[0] (.names)                                                                 0.235     4.196
$abc$9566$new_n1190.in[3] (.names)                                                                 0.586     4.782
$abc$9566$new_n1190.out[0] (.names)                                                                0.235     5.017
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[96].in[4] (.names)                        0.416     5.433
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[96].out[0] (.names)                       0.261     5.694
rx[96].D[0] (dffr)                                                                                 0.335     6.029
data arrival time                                                                                            6.029

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[96].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.029
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.052


#Path 37
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[108].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                   0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                  0.235     4.433
$abc$9566$new_n1225.in[1] (.names)                                                                  0.630     5.063
$abc$9566$new_n1225.out[0] (.names)                                                                 0.261     5.324
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[108].in[1] (.names)                        0.100     5.424
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[108].out[0] (.names)                       0.261     5.685
rx[108].D[0] (dffr)                                                                                 0.335     6.020
data arrival time                                                                                             6.020

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[108].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -6.020
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -6.043


#Path 38
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[50].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n1015.in[1] (.names)                                                                 0.453     4.885
$abc$9566$new_n1015.out[0] (.names)                                                                0.235     5.120
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[50].in[4] (.names)                        0.289     5.409
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[50].out[0] (.names)                       0.261     5.670
rx[50].D[0] (dffr)                                                                                 0.335     6.005
data arrival time                                                                                            6.005

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[50].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -6.005
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.029


#Path 39
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[73].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n841.in[2] (.names)                                                                  0.485     4.917
$abc$9566$new_n841.out[0] (.names)                                                                 0.235     5.152
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[73].in[3] (.names)                        0.580     5.732
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[73].out[0] (.names)                       0.261     5.993
rx[73].D[0] (dffr)                                                                                 0.000     5.993
data arrival time                                                                                            5.993

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[73].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.993
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.017


#Path 40
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[9].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx_negedge.C[0] (dffr)                                                                            0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                          0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                 0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                 0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                 0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                 0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                 0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                 0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                0.235     4.433
$abc$9566$new_n841.in[2] (.names)                                                                 0.485     4.917
$abc$9566$new_n841.out[0] (.names)                                                                0.235     5.152
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[9].in[1] (.names)                        0.580     5.732
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[9].out[0] (.names)                       0.261     5.993
rx[9].D[0] (dffr)                                                                                 0.000     5.993
data arrival time                                                                                           5.993

clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx[9].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                 0.000     0.042
cell setup time                                                                                  -0.066    -0.024
data required time                                                                                         -0.024
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.024
data arrival time                                                                                          -5.993
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -6.017


#Path 41
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[80].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[80].in[3] (.names)                        0.479     4.912
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[80].out[0] (.names)                       0.261     5.173
rx[80].D[0] (dffr)                                                                                 0.817     5.990
data arrival time                                                                                            5.990

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[80].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.990
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.013


#Path 42
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[19].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n814.in[1] (.names)                                                                  0.583     5.015
$abc$9566$new_n814.out[0] (.names)                                                                 0.235     5.250
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[19].in[2] (.names)                        0.483     5.734
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[19].out[0] (.names)                       0.235     5.969
rx[19].D[0] (dffr)                                                                                 0.000     5.969
data arrival time                                                                                            5.969

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[19].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.969
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.992


#Path 43
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[18].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n809.in[1] (.names)                                                                  0.458     4.891
$abc$9566$new_n809.out[0] (.names)                                                                 0.235     5.126
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[18].in[1] (.names)                        0.578     5.704
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[18].out[0] (.names)                       0.261     5.965
rx[18].D[0] (dffr)                                                                                 0.000     5.965
data arrival time                                                                                            5.965

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[18].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.965
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.988


#Path 44
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[117].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n825.in[1] (.names)                                                                   0.616     4.476
$abc$9566$new_n825.out[0] (.names)                                                                  0.235     4.711
$abc$9566$new_n1033.in[0] (.names)                                                                  0.313     5.024
$abc$9566$new_n1033.out[0] (.names)                                                                 0.235     5.259
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[117].in[4] (.names)                        0.100     5.359
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[117].out[0] (.names)                       0.261     5.620
rx[117].D[0] (dffr)                                                                                 0.335     5.955
data arrival time                                                                                             5.955

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[117].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.955
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.979


#Path 45
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[107].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                   0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                  0.235     4.433
$abc$9566$new_n978.in[3] (.names)                                                                   0.583     5.015
$abc$9566$new_n978.out[0] (.names)                                                                  0.235     5.250
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[107].in[4] (.names)                        0.436     5.686
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[107].out[0] (.names)                       0.261     5.947
rx[107].D[0] (dffr)                                                                                 0.000     5.947
data arrival time                                                                                             5.947

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[107].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.947
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.971


#Path 46
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[123].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n772.in[3] (.names)                                                                   0.618     4.479
$abc$9566$new_n772.out[0] (.names)                                                                  0.235     4.714
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[123].in[5] (.names)                        0.100     4.814
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[123].out[0] (.names)                       0.261     5.075
rx[123].D[0] (dffr)                                                                                 0.865     5.940
data arrival time                                                                                             5.940

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[123].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.940
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.963


#Path 47
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[122].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n766.in[3] (.names)                                                                   0.618     4.479
$abc$9566$new_n766.out[0] (.names)                                                                  0.235     4.714
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[122].in[5] (.names)                        0.100     4.814
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[122].out[0] (.names)                       0.261     5.075
rx[122].D[0] (dffr)                                                                                 0.865     5.940
data arrival time                                                                                             5.940

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[122].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.940
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.963


#Path 48
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[92].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n777.in[2] (.names)                                                                  0.576     5.008
$abc$9566$new_n777.out[0] (.names)                                                                 0.235     5.243
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[92].in[4] (.names)                        0.100     5.343
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[92].out[0] (.names)                       0.261     5.604
rx[92].D[0] (dffr)                                                                                 0.335     5.939
data arrival time                                                                                            5.939

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[92].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.939
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.963


#Path 49
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[121].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n758.in[3] (.names)                                                                   0.616     4.476
$abc$9566$new_n758.out[0] (.names)                                                                  0.235     4.711
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[121].in[5] (.names)                        0.100     4.811
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[121].out[0] (.names)                       0.261     5.072
rx[121].D[0] (dffr)                                                                                 0.863     5.935
data arrival time                                                                                             5.935

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[121].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.935
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.959


#Path 50
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[94].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n789.in[1] (.names)                                                                  0.471     4.332
$abc$9566$new_n789.out[0] (.names)                                                                 0.235     4.567
$abc$9566$new_n788.in[2] (.names)                                                                  0.434     5.001
$abc$9566$new_n788.out[0] (.names)                                                                 0.235     5.236
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[94].in[4] (.names)                        0.100     5.336
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[94].out[0] (.names)                       0.261     5.597
rx[94].D[0] (dffr)                                                                                 0.335     5.932
data arrival time                                                                                            5.932

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[94].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.932
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.955


#Path 51
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[31].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n795.in[1] (.names)                                                                  0.618     4.479
$abc$9566$new_n795.out[0] (.names)                                                                 0.235     4.714
$abc$9566$new_n794.in[2] (.names)                                                                  0.607     5.320
$abc$9566$new_n794.out[0] (.names)                                                                 0.235     5.555
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[31].in[4] (.names)                        0.100     5.655
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[31].out[0] (.names)                       0.261     5.916
rx[31].D[0] (dffr)                                                                                 0.000     5.916
data arrival time                                                                                            5.916

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[31].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.916
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.940


#Path 52
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[69].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n825.in[1] (.names)                                                                  0.616     4.476
$abc$9566$new_n825.out[0] (.names)                                                                 0.235     4.711
$abc$9566$new_n1397.in[3] (.names)                                                                 0.601     5.313
$abc$9566$new_n1397.out[0] (.names)                                                                0.261     5.574
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[69].in[1] (.names)                        0.100     5.674
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[69].out[0] (.names)                       0.235     5.909
rx[69].D[0] (dffr)                                                                                 0.000     5.909
data arrival time                                                                                            5.909

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[69].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.909
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.932


#Path 53
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[76].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n1131.in[1] (.names)                                                                 0.486     4.918
$abc$9566$new_n1131.out[0] (.names)                                                                0.235     5.153
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[76].in[4] (.names)                        0.486     5.639
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[76].out[0] (.names)                       0.261     5.900
rx[76].D[0] (dffr)                                                                                 0.000     5.900
data arrival time                                                                                            5.900

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[76].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.900
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.923


#Path 54
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[87].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n795.in[1] (.names)                                                                  0.618     4.479
$abc$9566$new_n795.out[0] (.names)                                                                 0.235     4.714
$abc$9566$new_n833.in[1] (.names)                                                                  0.607     5.320
$abc$9566$new_n833.out[0] (.names)                                                                 0.235     5.555
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[87].in[3] (.names)                        0.100     5.655
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[87].out[0] (.names)                       0.235     5.890
rx[87].D[0] (dffr)                                                                                 0.000     5.890
data arrival time                                                                                            5.890

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[87].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.890
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.914


#Path 55
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[95].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n795.in[1] (.names)                                                                  0.618     4.479
$abc$9566$new_n795.out[0] (.names)                                                                 0.235     4.714
$abc$9566$new_n794.in[2] (.names)                                                                  0.607     5.320
$abc$9566$new_n794.out[0] (.names)                                                                 0.235     5.555
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[95].in[3] (.names)                        0.100     5.655
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[95].out[0] (.names)                       0.235     5.890
rx[95].D[0] (dffr)                                                                                 0.000     5.890
data arrival time                                                                                            5.890

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[95].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.890
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.914


#Path 56
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[48].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n1004.in[4] (.names)                                                                 0.549     4.982
$abc$9566$new_n1004.out[0] (.names)                                                                0.235     5.217
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[48].in[4] (.names)                        0.100     5.317
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[48].out[0] (.names)                       0.235     5.552
rx[48].D[0] (dffr)                                                                                 0.335     5.887
data arrival time                                                                                            5.887

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[48].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.887
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.910


#Path 57
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[82].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n809.in[1] (.names)                                                                  0.458     4.891
$abc$9566$new_n809.out[0] (.names)                                                                 0.235     5.126
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[82].in[3] (.names)                        0.481     5.607
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[82].out[0] (.names)                       0.261     5.868
rx[82].D[0] (dffr)                                                                                 0.000     5.868
data arrival time                                                                                            5.868

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[82].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.868
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.892


#Path 58
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[42].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n971.in[3] (.names)                                                                  0.485     4.917
$abc$9566$new_n971.out[0] (.names)                                                                 0.235     5.152
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[42].in[4] (.names)                        0.100     5.252
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[42].out[0] (.names)                       0.261     5.513
rx[42].D[0] (dffr)                                                                                 0.335     5.848
data arrival time                                                                                            5.848

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[42].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.848
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.872


#Path 59
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[4].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx_negedge.C[0] (dffr)                                                                            0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                          0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                 0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                 0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                 0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                 0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                 0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                 0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                0.235     4.433
$abc$9566$new_n893.in[1] (.names)                                                                 0.479     4.912
$abc$9566$new_n893.out[0] (.names)                                                                0.235     5.147
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[4].in[4] (.names)                        0.100     5.247
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[4].out[0] (.names)                       0.261     5.508
rx[4].D[0] (dffr)                                                                                 0.335     5.843
data arrival time                                                                                           5.843

clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx[4].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                 0.000     0.042
cell setup time                                                                                  -0.066    -0.024
data required time                                                                                         -0.024
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.024
data arrival time                                                                                          -5.843
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.866


#Path 60
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[74].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n846.in[2] (.names)                                                                  0.476     4.908
$abc$9566$new_n846.out[0] (.names)                                                                 0.235     5.143
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[74].in[3] (.names)                        0.436     5.579
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[74].out[0] (.names)                       0.261     5.840
rx[74].D[0] (dffr)                                                                                 0.000     5.840
data arrival time                                                                                            5.840

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[74].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.840
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.864


#Path 61
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[10].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n846.in[2] (.names)                                                                  0.476     4.908
$abc$9566$new_n846.out[0] (.names)                                                                 0.235     5.143
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[10].in[1] (.names)                        0.100     5.243
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[10].out[0] (.names)                       0.261     5.504
rx[10].D[0] (dffr)                                                                                 0.335     5.839
data arrival time                                                                                            5.839

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[10].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.839
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.863


#Path 62
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[126].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n789.in[1] (.names)                                                                   0.471     4.332
$abc$9566$new_n789.out[0] (.names)                                                                  0.235     4.567
$abc$9566$new_n1080.in[3] (.names)                                                                  0.434     5.001
$abc$9566$new_n1080.out[0] (.names)                                                                 0.235     5.236
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[126].in[4] (.names)                        0.339     5.575
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[126].out[0] (.names)                       0.261     5.836
rx[126].D[0] (dffr)                                                                                 0.000     5.836
data arrival time                                                                                             5.836

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[126].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.836
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.859


#Path 63
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[38].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n789.in[1] (.names)                                                                  0.471     4.332
$abc$9566$new_n789.out[0] (.names)                                                                 0.235     4.567
$abc$9566$new_n946.in[1] (.names)                                                                  0.337     4.904
$abc$9566$new_n946.out[0] (.names)                                                                 0.235     5.139
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[38].in[5] (.names)                        0.100     5.239
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[38].out[0] (.names)                       0.261     5.500
rx[38].D[0] (dffr)                                                                                 0.335     5.835
data arrival time                                                                                            5.835

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[38].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.835
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.858


#Path 64
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[33].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n915.in[2] (.names)                                                                  0.458     4.891
$abc$9566$new_n915.out[0] (.names)                                                                 0.235     5.126
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[33].in[4] (.names)                        0.100     5.226
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[33].out[0] (.names)                       0.261     5.487
rx[33].D[0] (dffr)                                                                                 0.335     5.822
data arrival time                                                                                            5.822

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[33].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.822
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.845


#Path 65
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[45].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n825.in[1] (.names)                                                                  0.616     4.476
$abc$9566$new_n825.out[0] (.names)                                                                 0.235     4.711
$abc$9566$new_n989.in[2] (.names)                                                                  0.513     5.224
$abc$9566$new_n989.out[0] (.names)                                                                 0.235     5.459
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[45].in[4] (.names)                        0.100     5.559
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[45].out[0] (.names)                       0.261     5.820
rx[45].D[0] (dffr)                                                                                 0.000     5.820
data arrival time                                                                                            5.820

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[45].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.820
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.844


#Path 66
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[77].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n825.in[1] (.names)                                                                  0.616     4.476
$abc$9566$new_n825.out[0] (.names)                                                                 0.235     4.711
$abc$9566$new_n1409.in[3] (.names)                                                                 0.513     5.224
$abc$9566$new_n1409.out[0] (.names)                                                                0.261     5.485
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[77].in[1] (.names)                        0.100     5.585
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[77].out[0] (.names)                       0.235     5.820
rx[77].D[0] (dffr)                                                                                 0.000     5.820
data arrival time                                                                                            5.820

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[77].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.820
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.844


#Path 67
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[109].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n825.in[1] (.names)                                                                   0.616     4.476
$abc$9566$new_n825.out[0] (.names)                                                                  0.235     4.711
$abc$9566$new_n989.in[2] (.names)                                                                   0.513     5.224
$abc$9566$new_n989.out[0] (.names)                                                                  0.235     5.459
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[109].in[4] (.names)                        0.100     5.559
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[109].out[0] (.names)                       0.261     5.820
rx[109].D[0] (dffr)                                                                                 0.000     5.820
data arrival time                                                                                             5.820

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[109].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.820
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.844


#Path 68
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[114].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                   0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                  0.235     4.433
$abc$9566$new_n1015.in[1] (.names)                                                                  0.453     4.885
$abc$9566$new_n1015.out[0] (.names)                                                                 0.235     5.120
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[114].in[4] (.names)                        0.100     5.220
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[114].out[0] (.names)                       0.261     5.481
rx[114].D[0] (dffr)                                                                                 0.335     5.816
data arrival time                                                                                             5.816

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[114].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.816
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.840


#Path 69
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[37].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n825.in[1] (.names)                                                                  0.616     4.476
$abc$9566$new_n825.out[0] (.names)                                                                 0.235     4.711
$abc$9566$new_n940.in[1] (.names)                                                                  0.459     5.171
$abc$9566$new_n940.out[0] (.names)                                                                 0.235     5.406
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[37].in[5] (.names)                        0.100     5.506
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[37].out[0] (.names)                       0.261     5.767
rx[37].D[0] (dffr)                                                                                 0.000     5.767
data arrival time                                                                                            5.767

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[37].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.767
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.790


#Path 70
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[89].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n758.in[3] (.names)                                                                  0.616     4.476
$abc$9566$new_n758.out[0] (.names)                                                                 0.235     4.711
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[89].in[1] (.names)                        0.100     4.811
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[89].out[0] (.names)                       0.261     5.072
rx[89].D[0] (dffr)                                                                                 0.693     5.766
data arrival time                                                                                            5.766

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[89].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.766
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.789


#Path 71
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[17].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n804.in[0] (.names)                                                                  0.458     4.891
$abc$9566$new_n804.out[0] (.names)                                                                 0.235     5.126
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[17].in[1] (.names)                        0.367     5.493
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[17].out[0] (.names)                       0.261     5.754
rx[17].D[0] (dffr)                                                                                 0.000     5.754
data arrival time                                                                                            5.754

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[17].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.754
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.777


#Path 72
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[15].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n872.in[3] (.names)                                                                  0.618     4.479
$abc$9566$new_n872.out[0] (.names)                                                                 0.235     4.714
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[15].in[5] (.names)                        0.436     5.149
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[15].out[0] (.names)                       0.261     5.410
rx[15].D[0] (dffr)                                                                                 0.335     5.745
data arrival time                                                                                            5.745

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[15].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.745
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.769


#Path 73
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[111].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n872.in[3] (.names)                                                                   0.618     4.479
$abc$9566$new_n872.out[0] (.names)                                                                  0.235     4.714
$abc$9566$new_n1235.in[4] (.names)                                                                  0.100     4.814
$abc$9566$new_n1235.out[0] (.names)                                                                 0.235     5.049
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[111].in[1] (.names)                        0.100     5.149
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[111].out[0] (.names)                       0.261     5.410
rx[111].D[0] (dffr)                                                                                 0.335     5.745
data arrival time                                                                                             5.745

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[111].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.745
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.768


#Path 74
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[59].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n772.in[3] (.names)                                                                  0.618     4.479
$abc$9566$new_n772.out[0] (.names)                                                                 0.235     4.714
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[59].in[5] (.names)                        0.434     5.147
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[59].out[0] (.names)                       0.261     5.408
rx[59].D[0] (dffr)                                                                                 0.335     5.743
data arrival time                                                                                            5.743

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[59].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.743
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.767


#Path 75
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[91].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n772.in[3] (.names)                                                                  0.618     4.479
$abc$9566$new_n772.out[0] (.names)                                                                 0.235     4.714
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[91].in[3] (.names)                        0.100     4.814
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[91].out[0] (.names)                       0.261     5.075
rx[91].D[0] (dffr)                                                                                 0.651     5.726
data arrival time                                                                                            5.726

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[91].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.726
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.749


#Path 76
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[71].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n795.in[1] (.names)                                                                  0.618     4.479
$abc$9566$new_n795.out[0] (.names)                                                                 0.235     4.714
$abc$9566$new_n1400.in[2] (.names)                                                                 0.416     5.130
$abc$9566$new_n1400.out[0] (.names)                                                                0.261     5.391
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[71].in[2] (.names)                        0.100     5.491
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[71].out[0] (.names)                       0.235     5.726
rx[71].D[0] (dffr)                                                                                 0.000     5.726
data arrival time                                                                                            5.726

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[71].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.726
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.749


#Path 77
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[7].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx_negedge.C[0] (dffr)                                                                            0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                          0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                 0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                 0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                 0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                 0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                 0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                0.261     3.861
$abc$9566$new_n795.in[1] (.names)                                                                 0.618     4.479
$abc$9566$new_n795.out[0] (.names)                                                                0.235     4.714
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[7].in[5] (.names)                        0.416     5.130
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[7].out[0] (.names)                       0.261     5.391
rx[7].D[0] (dffr)                                                                                 0.335     5.726
data arrival time                                                                                           5.726

clock wb_clk_i (rise edge)                                                                        0.000     0.000
clock source latency                                                                              0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                        0.000     0.000
rx[7].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                 0.000     0.042
cell setup time                                                                                  -0.066    -0.024
data required time                                                                                         -0.024
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.024
data arrival time                                                                                          -5.726
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.749


#Path 78
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[25].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n758.in[3] (.names)                                                                  0.616     4.476
$abc$9566$new_n758.out[0] (.names)                                                                 0.235     4.711
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[25].in[5] (.names)                        0.416     5.127
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[25].out[0] (.names)                       0.261     5.388
rx[25].D[0] (dffr)                                                                                 0.335     5.723
data arrival time                                                                                            5.723

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[25].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.723
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.747


#Path 79
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[26].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n766.in[3] (.names)                                                                  0.618     4.479
$abc$9566$new_n766.out[0] (.names)                                                                 0.235     4.714
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[26].in[5] (.names)                        0.414     5.127
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[26].out[0] (.names)                       0.261     5.388
rx[26].D[0] (dffr)                                                                                 0.335     5.723
data arrival time                                                                                            5.723

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[26].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.723
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.747


#Path 80
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[86].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n789.in[1] (.names)                                                                  0.471     4.332
$abc$9566$new_n789.out[0] (.names)                                                                 0.235     4.567
$abc$9566$new_n1416.in[2] (.names)                                                                 0.553     5.120
$abc$9566$new_n1416.out[0] (.names)                                                                0.261     5.381
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[86].in[2] (.names)                        0.100     5.481
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[86].out[0] (.names)                       0.235     5.716
rx[86].D[0] (dffr)                                                                                 0.000     5.716
data arrival time                                                                                            5.716

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[86].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.716
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.739


#Path 81
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[116].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                   0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                  0.235     4.433
$abc$9566$new_n1248.in[2] (.names)                                                                  0.626     5.058
$abc$9566$new_n1248.out[0] (.names)                                                                 0.261     5.319
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[116].in[1] (.names)                        0.100     5.419
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[116].out[0] (.names)                       0.261     5.680
rx[116].D[0] (dffr)                                                                                 0.000     5.680
data arrival time                                                                                             5.680

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[116].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.680
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.704


#Path 82
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[100].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                   0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                  0.235     4.433
$abc$9566$new_n1201.in[2] (.names)                                                                  0.626     5.058
$abc$9566$new_n1201.out[0] (.names)                                                                 0.261     5.319
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[100].in[1] (.names)                        0.100     5.419
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[100].out[0] (.names)                       0.261     5.680
rx[100].D[0] (dffr)                                                                                 0.000     5.680
data arrival time                                                                                             5.680

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[100].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.680
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.704


#Path 83
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[66].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n884.in[1] (.names)                                                                  0.339     4.772
$abc$9566$new_n884.out[0] (.names)                                                                 0.235     5.007
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[66].in[3] (.names)                        0.100     5.107
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[66].out[0] (.names)                       0.235     5.342
rx[66].D[0] (dffr)                                                                                 0.335     5.677
data arrival time                                                                                            5.677

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[66].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.677
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.700


#Path 84
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[58].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n766.in[3] (.names)                                                                  0.618     4.479
$abc$9566$new_n766.out[0] (.names)                                                                 0.235     4.714
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[58].in[5] (.names)                        0.337     5.050
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[58].out[0] (.names)                       0.261     5.311
rx[58].D[0] (dffr)                                                                                 0.335     5.646
data arrival time                                                                                            5.646

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[58].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.646
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.670


#Path 85
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[53].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n825.in[1] (.names)                                                                  0.616     4.476
$abc$9566$new_n825.out[0] (.names)                                                                 0.235     4.711
$abc$9566$new_n1033.in[0] (.names)                                                                 0.313     5.024
$abc$9566$new_n1033.out[0] (.names)                                                                0.235     5.259
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[53].in[4] (.names)                        0.100     5.359
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[53].out[0] (.names)                       0.261     5.620
rx[53].D[0] (dffr)                                                                                 0.000     5.620
data arrival time                                                                                            5.620

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[53].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.620
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.644


#Path 86
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[115].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                   0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                  0.235     4.433
$abc$9566$new_n1022.in[1] (.names)                                                                  0.583     5.015
$abc$9566$new_n1022.out[0] (.names)                                                                 0.235     5.250
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[115].in[4] (.names)                        0.100     5.350
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[115].out[0] (.names)                       0.261     5.611
rx[115].D[0] (dffr)                                                                                 0.000     5.611
data arrival time                                                                                             5.611

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[115].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.611
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.635


#Path 87
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[99].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n929.in[2] (.names)                                                                  0.583     5.015
$abc$9566$new_n929.out[0] (.names)                                                                 0.235     5.250
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[99].in[4] (.names)                        0.100     5.350
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[99].out[0] (.names)                       0.261     5.611
rx[99].D[0] (dffr)                                                                                 0.000     5.611
data arrival time                                                                                            5.611

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[99].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.611
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.635


#Path 88
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[28].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n777.in[2] (.names)                                                                  0.576     5.008
$abc$9566$new_n777.out[0] (.names)                                                                 0.235     5.243
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[28].in[4] (.names)                        0.100     5.343
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[28].out[0] (.names)                       0.261     5.604
rx[28].D[0] (dffr)                                                                                 0.000     5.604
data arrival time                                                                                            5.604

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[28].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.604
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.628


#Path 89
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[90].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n766.in[3] (.names)                                                                  0.618     4.479
$abc$9566$new_n766.out[0] (.names)                                                                 0.235     4.714
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[90].in[1] (.names)                        0.628     5.341
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[90].out[0] (.names)                       0.261     5.602
rx[90].D[0] (dffr)                                                                                 0.000     5.602
data arrival time                                                                                            5.602

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[90].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.602
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.626


#Path 90
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[27].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n772.in[3] (.names)                                                                  0.618     4.479
$abc$9566$new_n772.out[0] (.names)                                                                 0.235     4.714
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[27].in[5] (.names)                        0.289     5.003
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[27].out[0] (.names)                       0.261     5.264
rx[27].D[0] (dffr)                                                                                 0.335     5.599
data arrival time                                                                                            5.599

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[27].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.599
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.622


#Path 91
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[113].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                   0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                  0.235     4.433
$abc$9566$new_n1008.in[0] (.names)                                                                  0.549     4.982
$abc$9566$new_n1008.out[0] (.names)                                                                 0.235     5.217
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[113].in[4] (.names)                        0.100     5.317
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[113].out[0] (.names)                       0.261     5.578
rx[113].D[0] (dffr)                                                                                 0.000     5.578
data arrival time                                                                                             5.578

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[113].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.578
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.601


#Path 92
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[49].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n1008.in[0] (.names)                                                                 0.549     4.982
$abc$9566$new_n1008.out[0] (.names)                                                                0.235     5.217
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[49].in[4] (.names)                        0.100     5.317
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[49].out[0] (.names)                       0.261     5.578
rx[49].D[0] (dffr)                                                                                 0.000     5.578
data arrival time                                                                                            5.578

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[49].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.578
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.601


#Path 93
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[62].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n789.in[1] (.names)                                                                  0.471     4.332
$abc$9566$new_n789.out[0] (.names)                                                                 0.235     4.567
$abc$9566$new_n1080.in[3] (.names)                                                                 0.434     5.001
$abc$9566$new_n1080.out[0] (.names)                                                                0.235     5.236
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[62].in[1] (.names)                        0.100     5.336
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[62].out[0] (.names)                       0.235     5.571
rx[62].D[0] (dffr)                                                                                 0.000     5.571
data arrival time                                                                                            5.571

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[62].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.571
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.594


#Path 94
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[52].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n1029.in[1] (.names)                                                                 0.486     4.918
$abc$9566$new_n1029.out[0] (.names)                                                                0.261     5.179
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[52].in[4] (.names)                        0.100     5.279
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[52].out[0] (.names)                       0.235     5.514
rx[52].D[0] (dffr)                                                                                 0.000     5.514
data arrival time                                                                                            5.514

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[52].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.514
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.538


#Path 95
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[120].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                   0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                  0.235     4.433
$abc$9566$new_n1260.in[2] (.names)                                                                  0.486     4.918
$abc$9566$new_n1260.out[0] (.names)                                                                 0.235     5.153
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[120].in[1] (.names)                        0.100     5.253
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[120].out[0] (.names)                       0.261     5.514
rx[120].D[0] (dffr)                                                                                 0.000     5.514
data arrival time                                                                                             5.514

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[120].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.514
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.538


#Path 96
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[106].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                   0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                  0.235     4.433
$abc$9566$new_n971.in[3] (.names)                                                                   0.485     4.917
$abc$9566$new_n971.out[0] (.names)                                                                  0.235     5.152
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[106].in[4] (.names)                        0.100     5.252
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[106].out[0] (.names)                       0.261     5.513
rx[106].D[0] (dffr)                                                                                 0.000     5.513
data arrival time                                                                                             5.513

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[106].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.513
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.537


#Path 97
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[41].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n964.in[3] (.names)                                                                  0.485     4.917
$abc$9566$new_n964.out[0] (.names)                                                                 0.235     5.152
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[41].in[4] (.names)                        0.100     5.252
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[41].out[0] (.names)                       0.261     5.513
rx[41].D[0] (dffr)                                                                                 0.000     5.513
data arrival time                                                                                            5.513

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[41].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.513
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.537


#Path 98
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[105].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx_negedge.C[0] (dffr)                                                                              0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                            0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                   0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                  0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                   0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                  0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                   0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                  0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                   0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                  0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                   0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                  0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                   0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                  0.235     4.433
$abc$9566$new_n964.in[3] (.names)                                                                   0.485     4.917
$abc$9566$new_n964.out[0] (.names)                                                                  0.235     5.152
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[105].in[4] (.names)                        0.100     5.252
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[105].out[0] (.names)                       0.261     5.513
rx[105].D[0] (dffr)                                                                                 0.000     5.513
data arrival time                                                                                             5.513

clock wb_clk_i (rise edge)                                                                          0.000     0.000
clock source latency                                                                                0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                          0.000     0.000
rx[105].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                   0.000     0.042
cell setup time                                                                                    -0.066    -0.024
data required time                                                                                           -0.024
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.024
data arrival time                                                                                            -5.513
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -5.537


#Path 99
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[44].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[44].in[5] (.names)                        0.485     4.917
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[44].out[0] (.names)                       0.261     5.178
rx[44].D[0] (dffr)                                                                                 0.335     5.513
data arrival time                                                                                            5.513

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[44].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.513
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.537


#Path 100
Startpoint: rx_negedge.Q[0] (dffr clocked by wb_clk_i)
Endpoint  : rx[60].D[0] (dffr clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx_negedge.C[0] (dffr)                                                                             0.042     0.042
rx_negedge.Q[0] (dffr) [clock-to-output]                                                           0.124     0.166
$abc$9566$new_n698.in[3] (.names)                                                                  0.311     0.478
$abc$9566$new_n698.out[0] (.names)                                                                 0.261     0.739
$abc$9566$new_n706.in[1] (.names)                                                                  0.628     1.366
$abc$9566$new_n706.out[0] (.names)                                                                 0.261     1.627
$abc$9566$new_n701.in[2] (.names)                                                                  0.630     2.257
$abc$9566$new_n701.out[0] (.names)                                                                 0.261     2.518
$abc$9566$new_n695.in[4] (.names)                                                                  0.337     2.855
$abc$9566$new_n695.out[0] (.names)                                                                 0.261     3.116
$abc$9566$new_n694.in[4] (.names)                                                                  0.483     3.600
$abc$9566$new_n694.out[0] (.names)                                                                 0.261     3.861
$abc$9566$new_n692.in[1] (.names)                                                                  0.337     4.198
$abc$9566$new_n692.out[0] (.names)                                                                 0.235     4.433
$abc$9566$new_n1071.in[1] (.names)                                                                 0.483     4.916
$abc$9566$new_n1071.out[0] (.names)                                                                0.261     5.177
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[60].in[4] (.names)                        0.100     5.277
$abc$9566$flatten\shift.$0$lookahead\data$128[127:0]$131[60].out[0] (.names)                       0.235     5.512
rx[60].D[0] (dffr)                                                                                 0.000     5.512
data arrival time                                                                                            5.512

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
rx[60].C[0] (dffr)                                                                                 0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -5.512
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.536


#End of timing report
