// Seed: 3913557204
module module_0 (
    id_1
);
  output wire id_1;
  assign module_2.id_6 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout uwire id_8;
  output wire id_7;
  inout wire id_6;
  output tri id_5;
  inout reg id_4;
  input wire id_3;
  module_0 modCall_1 (id_8);
  input wire id_2;
  input wire id_1;
  assign id_8 = 1;
  assign id_5 = -1;
  initial id_4 = id_1;
endmodule
module module_2 (
    output uwire id_0,
    input  wand  id_1,
    output tri1  id_2,
    input  wand  id_3,
    output uwire id_4,
    input  tri   id_5,
    output tri1  id_6,
    input  wand  id_7
    , id_9
);
  assign id_9 = id_3;
  module_0 modCall_1 (id_9);
  wire id_10;
endmodule
