/***********************************************************************************************************************
 * Copyright [2015-2017] Renesas Electronics Corporation and/or its licensors. All Rights Reserved.
 * 
 * This file is part of Renesas SynergyTM Software Package (SSP)
 *
 * The contents of this file (the "contents") are proprietary and confidential to Renesas Electronics Corporation
 * and/or its licensors ("Renesas") and subject to statutory and contractual protections.
 *
 * This file is subject to a Renesas SSP license agreement. Unless otherwise agreed in an SSP license agreement with
 * Renesas: 1) you may not use, copy, modify, distribute, display, or perform the contents; 2) you may not use any name
 * or mark of Renesas for advertising or publicity purposes or in connection with your use of the contents; 3) RENESAS
 * MAKES NO WARRANTY OR REPRESENTATIONS ABOUT THE SUITABILITY OF THE CONTENTS FOR ANY PURPOSE; THE CONTENTS ARE PROVIDED
 * "AS IS" WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
 * PARTICULAR PURPOSE, AND NON-INFRINGEMENT; AND 4) RENESAS SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, OR
 * CONSEQUENTIAL DAMAGES, INCLUDING DAMAGES RESULTING FROM LOSS OF USE, DATA, OR PROJECTS, WHETHER IN AN ACTION OF
 * CONTRACT OR TORT, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THE CONTENTS. Third-party contents
 * included in this file may be subject to different terms.
 **********************************************************************************************************************/
/***********************************************************************************************************************
* File Name    : bsp_feature.c
* Description  : Provides query functions for MCU specific features.
***********************************************************************************************************************/

/***********************************************************************************************************************
Includes   <System Includes> , "Project Includes"
***********************************************************************************************************************/
#include "../all/bsp_feature.h"
#include "r_cgc.h"

#if defined(BSP_MCU_GROUP_S3A7)

/***********************************************************************************************************************
Macro definitions
***********************************************************************************************************************/
/** The main oscillator drive value is based upon the oscillator frequency selected in the configuration */
#if (BSP_CFG_XTAL_HZ > (9999999))
#define CGC_MAINCLOCK_DRIVE (0x00U)
#else
#define CGC_MAINCLOCK_DRIVE (0x01U)
#endif

/***********************************************************************************************************************
Typedef definitions
***********************************************************************************************************************/

/***********************************************************************************************************************
Exported global variables (to be accessed by other files)
***********************************************************************************************************************/
 
/***********************************************************************************************************************
Private global variables and functions
***********************************************************************************************************************/
/*LDRA_INSPECTED 330 S This is not an implicit conversion */
/*LDRA_INSPECTED 330 S This is not an implicit conversion */
static const bsp_feature_cgc_t g_cgc_feature =
{
    .hoco_freq_hz           = BSP_HOCO_HZ,
    .main_osc_freq_hz       = BSP_CFG_XTAL_HZ,
    .high_speed_freq_hz     = 32000000U,  ///< Max zero wait state ICLK frequency
    .modrv_mask             = 0x08U,
    .modrv_shift            = 0x3U,
    .sodrv_mask             = 0x03U,
    .sodrv_shift            = 0x0U,
    .pll_div_max            = CGC_PLL_DIV_4,
    .pll_mul_min            = 8U,
    .pll_mul_max            = 31U,
    .mainclock_drive        = CGC_MAINCLOCK_DRIVE,
    .pll_src_configurable   = 0U,
    .pllccr_type            = 2U,
    .iclk_div               = BSP_CFG_ICK_DIV,
    .has_lcd_clock          = 1U,
    .has_sdram_clock        = 0U,
    .has_usb_clock_div      = 0U,
    .has_pclka              = 1U,
    .has_pclkb              = 1U,
    .has_pclkc              = 1U,
    .has_pclkd              = 1U,
    .has_fclk               = 1U,
    .has_bclk               = 1U,
    .has_sdadc_clock        = 0U,
    .middle_speed_max_freq_hz = 8000000U,   ///< This MCU does have Middle Speed Mode, up to 8MHz
    .low_speed_max_freq_hz    = 1000000U,   ///< This MCU does have Low Speed Mode, up to 1MHz
    .low_voltage_max_freq_hz  = 4000000U,   ///< This MCU does have Low Voltage Mode, up to 4MHz
    .has_subosc_speed         = 1U,         ///< This MCU does have Subosc Speed Mode
    .low_speed_pclk_div_min   = 0x04U, ///< Minimum divisor for peripheral clocks when using oscillator stop detect
    .low_voltage_pclk_div_min = 0x02U, ///< Minimum divisor for peripheral clocks when using oscillator stop detect
};

void R_BSP_FeatureSciGet(bsp_feature_sci_t * p_sci_feature)
{
    p_sci_feature->clock = (uint8_t) CGC_SYSTEM_CLOCKS_PCLKA;
}

void R_BSP_FeatureRspiGet(bsp_feature_rspi_t * p_rspi_feature)
{
    p_rspi_feature->clock = (uint8_t) CGC_SYSTEM_CLOCKS_PCLKA;
    p_rspi_feature->has_ssl_level_keep = 1U;
    p_rspi_feature->swap = 0U;
}

void R_BSP_FeatureLvdGet(bsp_feature_lvd_t * p_lvd_feature)
{
    p_lvd_feature->has_digital_filter = 0U;
    p_lvd_feature->monitor_1_low_threshold = 0x0FU;  // LVD_THRESHOLD_MONITOR_1_LEVEL_F, 1.65V (Vdet1_F)
    p_lvd_feature->monitor_1_hi_threshold  = 0x00U;  // LVD_THRESHOLD_MONITOR_1_LEVEL_0, 4.29V (Vdet1_0)
    p_lvd_feature->monitor_2_low_threshold = 0x03U;  // LVD_THRESHOLD_MONITOR_2_LEVEL_3, 3.84V (Vdet2_3)
    p_lvd_feature->monitor_2_hi_threshold  = 0x00U;  // LVD_THRESHOLD_MONITOR_2_LEVEL_0, 4.29V (Vdet1_0)
    p_lvd_feature->negation_delay_clock    = CGC_CLOCK_MOCO;  // MOCO required for LVD signal negation delay after reset
}

void R_BSP_FeatureAdcGet(bsp_feature_adc_t * p_adc_feature)
{
    p_adc_feature->has_sample_hold_reg = 0U;
    p_adc_feature->group_b_sensors_allowed = 0U;
    p_adc_feature->sensors_exclusive = 1U;
    p_adc_feature->sensor_min_sampling_time = 5000U;
    p_adc_feature->clock_source = CGC_SYSTEM_CLOCKS_PCLKC;
    p_adc_feature->tsn_calibration_available = 1U;
    p_adc_feature->tsn_control_available = 0U;
    p_adc_feature->tsn_slope = -3650;
    p_adc_feature->addition_supported = 1U;
    p_adc_feature->calibration_reg_available = 0U;
    p_adc_feature->reference_voltage = 0U;
}

void R_BSP_FeatureAcmphsGet(bsp_feature_acmphs_t * p_acmphs_feature)
{
    /* This comes from the Electrical Characteristics in the hardware manual. Can be 1 us if AVCC0 >= 3.3V. Using the
     * largest minimum in this API. */
    p_acmphs_feature->min_wait_time_us = 3U;
}

void R_BSP_FeatureCanGet(bsp_feature_can_t * p_can_feature)
{
    p_can_feature->mclock_only = 0U;
    p_can_feature->check_pclkb_ratio = 1U;
    p_can_feature->clock = CGC_SYSTEM_CLOCKS_PCLKA;
}

void R_BSP_FeatureDacGet(bsp_feature_dac_t * p_dac_feature)
{
    p_dac_feature->has_davrefcr = 1U;
    p_dac_feature->has_chargepump = 0U;
}

void R_BSP_FeatureFlashLpGet(bsp_feature_flash_lp * p_flash_lp_feature)
{
    p_flash_lp_feature->flash_clock_src = (uint8_t)CGC_SYSTEM_CLOCKS_FCLK; // S3A7 Flash uses FCLK
    /** S3A7 uses 4 macros of 256K and double access for Code Flash. It can therefore access 512K as a single macro
     *  and it's Code Flash memory is effectively organized as 2 macros of 512K each, yielding a total of 1MB
     *  Code Flash. This generates a macro boundary at 512K which is important for blank checking.
     */
    p_flash_lp_feature->flash_cf_macros = 2U;
    p_flash_lp_feature->cf_macro_size = 0x80000U; // S3A7 uses double access to access 512K as a single macro
}

void R_BSP_FeatureCtsuGet(bsp_feature_ctsu_t * p_ctsu_feature)
{
    p_ctsu_feature->ctsucr0_mask = 0x17U;
    p_ctsu_feature->ctsucr1_mask = 0xFFU;
    p_ctsu_feature->ctsumch0_mask = 0x3FU;
    p_ctsu_feature->ctsumch1_mask = 0x3FU;
    p_ctsu_feature->ctsuchac_register_count = 5U;
    p_ctsu_feature->ctsuchtrc_register_count = 5U;
}

void R_BSP_FeatureIoportGet(bsp_feature_ioport_t * p_ioport_feature)
{
    p_ioport_feature->has_ethernet = 0U;
    p_ioport_feature->has_vbatt_pins = 1U;
}

void R_BSP_FeatureCgcGet(bsp_feature_cgc_t const ** pp_cgc_feature)
{
    *pp_cgc_feature = &g_cgc_feature;
}

void R_BSP_FeatureSdhiGet(bsp_feature_sdhi_t * p_sdhi_feature)
{
    p_sdhi_feature->has_card_detection = 0U;
    p_sdhi_feature->supports_8_bit_mmc = 1U;
    p_sdhi_feature->max_clock_frequency = 16000000U;
}

void R_BSP_FeatureSsiGet(bsp_feature_ssi_t * p_ssi_feature)
{
    p_ssi_feature->fifo_num_stages = 8U;
}

void R_BSP_FeatureOpampGet(bsp_feature_opamp_t * const p_opamp_feature)
{
    /* This information comes from the Electrical Characteristics chapter of the hardware manual. */
    p_opamp_feature->min_wait_time_lp_us = 650U;
    p_opamp_feature->min_wait_time_ms_us = 0xFFFFU; // Middle speed mode not supported
    p_opamp_feature->min_wait_time_hs_us = 13U;
}

void R_BSP_FeatureICUGet(bsp_feature_icu_t * p_icu_feature)
{
    p_icu_feature->has_ir_flag = 0U;
}

void R_BSP_FeatureLPMV2Get(bsp_feature_lpmv2_t * p_lpmv2_feature)
{
   p_lpmv2_feature->has_dssby = 0U;
}

#endif
