LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY ROM_1 IS
	PORT(endereco : IN UNSIGNED(3 DOWNTO 0);
		  ce : IN STD_LOGIC;
		  saida : OUT UNSIGNED(7 DOWNTO 0));
END ROM_1;

ARCHITECTURE teste OF ROM_1 IS
	TYPE arranjo_memoria IS ARRAY (NATURAL RANGE <>) OF UNSIGNED(7 DOWNTO 0);
	CONSTANT dados: arranjo_memoria(0 To 15) :=
	("00000011", "10011111", "00100101", "00001101", "10011000",
	 "01001001", "01000001", "00011111", "00011001", "00001001",
	 "01001001", "01000001", "00010111", "00000001", "01001001", "01000110");
BEGIN
	saida <= dados(to_integer(endereco)) WHEN ce = '0' ELSE (OTHERS=>'Z');
END teste;
