#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec 22 12:20:24 2017
# Process ID: 16562
# Current directory: /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1
# Command line: vivado -log Main_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Main_wrapper.tcl -notrace
# Log file: /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper.vdi
# Journal file: /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Main_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/frederik/Vivado/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1089.062 ; gain = 4.008 ; free physical = 1647 ; free virtual = 4391
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_HallSensorEmulation_0_0/Main_HallSensorEmulation_0_0.dcp' for cell 'Main_i/HallSensorEmulation_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_blcd_driver_0_0/Main_blcd_driver_0_0.dcp' for cell 'Main_i/blcd_driver_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_bldc_starter_0_0/Main_bldc_starter_0_0.dcp' for cell 'Main_i/bldc_starter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_debounce_0_0/Main_debounce_0_0.dcp' for cell 'Main_i/debounce_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_processing_system7_0_0/Main_processing_system7_0_0.dcp' for cell 'Main_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_pwm_0_0/Main_pwm_0_0.dcp' for cell 'Main_i/pwm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_unity_ctrl_0_0/Main_unity_ctrl_0_0.dcp' for cell 'Main_i/unity_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_xlconstant_0_0/Main_xlconstant_0_0.dcp' for cell 'Main_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_xlconstant_1_0/Main_xlconstant_1_0.dcp' for cell 'Main_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_xlconstant_2_0/Main_xlconstant_2_0.dcp' for cell 'Main_i/xlconstant_2'
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_processing_system7_0_0/Main_processing_system7_0_0.xdc] for cell 'Main_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_processing_system7_0_0/Main_processing_system7_0_0.xdc] for cell 'Main_i/processing_system7_0/inst'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[0]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_in_1'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_inh_1'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B_in_1'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B_inh_1'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C_in_1'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C_inh_1'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1389.859 ; gain = 300.797 ; free physical = 1377 ; free virtual = 4114
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1439.773 ; gain = 49.914 ; free physical = 1385 ; free virtual = 4123
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 159c55ee8

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1838.266 ; gain = 0.000 ; free physical = 963 ; free virtual = 3712
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 175 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16195efc4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1838.266 ; gain = 0.000 ; free physical = 920 ; free virtual = 3675
INFO: [Opt 31-389] Phase Constant propagation created 40 cells and removed 84 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bbd3fce3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1838.266 ; gain = 0.000 ; free physical = 874 ; free virtual = 3638
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2321 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst to drive 408 load(s) on clock net Main_i/unity_ctrl_0/U0/unity_clk
INFO: [Opt 31-194] Inserted BUFG Main_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst to drive 63 load(s) on clock net Main_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 11e6171b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1838.266 ; gain = 0.000 ; free physical = 835 ; free virtual = 3599
INFO: [Opt 31-389] Phase BUFG optimization created 2 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11e6171b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1838.266 ; gain = 0.000 ; free physical = 835 ; free virtual = 3599
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1838.266 ; gain = 0.000 ; free physical = 838 ; free virtual = 3601
Ending Logic Optimization Task | Checksum: 11e6171b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1838.266 ; gain = 0.000 ; free physical = 838 ; free virtual = 3601

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 17aa7c1fa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 800 ; free virtual = 3553
Ending Power Optimization Task | Checksum: 17aa7c1fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2070.531 ; gain = 232.266 ; free physical = 803 ; free virtual = 3557
43 Infos, 14 Warnings, 14 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.531 ; gain = 680.672 ; free physical = 803 ; free virtual = 3557
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 800 ; free virtual = 3555
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper_opt.dcp' has been generated.
Command: report_drc -file Main_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 638 ; free virtual = 3410
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c4b812ee

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 638 ; free virtual = 3410
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 639 ; free virtual = 3411

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e6625567

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 643 ; free virtual = 3407

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c2db6392

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 642 ; free virtual = 3403

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c2db6392

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 642 ; free virtual = 3404
Phase 1 Placer Initialization | Checksum: 1c2db6392

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 642 ; free virtual = 3404

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 12a0da3e3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 641 ; free virtual = 3399

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12a0da3e3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 641 ; free virtual = 3399

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 8edd5129

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 640 ; free virtual = 3399

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9ad087c4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 640 ; free virtual = 3399

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9ad087c4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 640 ; free virtual = 3398

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: a7dd8386

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 640 ; free virtual = 3398

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1268fe884

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 639 ; free virtual = 3398

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: d0baba14

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 639 ; free virtual = 3397

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: b4b74a94

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 639 ; free virtual = 3397

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: b4b74a94

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 639 ; free virtual = 3397

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 14c378322

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 639 ; free virtual = 3397
Phase 3 Detail Placement | Checksum: 14c378322

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 639 ; free virtual = 3397

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d2899f11

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d2899f11

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 631 ; free virtual = 3388
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.489. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 166008e79

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 709 ; free virtual = 3470
Phase 4.1 Post Commit Optimization | Checksum: 166008e79

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 709 ; free virtual = 3470

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 166008e79

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 709 ; free virtual = 3470

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 166008e79

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 709 ; free virtual = 3470

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ca590f01

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 709 ; free virtual = 3470
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ca590f01

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 709 ; free virtual = 3470
Ending Placer Task | Checksum: aa787c25

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 711 ; free virtual = 3473
62 Infos, 14 Warnings, 14 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 711 ; free virtual = 3473
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 706 ; free virtual = 3471
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 705 ; free virtual = 3466
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 709 ; free virtual = 3470
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 708 ; free virtual = 3469
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 72c623f7 ConstDB: 0 ShapeSum: 37b2582e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8608644e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 670 ; free virtual = 3438

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8608644e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 674 ; free virtual = 3442

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8608644e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 659 ; free virtual = 3428

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8608644e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 659 ; free virtual = 3428
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 140f2ec75

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 624 ; free virtual = 3391
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.399 | TNS=-122.990| WHS=-0.337 | THS=-28.600|

Phase 2 Router Initialization | Checksum: d943c4a3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2070.531 ; gain = 0.000 ; free physical = 619 ; free virtual = 3387

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1baa1630f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 587 ; free virtual = 3368

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 310
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.134 | TNS=-156.194| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13aff885f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 668 ; free virtual = 3437

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.194 | TNS=-158.485| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e901697e

Time (s): cpu = 00:01:24 ; elapsed = 00:01:09 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 671 ; free virtual = 3447
Phase 4 Rip-up And Reroute | Checksum: 1e901697e

Time (s): cpu = 00:01:24 ; elapsed = 00:01:09 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 671 ; free virtual = 3447

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e8c18c86

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 672 ; free virtual = 3448
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.134 | TNS=-156.194| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 248f70f97

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 672 ; free virtual = 3447

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 248f70f97

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 672 ; free virtual = 3447
Phase 5 Delay and Skew Optimization | Checksum: 248f70f97

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 672 ; free virtual = 3447

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d9920bbb

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 672 ; free virtual = 3447
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.124 | TNS=-156.065| WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22031f173

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 672 ; free virtual = 3447
Phase 6 Post Hold Fix | Checksum: 22031f173

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 672 ; free virtual = 3447

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.666244 %
  Global Horizontal Routing Utilization  = 0.895221 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
Phase 7 Route finalize | Checksum: 2347a80be

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 672 ; free virtual = 3447

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2347a80be

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 671 ; free virtual = 3447

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f052a209

Time (s): cpu = 00:01:25 ; elapsed = 00:01:10 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 671 ; free virtual = 3446

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.124 | TNS=-156.065| WHS=0.025  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f052a209

Time (s): cpu = 00:01:25 ; elapsed = 00:01:10 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 671 ; free virtual = 3446
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:25 ; elapsed = 00:01:10 . Memory (MB): peak = 2075.516 ; gain = 4.984 ; free physical = 697 ; free virtual = 3472

Routing Is Done.
75 Infos, 15 Warnings, 14 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:12 . Memory (MB): peak = 2109.496 ; gain = 38.965 ; free physical = 697 ; free virtual = 3472
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2117.324 ; gain = 0.000 ; free physical = 695 ; free virtual = 3470
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper_routed.dcp' has been generated.
Command: report_drc -file Main_wrapper_drc_routed.rpt -pb Main_wrapper_drc_routed.pb -rpx Main_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file Main_wrapper_methodology_drc_routed.rpt -rpx Main_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file Main_wrapper_power_routed.rpt -pb Main_wrapper_power_summary_routed.pb -rpx Main_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 15 Warnings, 14 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 22 12:23:11 2017...
