Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Apr 27 22:19:04 2023
| Host         : kunal-Inspiron-3551 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blink_timing_summary_routed.rpt -pb blink_timing_summary_routed.pb -rpx blink_timing_summary_routed.rpx -warn_on_violation
| Design       : blink
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   56          inf        0.000                      0                   56           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.727ns  (logic 3.051ns (64.538%)  route 1.676ns (35.462%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE                         0.000     0.000 r  LED_status_reg/C
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_status_reg/Q
                         net (fo=2, routed)           1.676     2.132    LED_OBUF
    U14                  OBUF (Prop_obuf_I_O)         2.595     4.727 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     4.727    LED
    U14                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_status_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.579ns  (logic 1.014ns (22.146%)  route 3.565ns (77.854%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y1         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X112Y1         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.807     1.325    counter_reg[6]
    SLICE_X113Y0         LUT4 (Prop_lut4_I2_O)        0.124     1.449 f  counter[0]_i_6/O
                         net (fo=1, routed)           0.798     2.248    counter[0]_i_6_n_0
    SLICE_X113Y2         LUT6 (Prop_lut6_I0_O)        0.124     2.372 f  counter[0]_i_4/O
                         net (fo=1, routed)           0.776     3.148    counter[0]_i_4_n_0
    SLICE_X113Y5         LUT6 (Prop_lut6_I4_O)        0.124     3.272 r  counter[0]_i_1/O
                         net (fo=28, routed)          1.183     4.455    clear
    SLICE_X113Y0         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  LED_status_i_1/O
                         net (fo=1, routed)           0.000     4.579    LED_status_i_1_n_0
    SLICE_X113Y0         FDRE                                         r  LED_status_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.492ns  (logic 0.890ns (19.814%)  route 3.602ns (80.186%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y1         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X112Y1         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.807     1.325    counter_reg[6]
    SLICE_X113Y0         LUT4 (Prop_lut4_I2_O)        0.124     1.449 f  counter[0]_i_6/O
                         net (fo=1, routed)           0.798     2.248    counter[0]_i_6_n_0
    SLICE_X113Y2         LUT6 (Prop_lut6_I0_O)        0.124     2.372 f  counter[0]_i_4/O
                         net (fo=1, routed)           0.776     3.148    counter[0]_i_4_n_0
    SLICE_X113Y5         LUT6 (Prop_lut6_I4_O)        0.124     3.272 r  counter[0]_i_1/O
                         net (fo=28, routed)          1.220     4.492    clear
    SLICE_X112Y0         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.492ns  (logic 0.890ns (19.814%)  route 3.602ns (80.186%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y1         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X112Y1         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.807     1.325    counter_reg[6]
    SLICE_X113Y0         LUT4 (Prop_lut4_I2_O)        0.124     1.449 f  counter[0]_i_6/O
                         net (fo=1, routed)           0.798     2.248    counter[0]_i_6_n_0
    SLICE_X113Y2         LUT6 (Prop_lut6_I0_O)        0.124     2.372 f  counter[0]_i_4/O
                         net (fo=1, routed)           0.776     3.148    counter[0]_i_4_n_0
    SLICE_X113Y5         LUT6 (Prop_lut6_I4_O)        0.124     3.272 r  counter[0]_i_1/O
                         net (fo=28, routed)          1.220     4.492    clear
    SLICE_X112Y0         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.492ns  (logic 0.890ns (19.814%)  route 3.602ns (80.186%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y1         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X112Y1         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.807     1.325    counter_reg[6]
    SLICE_X113Y0         LUT4 (Prop_lut4_I2_O)        0.124     1.449 f  counter[0]_i_6/O
                         net (fo=1, routed)           0.798     2.248    counter[0]_i_6_n_0
    SLICE_X113Y2         LUT6 (Prop_lut6_I0_O)        0.124     2.372 f  counter[0]_i_4/O
                         net (fo=1, routed)           0.776     3.148    counter[0]_i_4_n_0
    SLICE_X113Y5         LUT6 (Prop_lut6_I4_O)        0.124     3.272 r  counter[0]_i_1/O
                         net (fo=28, routed)          1.220     4.492    clear
    SLICE_X112Y0         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.492ns  (logic 0.890ns (19.814%)  route 3.602ns (80.186%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y1         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X112Y1         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.807     1.325    counter_reg[6]
    SLICE_X113Y0         LUT4 (Prop_lut4_I2_O)        0.124     1.449 f  counter[0]_i_6/O
                         net (fo=1, routed)           0.798     2.248    counter[0]_i_6_n_0
    SLICE_X113Y2         LUT6 (Prop_lut6_I0_O)        0.124     2.372 f  counter[0]_i_4/O
                         net (fo=1, routed)           0.776     3.148    counter[0]_i_4_n_0
    SLICE_X113Y5         LUT6 (Prop_lut6_I4_O)        0.124     3.272 r  counter[0]_i_1/O
                         net (fo=28, routed)          1.220     4.492    clear
    SLICE_X112Y0         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.361ns  (logic 0.890ns (20.410%)  route 3.471ns (79.590%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y1         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X112Y1         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.807     1.325    counter_reg[6]
    SLICE_X113Y0         LUT4 (Prop_lut4_I2_O)        0.124     1.449 f  counter[0]_i_6/O
                         net (fo=1, routed)           0.798     2.248    counter[0]_i_6_n_0
    SLICE_X113Y2         LUT6 (Prop_lut6_I0_O)        0.124     2.372 f  counter[0]_i_4/O
                         net (fo=1, routed)           0.776     3.148    counter[0]_i_4_n_0
    SLICE_X113Y5         LUT6 (Prop_lut6_I4_O)        0.124     3.272 r  counter[0]_i_1/O
                         net (fo=28, routed)          1.089     4.361    clear
    SLICE_X112Y1         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.361ns  (logic 0.890ns (20.410%)  route 3.471ns (79.590%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y1         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X112Y1         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.807     1.325    counter_reg[6]
    SLICE_X113Y0         LUT4 (Prop_lut4_I2_O)        0.124     1.449 f  counter[0]_i_6/O
                         net (fo=1, routed)           0.798     2.248    counter[0]_i_6_n_0
    SLICE_X113Y2         LUT6 (Prop_lut6_I0_O)        0.124     2.372 f  counter[0]_i_4/O
                         net (fo=1, routed)           0.776     3.148    counter[0]_i_4_n_0
    SLICE_X113Y5         LUT6 (Prop_lut6_I4_O)        0.124     3.272 r  counter[0]_i_1/O
                         net (fo=28, routed)          1.089     4.361    clear
    SLICE_X112Y1         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.361ns  (logic 0.890ns (20.410%)  route 3.471ns (79.590%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y1         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X112Y1         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.807     1.325    counter_reg[6]
    SLICE_X113Y0         LUT4 (Prop_lut4_I2_O)        0.124     1.449 f  counter[0]_i_6/O
                         net (fo=1, routed)           0.798     2.248    counter[0]_i_6_n_0
    SLICE_X113Y2         LUT6 (Prop_lut6_I0_O)        0.124     2.372 f  counter[0]_i_4/O
                         net (fo=1, routed)           0.776     3.148    counter[0]_i_4_n_0
    SLICE_X113Y5         LUT6 (Prop_lut6_I4_O)        0.124     3.272 r  counter[0]_i_1/O
                         net (fo=28, routed)          1.089     4.361    clear
    SLICE_X112Y1         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.361ns  (logic 0.890ns (20.410%)  route 3.471ns (79.590%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y1         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X112Y1         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.807     1.325    counter_reg[6]
    SLICE_X113Y0         LUT4 (Prop_lut4_I2_O)        0.124     1.449 f  counter[0]_i_6/O
                         net (fo=1, routed)           0.798     2.248    counter[0]_i_6_n_0
    SLICE_X113Y2         LUT6 (Prop_lut6_I0_O)        0.124     2.372 f  counter[0]_i_4/O
                         net (fo=1, routed)           0.776     3.148    counter[0]_i_4_n_0
    SLICE_X113Y5         LUT6 (Prop_lut6_I4_O)        0.124     3.272 r  counter[0]_i_1/O
                         net (fo=28, routed)          1.089     4.361    clear
    SLICE_X112Y1         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_status_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE                         0.000     0.000 r  LED_status_reg/C
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_status_reg/Q
                         net (fo=2, routed)           0.168     0.309    LED_OBUF
    SLICE_X113Y0         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  LED_status_i_1/O
                         net (fo=1, routed)           0.000     0.354    LED_status_i_1_n_0
    SLICE_X113Y0         FDRE                                         r  LED_status_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.274ns (69.889%)  route 0.118ns (30.111%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y0         FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X112Y0         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.118     0.282    counter_reg[2]
    SLICE_X112Y0         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.392 r  counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.392    counter_reg[0]_i_2_n_5
    SLICE_X112Y0         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.275ns (69.748%)  route 0.119ns (30.252%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y0         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X112Y0         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.119     0.283    counter_reg[1]
    SLICE_X112Y0         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.394 r  counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.394    counter_reg[0]_i_2_n_6
    SLICE_X112Y0         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDRE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X112Y2         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.125     0.289    counter_reg[10]
    SLICE_X112Y2         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    counter_reg[8]_i_1_n_5
    SLICE_X112Y2         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y5         FDRE                         0.000     0.000 r  counter_reg[22]/C
    SLICE_X112Y5         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.125     0.289    counter_reg[22]
    SLICE_X112Y5         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    counter_reg[20]_i_1_n_5
    SLICE_X112Y5         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDRE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X112Y3         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.126     0.290    counter_reg[14]
    SLICE_X112Y3         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    counter_reg[12]_i_1_n_5
    SLICE_X112Y3         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y4         FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X112Y4         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.127     0.291    counter_reg[18]
    SLICE_X112Y4         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    counter_reg[16]_i_1_n_5
    SLICE_X112Y4         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDRE                         0.000     0.000 r  counter_reg[26]/C
    SLICE_X112Y6         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.127     0.291    counter_reg[26]
    SLICE_X112Y6         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    counter_reg[24]_i_1_n_5
    SLICE_X112Y6         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y1         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X112Y1         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.127     0.291    counter_reg[6]
    SLICE_X112Y1         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    counter_reg[4]_i_1_n_5
    SLICE_X112Y1         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.310ns (72.422%)  route 0.118ns (27.578%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y0         FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X112Y0         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.118     0.282    counter_reg[2]
    SLICE_X112Y0         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.428 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.428    counter_reg[0]_i_2_n_4
    SLICE_X112Y0         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





