<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.08.13.17:36:39"
 outputDirectory="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX115S2F45I1SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RXM_BAR2_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RXM_BAR2_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DMA_RD_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DMA_RD_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DMA_WR_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DMA_WR_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RD_DCM_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RD_DCM_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_WR_DCM_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_WR_DCM_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="coreclkout_hip" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="250000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="coreclkout_hip" direction="output" role="clk" width="1" />
  </interface>
  <interface name="refclk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="refclk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="npor" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="npor" direction="input" role="npor" width="1" />
   <port name="pin_perst" direction="input" role="pin_perst" width="1" />
  </interface>
  <interface name="app_nreset_status" kind="reset" start="1">
   <property name="associatedClock" value="coreclkout_hip" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="BOTH" />
   <port name="app_nreset_status" direction="output" role="reset_n" width="1" />
  </interface>
  <interface name="hip_ctrl" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="test_in" direction="input" role="test_in" width="32" />
   <port
       name="simu_mode_pipe"
       direction="input"
       role="simu_mode_pipe"
       width="1" />
  </interface>
  <interface name="hip_pipe" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="sim_pipe_pclk_in"
       direction="input"
       role="sim_pipe_pclk_in"
       width="1" />
   <port
       name="sim_pipe_rate"
       direction="output"
       role="sim_pipe_rate"
       width="2" />
   <port
       name="sim_ltssmstate"
       direction="output"
       role="sim_ltssmstate"
       width="5" />
   <port
       name="eidleinfersel0"
       direction="output"
       role="eidleinfersel0"
       width="3" />
   <port
       name="eidleinfersel1"
       direction="output"
       role="eidleinfersel1"
       width="3" />
   <port
       name="eidleinfersel2"
       direction="output"
       role="eidleinfersel2"
       width="3" />
   <port
       name="eidleinfersel3"
       direction="output"
       role="eidleinfersel3"
       width="3" />
   <port
       name="eidleinfersel4"
       direction="output"
       role="eidleinfersel4"
       width="3" />
   <port
       name="eidleinfersel5"
       direction="output"
       role="eidleinfersel5"
       width="3" />
   <port
       name="eidleinfersel6"
       direction="output"
       role="eidleinfersel6"
       width="3" />
   <port
       name="eidleinfersel7"
       direction="output"
       role="eidleinfersel7"
       width="3" />
   <port name="powerdown0" direction="output" role="powerdown0" width="2" />
   <port name="powerdown1" direction="output" role="powerdown1" width="2" />
   <port name="powerdown2" direction="output" role="powerdown2" width="2" />
   <port name="powerdown3" direction="output" role="powerdown3" width="2" />
   <port name="powerdown4" direction="output" role="powerdown4" width="2" />
   <port name="powerdown5" direction="output" role="powerdown5" width="2" />
   <port name="powerdown6" direction="output" role="powerdown6" width="2" />
   <port name="powerdown7" direction="output" role="powerdown7" width="2" />
   <port name="rxpolarity0" direction="output" role="rxpolarity0" width="1" />
   <port name="rxpolarity1" direction="output" role="rxpolarity1" width="1" />
   <port name="rxpolarity2" direction="output" role="rxpolarity2" width="1" />
   <port name="rxpolarity3" direction="output" role="rxpolarity3" width="1" />
   <port name="rxpolarity4" direction="output" role="rxpolarity4" width="1" />
   <port name="rxpolarity5" direction="output" role="rxpolarity5" width="1" />
   <port name="rxpolarity6" direction="output" role="rxpolarity6" width="1" />
   <port name="rxpolarity7" direction="output" role="rxpolarity7" width="1" />
   <port name="txcompl0" direction="output" role="txcompl0" width="1" />
   <port name="txcompl1" direction="output" role="txcompl1" width="1" />
   <port name="txcompl2" direction="output" role="txcompl2" width="1" />
   <port name="txcompl3" direction="output" role="txcompl3" width="1" />
   <port name="txcompl4" direction="output" role="txcompl4" width="1" />
   <port name="txcompl5" direction="output" role="txcompl5" width="1" />
   <port name="txcompl6" direction="output" role="txcompl6" width="1" />
   <port name="txcompl7" direction="output" role="txcompl7" width="1" />
   <port name="txdata0" direction="output" role="txdata0" width="32" />
   <port name="txdata1" direction="output" role="txdata1" width="32" />
   <port name="txdata2" direction="output" role="txdata2" width="32" />
   <port name="txdata3" direction="output" role="txdata3" width="32" />
   <port name="txdata4" direction="output" role="txdata4" width="32" />
   <port name="txdata5" direction="output" role="txdata5" width="32" />
   <port name="txdata6" direction="output" role="txdata6" width="32" />
   <port name="txdata7" direction="output" role="txdata7" width="32" />
   <port name="txdatak0" direction="output" role="txdatak0" width="4" />
   <port name="txdatak1" direction="output" role="txdatak1" width="4" />
   <port name="txdatak2" direction="output" role="txdatak2" width="4" />
   <port name="txdatak3" direction="output" role="txdatak3" width="4" />
   <port name="txdatak4" direction="output" role="txdatak4" width="4" />
   <port name="txdatak5" direction="output" role="txdatak5" width="4" />
   <port name="txdatak6" direction="output" role="txdatak6" width="4" />
   <port name="txdatak7" direction="output" role="txdatak7" width="4" />
   <port name="txdetectrx0" direction="output" role="txdetectrx0" width="1" />
   <port name="txdetectrx1" direction="output" role="txdetectrx1" width="1" />
   <port name="txdetectrx2" direction="output" role="txdetectrx2" width="1" />
   <port name="txdetectrx3" direction="output" role="txdetectrx3" width="1" />
   <port name="txdetectrx4" direction="output" role="txdetectrx4" width="1" />
   <port name="txdetectrx5" direction="output" role="txdetectrx5" width="1" />
   <port name="txdetectrx6" direction="output" role="txdetectrx6" width="1" />
   <port name="txdetectrx7" direction="output" role="txdetectrx7" width="1" />
   <port name="txelecidle0" direction="output" role="txelecidle0" width="1" />
   <port name="txelecidle1" direction="output" role="txelecidle1" width="1" />
   <port name="txelecidle2" direction="output" role="txelecidle2" width="1" />
   <port name="txelecidle3" direction="output" role="txelecidle3" width="1" />
   <port name="txelecidle4" direction="output" role="txelecidle4" width="1" />
   <port name="txelecidle5" direction="output" role="txelecidle5" width="1" />
   <port name="txelecidle6" direction="output" role="txelecidle6" width="1" />
   <port name="txelecidle7" direction="output" role="txelecidle7" width="1" />
   <port name="txdeemph0" direction="output" role="txdeemph0" width="1" />
   <port name="txdeemph1" direction="output" role="txdeemph1" width="1" />
   <port name="txdeemph2" direction="output" role="txdeemph2" width="1" />
   <port name="txdeemph3" direction="output" role="txdeemph3" width="1" />
   <port name="txdeemph4" direction="output" role="txdeemph4" width="1" />
   <port name="txdeemph5" direction="output" role="txdeemph5" width="1" />
   <port name="txdeemph6" direction="output" role="txdeemph6" width="1" />
   <port name="txdeemph7" direction="output" role="txdeemph7" width="1" />
   <port name="txmargin0" direction="output" role="txmargin0" width="3" />
   <port name="txmargin1" direction="output" role="txmargin1" width="3" />
   <port name="txmargin2" direction="output" role="txmargin2" width="3" />
   <port name="txmargin3" direction="output" role="txmargin3" width="3" />
   <port name="txmargin4" direction="output" role="txmargin4" width="3" />
   <port name="txmargin5" direction="output" role="txmargin5" width="3" />
   <port name="txmargin6" direction="output" role="txmargin6" width="3" />
   <port name="txmargin7" direction="output" role="txmargin7" width="3" />
   <port name="txswing0" direction="output" role="txswing0" width="1" />
   <port name="txswing1" direction="output" role="txswing1" width="1" />
   <port name="txswing2" direction="output" role="txswing2" width="1" />
   <port name="txswing3" direction="output" role="txswing3" width="1" />
   <port name="txswing4" direction="output" role="txswing4" width="1" />
   <port name="txswing5" direction="output" role="txswing5" width="1" />
   <port name="txswing6" direction="output" role="txswing6" width="1" />
   <port name="txswing7" direction="output" role="txswing7" width="1" />
   <port name="phystatus0" direction="input" role="phystatus0" width="1" />
   <port name="phystatus1" direction="input" role="phystatus1" width="1" />
   <port name="phystatus2" direction="input" role="phystatus2" width="1" />
   <port name="phystatus3" direction="input" role="phystatus3" width="1" />
   <port name="phystatus4" direction="input" role="phystatus4" width="1" />
   <port name="phystatus5" direction="input" role="phystatus5" width="1" />
   <port name="phystatus6" direction="input" role="phystatus6" width="1" />
   <port name="phystatus7" direction="input" role="phystatus7" width="1" />
   <port name="rxdata0" direction="input" role="rxdata0" width="32" />
   <port name="rxdata1" direction="input" role="rxdata1" width="32" />
   <port name="rxdata2" direction="input" role="rxdata2" width="32" />
   <port name="rxdata3" direction="input" role="rxdata3" width="32" />
   <port name="rxdata4" direction="input" role="rxdata4" width="32" />
   <port name="rxdata5" direction="input" role="rxdata5" width="32" />
   <port name="rxdata6" direction="input" role="rxdata6" width="32" />
   <port name="rxdata7" direction="input" role="rxdata7" width="32" />
   <port name="rxdatak0" direction="input" role="rxdatak0" width="4" />
   <port name="rxdatak1" direction="input" role="rxdatak1" width="4" />
   <port name="rxdatak2" direction="input" role="rxdatak2" width="4" />
   <port name="rxdatak3" direction="input" role="rxdatak3" width="4" />
   <port name="rxdatak4" direction="input" role="rxdatak4" width="4" />
   <port name="rxdatak5" direction="input" role="rxdatak5" width="4" />
   <port name="rxdatak6" direction="input" role="rxdatak6" width="4" />
   <port name="rxdatak7" direction="input" role="rxdatak7" width="4" />
   <port name="rxelecidle0" direction="input" role="rxelecidle0" width="1" />
   <port name="rxelecidle1" direction="input" role="rxelecidle1" width="1" />
   <port name="rxelecidle2" direction="input" role="rxelecidle2" width="1" />
   <port name="rxelecidle3" direction="input" role="rxelecidle3" width="1" />
   <port name="rxelecidle4" direction="input" role="rxelecidle4" width="1" />
   <port name="rxelecidle5" direction="input" role="rxelecidle5" width="1" />
   <port name="rxelecidle6" direction="input" role="rxelecidle6" width="1" />
   <port name="rxelecidle7" direction="input" role="rxelecidle7" width="1" />
   <port name="rxstatus0" direction="input" role="rxstatus0" width="3" />
   <port name="rxstatus1" direction="input" role="rxstatus1" width="3" />
   <port name="rxstatus2" direction="input" role="rxstatus2" width="3" />
   <port name="rxstatus3" direction="input" role="rxstatus3" width="3" />
   <port name="rxstatus4" direction="input" role="rxstatus4" width="3" />
   <port name="rxstatus5" direction="input" role="rxstatus5" width="3" />
   <port name="rxstatus6" direction="input" role="rxstatus6" width="3" />
   <port name="rxstatus7" direction="input" role="rxstatus7" width="3" />
   <port name="rxvalid0" direction="input" role="rxvalid0" width="1" />
   <port name="rxvalid1" direction="input" role="rxvalid1" width="1" />
   <port name="rxvalid2" direction="input" role="rxvalid2" width="1" />
   <port name="rxvalid3" direction="input" role="rxvalid3" width="1" />
   <port name="rxvalid4" direction="input" role="rxvalid4" width="1" />
   <port name="rxvalid5" direction="input" role="rxvalid5" width="1" />
   <port name="rxvalid6" direction="input" role="rxvalid6" width="1" />
   <port name="rxvalid7" direction="input" role="rxvalid7" width="1" />
   <port name="rxdataskip0" direction="input" role="rxdataskip0" width="1" />
   <port name="rxdataskip1" direction="input" role="rxdataskip1" width="1" />
   <port name="rxdataskip2" direction="input" role="rxdataskip2" width="1" />
   <port name="rxdataskip3" direction="input" role="rxdataskip3" width="1" />
   <port name="rxdataskip4" direction="input" role="rxdataskip4" width="1" />
   <port name="rxdataskip5" direction="input" role="rxdataskip5" width="1" />
   <port name="rxdataskip6" direction="input" role="rxdataskip6" width="1" />
   <port name="rxdataskip7" direction="input" role="rxdataskip7" width="1" />
   <port name="rxblkst0" direction="input" role="rxblkst0" width="1" />
   <port name="rxblkst1" direction="input" role="rxblkst1" width="1" />
   <port name="rxblkst2" direction="input" role="rxblkst2" width="1" />
   <port name="rxblkst3" direction="input" role="rxblkst3" width="1" />
   <port name="rxblkst4" direction="input" role="rxblkst4" width="1" />
   <port name="rxblkst5" direction="input" role="rxblkst5" width="1" />
   <port name="rxblkst6" direction="input" role="rxblkst6" width="1" />
   <port name="rxblkst7" direction="input" role="rxblkst7" width="1" />
   <port name="rxsynchd0" direction="input" role="rxsynchd0" width="2" />
   <port name="rxsynchd1" direction="input" role="rxsynchd1" width="2" />
   <port name="rxsynchd2" direction="input" role="rxsynchd2" width="2" />
   <port name="rxsynchd3" direction="input" role="rxsynchd3" width="2" />
   <port name="rxsynchd4" direction="input" role="rxsynchd4" width="2" />
   <port name="rxsynchd5" direction="input" role="rxsynchd5" width="2" />
   <port name="rxsynchd6" direction="input" role="rxsynchd6" width="2" />
   <port name="rxsynchd7" direction="input" role="rxsynchd7" width="2" />
   <port
       name="currentcoeff0"
       direction="output"
       role="currentcoeff0"
       width="18" />
   <port
       name="currentcoeff1"
       direction="output"
       role="currentcoeff1"
       width="18" />
   <port
       name="currentcoeff2"
       direction="output"
       role="currentcoeff2"
       width="18" />
   <port
       name="currentcoeff3"
       direction="output"
       role="currentcoeff3"
       width="18" />
   <port
       name="currentcoeff4"
       direction="output"
       role="currentcoeff4"
       width="18" />
   <port
       name="currentcoeff5"
       direction="output"
       role="currentcoeff5"
       width="18" />
   <port
       name="currentcoeff6"
       direction="output"
       role="currentcoeff6"
       width="18" />
   <port
       name="currentcoeff7"
       direction="output"
       role="currentcoeff7"
       width="18" />
   <port
       name="currentrxpreset0"
       direction="output"
       role="currentrxpreset0"
       width="3" />
   <port
       name="currentrxpreset1"
       direction="output"
       role="currentrxpreset1"
       width="3" />
   <port
       name="currentrxpreset2"
       direction="output"
       role="currentrxpreset2"
       width="3" />
   <port
       name="currentrxpreset3"
       direction="output"
       role="currentrxpreset3"
       width="3" />
   <port
       name="currentrxpreset4"
       direction="output"
       role="currentrxpreset4"
       width="3" />
   <port
       name="currentrxpreset5"
       direction="output"
       role="currentrxpreset5"
       width="3" />
   <port
       name="currentrxpreset6"
       direction="output"
       role="currentrxpreset6"
       width="3" />
   <port
       name="currentrxpreset7"
       direction="output"
       role="currentrxpreset7"
       width="3" />
   <port name="txsynchd0" direction="output" role="txsynchd0" width="2" />
   <port name="txsynchd1" direction="output" role="txsynchd1" width="2" />
   <port name="txsynchd2" direction="output" role="txsynchd2" width="2" />
   <port name="txsynchd3" direction="output" role="txsynchd3" width="2" />
   <port name="txsynchd4" direction="output" role="txsynchd4" width="2" />
   <port name="txsynchd5" direction="output" role="txsynchd5" width="2" />
   <port name="txsynchd6" direction="output" role="txsynchd6" width="2" />
   <port name="txsynchd7" direction="output" role="txsynchd7" width="2" />
   <port name="txblkst0" direction="output" role="txblkst0" width="1" />
   <port name="txblkst1" direction="output" role="txblkst1" width="1" />
   <port name="txblkst2" direction="output" role="txblkst2" width="1" />
   <port name="txblkst3" direction="output" role="txblkst3" width="1" />
   <port name="txblkst4" direction="output" role="txblkst4" width="1" />
   <port name="txblkst5" direction="output" role="txblkst5" width="1" />
   <port name="txblkst6" direction="output" role="txblkst6" width="1" />
   <port name="txblkst7" direction="output" role="txblkst7" width="1" />
   <port name="txdataskip0" direction="output" role="txdataskip0" width="1" />
   <port name="txdataskip1" direction="output" role="txdataskip1" width="1" />
   <port name="txdataskip2" direction="output" role="txdataskip2" width="1" />
   <port name="txdataskip3" direction="output" role="txdataskip3" width="1" />
   <port name="txdataskip4" direction="output" role="txdataskip4" width="1" />
   <port name="txdataskip5" direction="output" role="txdataskip5" width="1" />
   <port name="txdataskip6" direction="output" role="txdataskip6" width="1" />
   <port name="txdataskip7" direction="output" role="txdataskip7" width="1" />
   <port name="rate0" direction="output" role="rate0" width="2" />
   <port name="rate1" direction="output" role="rate1" width="2" />
   <port name="rate2" direction="output" role="rate2" width="2" />
   <port name="rate3" direction="output" role="rate3" width="2" />
   <port name="rate4" direction="output" role="rate4" width="2" />
   <port name="rate5" direction="output" role="rate5" width="2" />
   <port name="rate6" direction="output" role="rate6" width="2" />
   <port name="rate7" direction="output" role="rate7" width="2" />
  </interface>
  <interface name="hip_serial" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rx_in0" direction="input" role="rx_in0" width="1" />
   <port name="rx_in1" direction="input" role="rx_in1" width="1" />
   <port name="rx_in2" direction="input" role="rx_in2" width="1" />
   <port name="rx_in3" direction="input" role="rx_in3" width="1" />
   <port name="rx_in4" direction="input" role="rx_in4" width="1" />
   <port name="rx_in5" direction="input" role="rx_in5" width="1" />
   <port name="rx_in6" direction="input" role="rx_in6" width="1" />
   <port name="rx_in7" direction="input" role="rx_in7" width="1" />
   <port name="tx_out0" direction="output" role="tx_out0" width="1" />
   <port name="tx_out1" direction="output" role="tx_out1" width="1" />
   <port name="tx_out2" direction="output" role="tx_out2" width="1" />
   <port name="tx_out3" direction="output" role="tx_out3" width="1" />
   <port name="tx_out4" direction="output" role="tx_out4" width="1" />
   <port name="tx_out5" direction="output" role="tx_out5" width="1" />
   <port name="tx_out6" direction="output" role="tx_out6" width="1" />
   <port name="tx_out7" direction="output" role="tx_out7" width="1" />
  </interface>
  <interface name="txs" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="1099511627776" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="coreclkout_hip" />
   <property name="associatedReset" value="app_nreset_status" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="16" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="1" />
   <property name="writeWaitTime" value="1" />
   <port name="txs_address_i" direction="input" role="address" width="40" />
   <port name="txs_chipselect_i" direction="input" role="chipselect" width="1" />
   <port name="txs_byteenable_i" direction="input" role="byteenable" width="4" />
   <port name="txs_readdata_o" direction="output" role="readdata" width="32" />
   <port name="txs_writedata_i" direction="input" role="writedata" width="32" />
   <port name="txs_read_i" direction="input" role="read" width="1" />
   <port name="txs_write_i" direction="input" role="write" width="1" />
   <port
       name="txs_readdatavalid_o"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="txs_waitrequest_o"
       direction="output"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="rxm_bar2" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="2" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="coreclkout_hip" />
   <property name="associatedReset" value="app_nreset_status" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="64" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="rxm_bar2_address_o"
       direction="output"
       role="address"
       width="64" />
   <port
       name="rxm_bar2_byteenable_o"
       direction="output"
       role="byteenable"
       width="4" />
   <port
       name="rxm_bar2_readdata_i"
       direction="input"
       role="readdata"
       width="32" />
   <port
       name="rxm_bar2_writedata_o"
       direction="output"
       role="writedata"
       width="32" />
   <port name="rxm_bar2_read_o" direction="output" role="read" width="1" />
   <port name="rxm_bar2_write_o" direction="output" role="write" width="1" />
   <port
       name="rxm_bar2_readdatavalid_i"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="rxm_bar2_waitrequest_i"
       direction="input"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="dma_rd_master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="coreclkout_hip" />
   <property name="associatedReset" value="app_nreset_status" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="64" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="rd_dma_address_o" direction="output" role="address" width="64" />
   <port name="rd_dma_write_o" direction="output" role="write" width="1" />
   <port
       name="rd_dma_write_data_o"
       direction="output"
       role="writedata"
       width="256" />
   <port
       name="rd_dma_wait_request_i"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="rd_dma_burst_count_o"
       direction="output"
       role="burstcount"
       width="5" />
   <port
       name="rd_dma_byte_enable_o"
       direction="output"
       role="byteenable"
       width="32" />
  </interface>
  <interface name="dma_wr_master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="coreclkout_hip" />
   <property name="associatedReset" value="app_nreset_status" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="64" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="wr_dma_address_o" direction="output" role="address" width="64" />
   <port name="wr_dma_read_o" direction="output" role="read" width="1" />
   <port
       name="wr_dma_read_data_i"
       direction="input"
       role="readdata"
       width="256" />
   <port
       name="wr_dma_wait_request_i"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="wr_dma_burst_count_o"
       direction="output"
       role="burstcount"
       width="5" />
   <port
       name="wr_dma_read_data_valid_i"
       direction="input"
       role="readdatavalid"
       width="1" />
  </interface>
  <interface name="rd_dts_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="8192" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="coreclkout_hip" />
   <property name="associatedReset" value="app_nreset_status" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="rd_dts_chip_select_i"
       direction="input"
       role="chipselect"
       width="1" />
   <port name="rd_dts_write_i" direction="input" role="write" width="1" />
   <port
       name="rd_dts_burst_count_i"
       direction="input"
       role="burstcount"
       width="5" />
   <port name="rd_dts_address_i" direction="input" role="address" width="8" />
   <port
       name="rd_dts_write_data_i"
       direction="input"
       role="writedata"
       width="256" />
   <port
       name="rd_dts_wait_request_o"
       direction="output"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="wr_dts_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="8192" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="coreclkout_hip" />
   <property name="associatedReset" value="app_nreset_status" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="wr_dts_chip_select_i"
       direction="input"
       role="chipselect"
       width="1" />
   <port name="wr_dts_write_i" direction="input" role="write" width="1" />
   <port
       name="wr_dts_burst_count_i"
       direction="input"
       role="burstcount"
       width="5" />
   <port name="wr_dts_address_i" direction="input" role="address" width="8" />
   <port
       name="wr_dts_write_data_i"
       direction="input"
       role="writedata"
       width="256" />
   <port
       name="wr_dts_wait_request_o"
       direction="output"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="rd_dcm_master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="coreclkout_hip" />
   <property name="associatedReset" value="app_nreset_status" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="64" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="rd_dcm_address_o" direction="output" role="address" width="64" />
   <port name="rd_dcm_write_o" direction="output" role="write" width="1" />
   <port
       name="rd_dcm_writedata_o"
       direction="output"
       role="writedata"
       width="32" />
   <port name="rd_dcm_read_o" direction="output" role="read" width="1" />
   <port
       name="rd_dcm_byte_enable_o"
       direction="output"
       role="byteenable"
       width="4" />
   <port
       name="rd_dcm_wait_request_i"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="rd_dcm_read_data_i"
       direction="input"
       role="readdata"
       width="32" />
   <port
       name="rd_dcm_read_data_valid_i"
       direction="input"
       role="readdatavalid"
       width="1" />
  </interface>
  <interface name="wr_dcm_master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="coreclkout_hip" />
   <property name="associatedReset" value="app_nreset_status" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="64" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="wr_dcm_address_o" direction="output" role="address" width="64" />
   <port name="wr_dcm_write_o" direction="output" role="write" width="1" />
   <port
       name="wr_dcm_writedata_o"
       direction="output"
       role="writedata"
       width="32" />
   <port name="wr_dcm_read_o" direction="output" role="read" width="1" />
   <port
       name="wr_dcm_byte_enable_o"
       direction="output"
       role="byteenable"
       width="4" />
   <port
       name="wr_dcm_wait_request_i"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="wr_dcm_read_data_i"
       direction="input"
       role="readdata"
       width="32" />
   <port
       name="wr_dcm_read_data_valid_i"
       direction="input"
       role="readdatavalid"
       width="1" />
  </interface>
 </perimeter>
 <entity kind="top_DUT" version="1.0" name="top_DUT">
  <parameter name="AUTO_RD_DCM_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_RXM_BAR2_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_DMA_RD_MASTER_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DMA_RD_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_RD_DCM_MASTER_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="AUTO_RXM_BAR2_ADDRESS_MAP" value="" />
  <parameter name="AUTO_REFCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DMA_WR_MASTER_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_WR_DCM_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="AUTO_DMA_WR_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_REFCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_WR_DCM_MASTER_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_REFCLK_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/synth/top_DUT.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/synth/top_DUT.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/altera_pcie/altera_pcie_a10_hip/altera_pcie_a10_hip_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="top_DUT">"Generating: top_DUT"</message>
   <message level="Info" culprit="top_DUT">"Generating: top_DUT_altera_pcie_a10_hip_191_5igssfy"</message>
   <message level="Info" culprit="phy_g3x8">"Generating: phy_g3x8"</message>
   <message level="Info" culprit="fpll_g3">"Generating: fpll_g3"</message>
   <message level="Info" culprit="lcpll_g3xn">"Generating: lcpll_g3xn"</message>
   <message level="Info" culprit="top_DUT">"Generating: phy_g3x8"</message>
   <message level="Info" culprit="top_DUT">"Generating: top_DUT_altera_xcvr_native_a10_191_o3savxa"</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="phy_g3x8">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="phy_g3x8">Validating reconfiguration profile 0</message>
   <message level="Info" culprit="phy_g3x8">When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.</message>
   <message level="Info" culprit="phy_g3x8"><![CDATA[<html><font color="blue">Note - </font>When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure]]></message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Info" culprit="phy_g3x8">Current IP configuration matches reconfiguration profile 0</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Info" culprit="phy_g3x8">For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.</message>
   <message level="Warning" culprit="phy_g3x8">The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.</message>
   <message level="Info" culprit="phy_g3x8">Building configuration data for reconfiguration profile 1</message>
   <message level="Info" culprit="phy_g3x8">Validating reconfiguration profile 1</message>
   <message level="Info" culprit="phy_g3x8"><![CDATA[<html><font color="blue">Note - </font>When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure]]></message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Info" culprit="phy_g3x8">Current IP configuration matches reconfiguration profile 1</message>
   <message level="Info" culprit="phy_g3x8">For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.</message>
   <message level="Info" culprit="top_DUT">"Generating: fpll_g3"</message>
   <message level="Info" culprit="top_DUT">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="top_DUT">"Generating: lcpll_g3xn"</message>
   <message level="Info" culprit="top_DUT">"Generating: top_DUT_altera_xcvr_atx_pll_a10_191_5xrbkaa"</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
  </messages>
 </entity>
 <entity
   kind="altera_pcie_a10_hip"
   version="19.1"
   name="top_DUT_altera_pcie_a10_hip_191_5igssfy">
  <parameter name="pf2_bar2_size_hwtcl" value="12" />
  <parameter name="pf7_bar3_present_hwtcl" value="0" />
  <parameter name="slave_address_map_4_hwtcl" value="0" />
  <parameter name="rx_runt_patch_dis" value="enable" />
  <parameter name="national_inst_thru_enhance" value="false" />
  <parameter name="pf0_bar1_present_hwtcl" value="0" />
  <parameter name="sim_mode" value="disable" />
  <parameter name="pf6_interrupt_pin_hwtcl" value="inta" />
  <parameter name="pf1_bar4_present_hwtcl" value="0" />
  <parameter name="subsystem_device_id_hwtcl" value="0" />
  <parameter name="subsystem_vendor_id_hwtcl" value="0" />
  <parameter name="pf0_vf_bar3_present_hwtcl" value="0" />
  <parameter name="pf3_virtio_devspecific_bar_offset_hwtcl" value="0" />
  <parameter name="rstctrl_timer_d_type" value="d_timer_fref_cycles" />
  <parameter name="no_command_completed" value="false" />
  <parameter name="enable_lmi_hwtcl" value="0" />
  <parameter name="vc1_clk_enable" value="false" />
  <parameter name="pf5_virtio_isrstatus_bar_indicator_hwtcl" value="0" />
  <parameter name="pf7_vendor_id_hwtcl" value="0" />
  <parameter name="pf5_bar2_size_hwtcl" value="12" />
  <parameter name="bar3_type" value="bar3_disable" />
  <parameter name="test_cseb_switch_hwtcl" value="0" />
  <parameter name="gen3_coeff_23_reqber" value="0" />
  <parameter name="pf1_vf_device_id_hwtcl" value="0" />
  <parameter name="pf4_vendor_id_hwtcl" value="0" />
  <parameter name="pf1_device_id_hwtcl" value="0" />
  <parameter name="pf7_intr_line_hwtcl" value="0" />
  <parameter name="rx_sop_ctrl" value="rx_sop_boundary_256" />
  <parameter name="apps_type_hwtcl" value="0" />
  <parameter name="cb_pcie_rx_lite_hwtcl" value="0" />
  <parameter name="pf3_virtio_cmn_config_structure_length_hwtcl" value="0" />
  <parameter name="ast_trs_txstatus_width_hwtcl" value="256" />
  <parameter name="pf0_vf_msix_pba_offset_hwtcl" value="0" />
  <parameter name="pf1_virtio_capability_present_hwtcl" value="0" />
  <parameter name="pf2_vf_bar2_type_hwtcl" value="1" />
  <parameter name="pf3_exprom_bar_size_hwtcl" value="12" />
  <parameter name="pf4_class_code_hwtcl" value="0" />
  <parameter name="pf1_vf_msix_pba_bir_hwtcl" value="0" />
  <parameter name="ast_trs_txdata_width_hwtcl" value="256" />
  <parameter name="vendor_id" value="4466" />
  <parameter name="pf3_vf_tph_st_table_location_hwtcl" value="0" />
  <parameter name="diffclock_nfts_count" value="128" />
  <parameter name="gen3_coeff_6_sel" value="preset_6" />
  <parameter name="enable_skp_det" value="0" />
  <parameter name="pf3vf_virtio_devspecific_structure_length_hwtcl" value="0" />
  <parameter name="pf7_device_id_hwtcl" value="0" />
  <parameter name="rstctrl_pll_cal_done_select" value="ch34_sel_pll_cal_done" />
  <parameter name="pf2vf_virtio_notify_off_multiplier_hwtcl" value="0" />
  <parameter name="pf4_device_id_hwtcl" value="0" />
  <parameter name="gen3_coeff_12_reqber" value="0" />
  <parameter name="enable_rxm_burst_hwtcl" value="0" />
  <parameter name="pf0_vf_tph_st_table_size_hwtcl" value="63" />
  <parameter name="pf1vf_virtio_device_specific_cap_present_hwtcl" value="0" />
  <parameter name="vc_arbitration" value="single_vc_arb" />
  <parameter name="hip_pcs_sig_chnl_en" value="enable_hip_pcs_sig_x8" />
  <parameter name="txdl_fair_arbiter_en" value="enable" />
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter name="pf5_exprom_bar_present_hwtcl" value="0" />
  <parameter name="pf1_virtio_devspecific_bar_offset_hwtcl" value="0" />
  <parameter name="pf5_msix_table_size_hwtcl" value="0" />
  <parameter name="gen3_coeff_10_ber_meas" value="0" />
  <parameter name="l1_exit_latency_sameclock" value="0" />
  <parameter name="device_embedded_ep_support_hwtcl" value="0" />
  <parameter name="pf4_virtio_notification_structure_length_hwtcl" value="0" />
  <parameter name="pf3_vf_bar2_size_hwtcl" value="12" />
  <parameter name="pf0_subclass_code_hwtcl" value="0" />
  <parameter name="retry_ecc_corr_mask_dis" value="enable" />
  <parameter name="set_csr_soft_logic_enable_hwtcl" value="0" />
  <parameter name="pf1_vf_bar5_present_hwtcl" value="0" />
  <parameter name="pf1_vendor_id_hwtcl" value="0" />
  <parameter name="pf2vf_virtio_devspecific_structure_length_hwtcl" value="0" />
  <parameter name="pf1_vf_bar5_prefetchable_hwtcl" value="1" />
  <parameter name="pf1_msi_multi_message_capable_hwtcl" value="4" />
  <parameter name="pf0_bar0_present_hwtcl" value="1" />
  <parameter name="pf2_vf_bar4_prefetchable_hwtcl" value="1" />
  <parameter name="maximum_payload_size_hwtcl" value="256" />
  <parameter name="pf1_msix_pba_offset_hwtcl" value="0" />
  <parameter name="pf6_bar0_present_hwtcl" value="0" />
  <parameter name="pf7_bar1_prefetchable_hwtcl" value="1" />
  <parameter name="pf2_virtio_devspecific_bar_offset_hwtcl" value="0" />
  <parameter name="use_dynamic_design_example_hwtcl" value="0" />
  <parameter name="pf5_msix_table_offset_hwtcl" value="0" />
  <parameter name="pf1vf_virtio_devspecific_structure_length_hwtcl" value="0" />
  <parameter name="pcie_spec_version_hwtcl" value="3.0" />
  <parameter name="pf2_bar4_prefetchable_hwtcl" value="1" />
  <parameter name="multiple_packets_per_cycle_hwtcl" value="0" />
  <parameter name="pf1vf_virtio_devspecific_bar_offset_hwtcl" value="0" />
  <parameter name="bfm_drive_interface_pipe_hwtcl" value="0" />
  <parameter name="pf1vf_virtio_notification_bar_indicator_hwtcl" value="0" />
  <parameter name="pf0_vf_bar0_prefetchable_hwtcl" value="1" />
  <parameter name="pf2_vf_tph_st_table_location_hwtcl" value="0" />
  <parameter name="tx_cdc_almost_full" value="11" />
  <parameter name="pf3_bar5_prefetchable_hwtcl" value="1" />
  <parameter name="pf5_bar0_prefetchable_hwtcl" value="1" />
  <parameter name="io_window_addr_width" value="none" />
  <parameter name="lmi_width_hwtcl" value="8" />
  <parameter name="enable_devkit_conduit_hwtcl" value="0" />
  <parameter name="gen3_coeff_7_sel" value="preset_7" />
  <parameter name="pf6_bar4_type_hwtcl" value="1" />
  <parameter name="pf2_vf_msix_tbl_bir_hwtcl" value="0" />
  <parameter name="pf0_bar3_prefetchable_hwtcl" value="1" />
  <parameter name="pf6_virtio_devspecific_bar_offset_hwtcl" value="0" />
  <parameter name="pf6_bar1_present_hwtcl" value="0" />
  <parameter name="pf0vf_virtio_devspecific_structure_length_hwtcl" value="0" />
  <parameter name="ei_delay_powerdown_count" value="10" />
  <parameter name="pf3_bar4_type_hwtcl" value="1" />
  <parameter name="pf6_virtio_cmn_config_bar_offset_hwtcl" value="0" />
  <parameter name="hip_clock_dis" value="enable_hip_clk" />
  <parameter name="rx_buffer_credit_alloc_display" value="Header:195 Data:773" />
  <parameter name="pf7_bar3_size_hwtcl" value="12" />
  <parameter name="pf4_virtio_notification_bar_indicator_hwtcl" value="0" />
  <parameter name="pf7_vf_device_id_hwtcl" value="0" />
  <parameter name="core_clk_out_sel" value="core_clk_out_div_1" />
  <parameter name="cg_a2p_addr_map_pass_thru_bits_hwtcl" value="20" />
  <parameter name="pf7_bar2_present_hwtcl" value="0" />
  <parameter name="serial_sim_hwtcl" value="1" />
  <parameter name="pf4_msix_table_offset_hwtcl" value="0" />
  <parameter name="pf1vf_virtio_pciconfig_access_structure_length_hwtcl" value="0" />
  <parameter name="pf0_vf_bar0_type_hwtcl" value="1" />
  <parameter name="gen3_coeff_1" value="8" />
  <parameter name="rx_use_prst_ep" value="true" />
  <parameter name="dma_be_width_hwtcl" value="32" />
  <parameter name="pf0_bar2_present_hwtcl" value="0" />
  <parameter name="pf0_vf_bar4_size_hwtcl" value="12" />
  <parameter name="gen3_coeff_10_sel" value="preset_10" />
  <parameter name="gen3_coeff_8" value="0" />
  <parameter name="rstctrl_force_inactive_rst" value="false" />
  <parameter name="pf1_bar3_present_hwtcl" value="0" />
  <parameter name="gen3_coeff_9" value="0" />
  <parameter name="gen3_coeff_6" value="0" />
  <parameter name="gen3_coeff_7" value="0" />
  <parameter name="gen3_coeff_1_hwtcl" value="8" />
  <parameter name="gen3_coeff_4" value="8" />
  <parameter name="class_code_hwtcl" value="16711680" />
  <parameter name="gen3_coeff_5" value="0" />
  <parameter name="gen3_coeff_2" value="8" />
  <parameter name="pf3vf_virtio_notification_bar_offset_hwtcl" value="0" />
  <parameter name="device_number" value="0" />
  <parameter name="gen3_coeff_15_ber_meas" value="0" />
  <parameter name="gen3_coeff_3" value="8" />
  <parameter name="pf2_virtio_notification_bar_offset_hwtcl" value="0" />
  <parameter name="vc0_rx_buffer_memory_settings" value="12885005388" />
  <parameter name="pf1_subclass_code_hwtcl" value="0" />
  <parameter name="pf4_bar3_size_hwtcl" value="12" />
  <parameter name="app_msi_data_pf_hwtcl" value="16" />
  <parameter name="gen3_coeff_5_reqber" value="0" />
  <parameter name="bar0_type_hwtcl" value="64-bit prefetchable memory" />
  <parameter name="pf3vf_virtio_isrstatus_structure_length_hwtcl" value="0" />
  <parameter name="pf1_bar3_size_hwtcl" value="12" />
  <parameter name="pf1_vf_bar4_present_hwtcl" value="0" />
  <parameter name="bypass_cdc" value="false" />
  <parameter name="set_prbs_soft_logic_enable_hwtcl" value="0" />
  <parameter name="bar1_address_width_mux_hwtcl" value="0" />
  <parameter name="cdc_clk_relation" value="plesiochronous" />
  <parameter name="pf4_virtio_devspecific_bar_offset_hwtcl" value="0" />
  <parameter name="pf7_bar5_present_hwtcl" value="0" />
  <parameter name="pf3_bar0_type_hwtcl" value="1" />
  <parameter name="rstctrl_perst_enable" value="level" />
  <parameter name="pf7_virtio_cmn_config_bar_indicator_hwtcl" value="0" />
  <parameter name="burst_count_integer_hwtcl" value="5" />
  <parameter name="pf0_bar4_size_hwtcl" value="12" />
  <parameter name="pf3_bar4_size_hwtcl" value="12" />
  <parameter name="pf6_bar4_size_hwtcl" value="12" />
  <parameter name="g3_up_rx_hint_eqlz_6" value="0" />
  <parameter name="pf6_bar0_type_hwtcl" value="1" />
  <parameter name="g3_up_rx_hint_eqlz_5" value="0" />
  <parameter name="pf1_vf_tph_st_table_location_hwtcl" value="0" />
  <parameter name="pf0_bar2_prefetchable_hwtcl" value="1" />
  <parameter name="g3_up_rx_hint_eqlz_7" value="0" />
  <parameter name="pf0_bar0_type_hwtcl" value="1" />
  <parameter name="pf4_intr_line_hwtcl" value="0" />
  <parameter name="pf1_intr_line_hwtcl" value="0" />
  <parameter name="pf4_msix_table_size_hwtcl" value="0" />
  <parameter name="pf2_vf_msix_tbl_offset_hwtcl" value="0" />
  <parameter name="max_link_width" value="x8_link_width" />
  <parameter name="avmm_power_iso_en_csr_ctrl" value="disable" />
  <parameter name="pf1_bar5_present_hwtcl" value="0" />
  <parameter name="role_based_error_reporting" value="true" />
  <parameter name="pf2_bar5_present_hwtcl" value="0" />
  <parameter name="gen3_coeff_1_nxtber_less" value="1" />
  <parameter name="pf7_bar4_present_hwtcl" value="0" />
  <parameter name="gen3_coeff_3_nxtber_less" value="4" />
  <parameter name="cdc_dummy_insert_limit" value="11" />
  <parameter name="vc_enable" value="single_vc" />
  <parameter name="pf0vf_virtio_capability_present_hwtcl" value="0" />
  <parameter name="bar3_type_integer_hwtcl" value="0" />
  <parameter name="prefetchable_mem_window_addr_width_hwtcl" value="0" />
  <parameter name="pf2_tph_st_table_location_hwtcl" value="0" />
  <parameter name="gen3_coeff_5_nxtber_less" value="0" />
  <parameter name="gen3_coeff_9_nxtber_less" value="0" />
  <parameter name="bar2_type_integer_hwtcl" value="1" />
  <parameter name="gen3_coeff_9_ber_meas" value="0" />
  <parameter name="gen3_coeff_7_nxtber_less" value="0" />
  <parameter name="pf5_msi_multi_message_capable_hwtcl" value="4" />
  <parameter name="bar4_type" value="bar4_disable" />
  <parameter name="gen3_coeff_16_nxtber_more" value="0" />
  <parameter name="pf2_vf_subsystem_device_id_hwtcl" value="0" />
  <parameter name="pf0_vf_msix_pba_bir_hwtcl" value="0" />
  <parameter name="pf2vf_virtio_notification_bar_indicator_hwtcl" value="0" />
  <parameter name="ast_trs_num_desc_hwtcl" value="16" />
  <parameter name="gen3_coeff_15_nxtber_more" value="0" />
  <parameter name="gen2_diffclock_nfts_count" value="255" />
  <parameter name="r2c_mask_easy" value="false" />
  <parameter name="pf7_msix_pba_bir_hwtcl" value="0" />
  <parameter name="msix_pba_bir" value="0" />
  <parameter name="pf2_bar5_size_hwtcl" value="12" />
  <parameter name="g3_ltssm_rec_dbg" value="true" />
  <parameter name="pf4_exprom_bar_present_hwtcl" value="0" />
  <parameter name="rstctrl_rx_pll_lock_select" value="ch01234567_sel_rx_pll_lock" />
  <parameter name="rstctrl_altpe3_crst_n_inv" value="false" />
  <parameter name="l01_entry_latency" value="31" />
  <parameter name="flow_control_update_count" value="30" />
  <parameter name="g3_lnk_trn_rx_ts" value="false" />
  <parameter name="gen3_coeff_12_nxtber_more" value="0" />
  <parameter name="electromech_interlock" value="false" />
  <parameter name="gen3_paritychk" value="enable" />
  <parameter name="rstctrl_timer_e_type" value="e_timer_fref_cycles" />
  <parameter name="gen3_coeff_11_nxtber_more" value="0" />
  <parameter name="pf1_vf_bar3_present_hwtcl" value="0" />
  <parameter name="core_clk_freq_mhz" value="core_clk_250mhz" />
  <parameter name="gen3_coeff_8_sel" value="preset_8" />
  <parameter name="pf2_vf_msix_pba_bir_hwtcl" value="0" />
  <parameter name="pf6_bar2_present_hwtcl" value="0" />
  <parameter name="cseb_route_to_avl_rx_st_hwtcl" value="0" />
  <parameter name="rx_ptr0_posted_dpram_min" value="0" />
  <parameter name="gen3_coeff_11_sel" value="preset_11" />
  <parameter name="gen3_coeff_2_nxtber_more" value="2" />
  <parameter name="msix_table_bir_hwtcl" value="0" />
  <parameter name="pf1_vf_msix_pba_offset_hwtcl" value="0" />
  <parameter name="gen3_coeff_3_nxtber_more" value="4" />
  <parameter name="pf0_bar3_present_hwtcl" value="0" />
  <parameter name="pf3_msix_table_bir_hwtcl" value="0" />
  <parameter name="gen3_coeff_6_nxtber_more" value="0" />
  <parameter name="cseb_cpl_tag_checking" value="enable" />
  <parameter name="cseb_extend_pcie" value="false" />
  <parameter name="gen3_coeff_7_nxtber_more" value="0" />
  <parameter name="bar1_address_width_avmm_hwtcl" value="0" />
  <parameter name="pf0_vf_tph_int_mode_support_hwtcl" value="0" />
  <parameter name="user_id" value="0" />
  <parameter name="rstctrl_timer_c_type" value="c_timer_fref_cycles" />
  <parameter name="pf5_virtio_devspecific_structure_length_hwtcl" value="0" />
  <parameter name="use_rx_st_be_hwtcl" value="0" />
  <parameter name="slot_power_limit_hwtcl" value="0" />
  <parameter name="pf3_virtio_notification_structure_length_hwtcl" value="0" />
  <parameter name="bypass_tl" value="false" />
  <parameter name="pm_latency_patch_dis" value="enable" />
  <parameter name="pf3_bar4_prefetchable_hwtcl" value="1" />
  <parameter name="pf1_revision_id_hwtcl" value="0" />
  <parameter name="pf6_msix_table_offset_hwtcl" value="0" />
  <parameter name="dll_active_report_support_hwtcl" value="0" />
  <parameter name="rstctrl_hip_ep" value="hip_ep" />
  <parameter name="pf2_vf_device_id_hwtcl" value="0" />
  <parameter name="rx_ast_parity" value="disable" />
  <parameter name="enable_example_design_tb_hwtcl" value="0" />
  <parameter name="rstctrl_tx_pma_rstb_inv" value="false" />
  <parameter name="pf2_subsystem_vendor_id_hwtcl" value="0" />
  <parameter name="gen3_coeff_17_reqber" value="0" />
  <parameter name="pf0_vf_bar0_present_hwtcl" value="0" />
  <parameter name="pf0_vf_device_id_hwtcl" value="0" />
  <parameter name="pf2_vf_bar3_size_hwtcl" value="12" />
  <parameter name="revision_id" value="1" />
  <parameter name="pf4_virtio_notification_bar_offset_hwtcl" value="0" />
  <parameter name="bfm_drive_interface_npor_hwtcl" value="0" />
  <parameter name="pf0_bar4_type_hwtcl" value="1" />
  <parameter name="pf1vf_virtio_capability_present_hwtcl" value="0" />
  <parameter name="pf2_vf_bar3_prefetchable_hwtcl" value="1" />
  <parameter name="pf1_msix_pba_bir_hwtcl" value="0" />
  <parameter name="pf0_vf_bar0_size_hwtcl" value="12" />
  <parameter name="pf4_bar0_size_hwtcl" value="12" />
  <parameter name="pf7_bar0_size_hwtcl" value="12" />
  <parameter name="pf6_virtio_isrstatus_structure_length_hwtcl" value="0" />
  <parameter name="pf1_bar0_size_hwtcl" value="12" />
  <parameter name="pf5_bar5_size_hwtcl" value="12" />
  <parameter name="g3_dis_be_frm_err" value="false" />
  <parameter name="pf0_vf_msix_tbl_bir_hwtcl" value="0" />
  <parameter name="ast_width_rx" value="rx_256" />
  <parameter name="pf0vf_virtio_pciconfig_access_bar_offset_hwtcl" value="0" />
  <parameter name="pf0_vf_bar1_present_hwtcl" value="0" />
  <parameter name="gen3_coeff_19_nxtber_more" value="0" />
  <parameter name="rstctrl_rx_pma_rstb_select" value="ch01234567_out_rx_pma_rstb" />
  <parameter name="data_byte_width_integer_rxm_txs_hwtcl" value="4" />
  <parameter name="rx_cred_ctl_param" value="disable" />
  <parameter name="pf3vf_virtio_pciconfig_access_structure_length_hwtcl" value="0" />
  <parameter name="rstctrl_rx_pma_rstb_inv" value="false" />
  <parameter name="pf1_vf_msix_tbl_bir_hwtcl" value="0" />
  <parameter name="g3_bypass_equlz" value="false" />
  <parameter name="atomic_malformed" value="false" />
  <parameter name="rstctrl_pld_clr" value="true" />
  <parameter name="gen3_coeff_9_sel" value="preset_9" />
  <parameter name="pf1_virtio_devspecific_bar_indicator_hwtcl" value="0" />
  <parameter name="pf2_virtio_cmn_config_bar_indicator_hwtcl" value="0" />
  <parameter name="vc0_rx_flow_ctrl_compl_header" value="0" />
  <parameter name="pf0_vf_bar2_present_hwtcl" value="0" />
  <parameter name="pf5_virtio_devspecific_bar_indicator_hwtcl" value="0" />
  <parameter name="dma_brst_cnt_w_hwtcl" value="5" />
  <parameter name="speed_change_hwtcl" value="0" />
  <parameter name="pf1_virtio_pciconfig_access_structure_length_hwtcl" value="0" />
  <parameter name="bar2_address_width_mux_hwtcl" value="29" />
  <parameter name="flr_capability_hwtcl" value="0" />
  <parameter name="pf0_vf_bar4_present_hwtcl" value="0" />
  <parameter name="ast_trs_txdesc_width_hwtcl" value="256" />
  <parameter name="pf2_virtio_device_specific_cap_present_hwtcl" value="0" />
  <parameter name="gen3_coeff_7_ber_meas" value="0" />
  <parameter name="aspm_patch_disable" value="enable_both" />
  <parameter name="enable_adapter_half_rate_mode" value="false" />
  <parameter name="gen3_coeff_1_ber_meas" value="4" />
  <parameter name="pf1_bar3_prefetchable_hwtcl" value="1" />
  <parameter name="select_design_example_hwtcl" value="DMA" />
  <parameter name="pf3_msix_table_size_hwtcl" value="0" />
  <parameter name="endpoint_l0_latency_hwtcl" value="0" />
  <parameter name="pf7_virtio_isrstatus_bar_indicator_hwtcl" value="0" />
  <parameter name="ast_width_tx" value="tx_256" />
  <parameter name="en_lane_errchk" value="false" />
  <parameter name="pf7_virtio_devspecific_bar_offset_hwtcl" value="0" />
  <parameter name="pf3_vf_bar3_prefetchable_hwtcl" value="1" />
  <parameter name="gen3_force_local_coeff" value="false" />
  <parameter name="cseb_cpl_status_during_cvp" value="config_retry_status" />
  <parameter name="pf7_msix_table_bir_hwtcl" value="0" />
  <parameter name="pf6_bar0_prefetchable_hwtcl" value="1" />
  <parameter name="rx_use_prst" value="true" />
  <parameter name="pf4_virtio_devspecific_structure_length_hwtcl" value="0" />
  <parameter name="pf3_vf_bar5_size_hwtcl" value="12" />
  <parameter name="intel_id_access" value="false" />
  <parameter name="hip_ac_pwr_uw_per_mhz" value="828" />
  <parameter name="pf0_vf_bar5_present_hwtcl" value="0" />
  <parameter name="completion_timeout" value="none_compl_timeout" />
  <parameter name="cvp_rate_sel" value="full_rate" />
  <parameter name="bar0_address_width_avmm_hwtcl" value="0" />
  <parameter name="pf5_virtio_capability_present_hwtcl" value="0" />
  <parameter name="pf7_virtio_isrstatus_structure_length_hwtcl" value="0" />
  <parameter name="endpoint_l1_latency_hwtcl" value="0" />
  <parameter name="pf4_virtio_devspecific_bar_indicator_hwtcl" value="0" />
  <parameter name="pf0_msix_pba_offset_hwtcl" value="0" />
  <parameter name="pf3_virtio_cmn_config_bar_indicator_hwtcl" value="0" />
  <parameter name="pf0vf_virtio_notify_off_multiplier_hwtcl" value="0" />
  <parameter name="gen3_coeff_18_reqber" value="0" />
  <parameter name="pf4_virtio_cmn_config_bar_offset_hwtcl" value="0" />
  <parameter name="pf0_virtio_devspecific_bar_indicator_hwtcl" value="0" />
  <parameter name="pf2vf_virtio_notification_structure_length_hwtcl" value="0" />
  <parameter name="gen3_coeff_12_sel" value="preset_12" />
  <parameter name="pf3_msix_table_offset_hwtcl" value="0" />
  <parameter name="pf4_bar5_prefetchable_hwtcl" value="1" />
  <parameter name="gen3_coeff_22_ber_meas" value="0" />
  <parameter name="gen3_coeff_22_nxtber_more" value="0" />
  <parameter name="pf4_virtio_isrstatus_bar_offset_hwtcl" value="0" />
  <parameter name="pf1_bar2_type_hwtcl" value="1" />
  <parameter name="pf1_vf_msix_tbl_offset_hwtcl" value="0" />
  <parameter name="pf3_virtio_isrstatus_bar_indicator_hwtcl" value="0" />
  <parameter name="pf7_bar2_type_hwtcl" value="1" />
  <parameter name="r2c_mask_enable" value="false" />
  <parameter name="gen3_coeff_4_nxtber_less" value="4" />
  <parameter name="dft_clock_obsrv_sel" value="dft_pclk" />
  <parameter name="pf4_bar2_type_hwtcl" value="1" />
  <parameter name="gen3_coeff_4_ber_meas" value="4" />
  <parameter name="pcie_spec_version" value="v3" />
  <parameter name="slot_power_scale" value="0" />
  <parameter name="rstctrl_tx_lcff_pll_rstb_select" value="ch34_out_lcff_pll_rstb" />
  <parameter name="pf0vf_virtio_isrstatus_bar_indicator_hwtcl" value="0" />
  <parameter name="gen3_coeff_8_nxtber_less" value="0" />
  <parameter name="rxdl_bad_tlp_patch_dis" value="rxdlbug2_enable_both" />
  <parameter name="enable_custom_features_hwtcl" value="0" />
  <parameter name="pf0_virtio_pciconfig_access_structure_length_hwtcl" value="0" />
  <parameter name="data_byte_width_integer_txs_hwtcl" value="4" />
  <parameter name="pf4_virtio_pciconfig_access_bar_offset_hwtcl" value="0" />
  <parameter name="pf5_virtio_notification_structure_length_hwtcl" value="0" />
  <parameter name="part_trait_device" value="10AX115S2F45I1SG" />
  <parameter name="pf3vf_virtio_isrstatus_bar_indicator_hwtcl" value="0" />
  <parameter name="pf2_vf_count_user_hwtcl" value="0" />
  <parameter name="force_tag_checking_on_hwtcl" value="0" />
  <parameter name="dll_active_report_support" value="false" />
  <parameter name="cseb_config_bypass_gui_hwtcl" value="0" />
  <parameter name="pf5_virtio_notification_bar_indicator_hwtcl" value="0" />
  <parameter name="pf7_virtio_pciconfig_access_structure_length_hwtcl" value="0" />
  <parameter name="pf3_bar0_size_hwtcl" value="12" />
  <parameter name="simple_ro_fifo_control_en" value="disable" />
  <parameter name="pf4_bar0_type_hwtcl" value="1" />
  <parameter name="pf4_bar4_size_hwtcl" value="12" />
  <parameter name="atomic_op_completer_32bit" value="false" />
  <parameter name="pf1_vf_subsystem_device_id_hwtcl" value="0" />
  <parameter name="pf1_vf_bar0_prefetchable_hwtcl" value="1" />
  <parameter name="pf3_vf_bar3_size_hwtcl" value="12" />
  <parameter name="gen3_coeff_20_ber_meas" value="0" />
  <parameter name="device_id" value="57347" />
  <parameter name="bar5_address_width_avmm_hwtcl" value="0" />
  <parameter name="rstctrl_timer_f_type" value="f_timer_fref_cycles" />
  <parameter name="enable_example_design_qii_hwtcl" value="0" />
  <parameter name="pf5_virtio_pciconfig_access_structure_length_hwtcl" value="0" />
  <parameter name="retry_buffer_memory_settings" value="12885005388" />
  <parameter name="eco_fb332688_dis_hwtcl" value="0" />
  <parameter name="pf1_vf_bar0_type_hwtcl" value="1" />
  <parameter name="pf1_virtio_device_specific_cap_present_hwtcl" value="0" />
  <parameter name="ko_compl_data" value="773" />
  <parameter name="pf4_virtio_cmn_config_structure_length_hwtcl" value="0" />
  <parameter name="pf1_bar5_prefetchable_hwtcl" value="1" />
  <parameter name="pf1_vf_bar4_size_hwtcl" value="12" />
  <parameter name="cb_pcie_mode_hwtcl" value="0" />
  <parameter name="pf2_bar4_type_hwtcl" value="1" />
  <parameter name="rx_cdc_almost_empty" value="3" />
  <parameter name="enable_slot_register_hwtcl" value="0" />
  <parameter name="avmm_addr_width_hwtcl" value="64" />
  <parameter name="pf3_virtio_devspecific_structure_length_hwtcl" value="0" />
  <parameter name="user_txs_addr_width_hwtcl" value="40" />
  <parameter name="pf3_vf_bar5_present_hwtcl" value="0" />
  <parameter name="pf3_vf_bar4_prefetchable_hwtcl" value="1" />
  <parameter name="pf2_virtio_capability_present_hwtcl" value="0" />
  <parameter name="pf1_vf_msix_tbl_size_hwtcl" value="0" />
  <parameter name="gen3_coeff_3_sel" value="preset_3" />
  <parameter name="port_type" value="native_ep" />
  <parameter name="rx_ptr0_nonposted_dpram_max" value="2047" />
  <parameter name="pf5_bar1_present_hwtcl" value="0" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="design_environment_hwtcl" value="QSYS" />
  <parameter name="bar0_size_mask" value="0" />
  <parameter name="ltssm_1ms_timeout" value="disable" />
  <parameter name="reserved_debug_hwtcl" value="0" />
  <parameter name="eql_rq_int_en_number" value="0" />
  <parameter name="g3_up_tx_preset_eqlz_3" value="0" />
  <parameter name="rx_buffer_protect" value="68" />
  <parameter name="g3_up_tx_preset_eqlz_4" value="0" />
  <parameter name="pf2_bar3_size_hwtcl" value="12" />
  <parameter name="g3_up_tx_preset_eqlz_5" value="0" />
  <parameter name="g3_up_tx_preset_eqlz_6" value="0" />
  <parameter name="gen3_coeff_21_sel" value="preset_21" />
  <parameter name="tlp_insp_trg_dw1_hwtcl" value="0" />
  <parameter name="g3_up_tx_preset_eqlz_0" value="0" />
  <parameter name="g3_up_tx_preset_eqlz_1" value="0" />
  <parameter name="g3_up_tx_preset_eqlz_2" value="0" />
  <parameter name="advance_error_reporting_hwtcl" value="1" />
  <parameter name="pf1_vf_bar3_prefetchable_hwtcl" value="1" />
  <parameter name="pf6_vf_device_id_hwtcl" value="0" />
  <parameter name="g3_up_tx_preset_eqlz_7" value="0" />
  <parameter name="pf2_virtio_notify_off_multiplier_hwtcl" value="0" />
  <parameter name="skp_os_schedule_count" value="0" />
  <parameter name="tx_cdc_almost_empty" value="5" />
  <parameter name="pf0_pci_prog_intfc_byte_hwtcl" value="0" />
  <parameter name="retry_buffer_last_active_address" value="1023" />
  <parameter name="pf3_subsystem_vendor_id_hwtcl" value="0" />
  <parameter name="pf5_class_code_hwtcl" value="0" />
  <parameter name="pf7_msix_table_size_hwtcl" value="0" />
  <parameter name="expansion_base_address_register" value="0" />
  <parameter name="pf5_vf_subsystem_device_id_hwtcl" value="0" />
  <parameter name="pf4_subsystem_vendor_id_hwtcl" value="0" />
  <parameter name="pf0_msix_pba_bir_hwtcl" value="0" />
  <parameter name="pm_txdl_patch_dis" value="enable" />
  <parameter name="rx_ei_l0s" value="disable" />
  <parameter name="use_ast_parity_hwtcl" value="0" />
  <parameter name="pf7_virtio_pciconfig_access_bar_offset_hwtcl" value="0" />
  <parameter
     name="rx_buffer_nonpost_credit_alloc_display"
     value="Header:n/a Data:n/a" />
  <parameter name="msi_multi_message_capable" value="count_4" />
  <parameter name="pf3_msix_pba_bir_hwtcl" value="0" />
  <parameter name="pf5_virtio_pciconfig_access_bar_offset_hwtcl" value="0" />
  <parameter name="pf2_vf_bar2_present_hwtcl" value="0" />
  <parameter name="rstctrl_timer_j_type" value="j_timer_fref_cycles" />
  <parameter name="pf0_msi_multi_message_capable_hwtcl" value="4" />
  <parameter name="surprise_down_error_support" value="false" />
  <parameter name="pf1_pci_prog_intfc_byte_hwtcl" value="0" />
  <parameter name="app_interface_width_hwtcl" value="256-bit" />
  <parameter name="message_level" value="error" />
  <parameter name="pf2vf_virtio_cmn_config_bar_indicator_hwtcl" value="0" />
  <parameter name="pf0_virtio_notification_structure_length_hwtcl" value="0" />
  <parameter name="pf2vf_virtio_isrstatus_bar_offset_hwtcl" value="0" />
  <parameter name="pf2_vf_bar4_present_hwtcl" value="0" />
  <parameter name="gen3_full_swing" value="60" />
  <parameter name="pf1vf_virtio_cmn_config_structure_length_hwtcl" value="0" />
  <parameter name="pf2_bar1_present_hwtcl" value="0" />
  <parameter name="pf3_class_code_hwtcl" value="0" />
  <parameter name="pf2_virtio_isrstatus_bar_offset_hwtcl" value="0" />
  <parameter name="pf0_vf_bar4_prefetchable_hwtcl" value="1" />
  <parameter name="pf5_bar3_present_hwtcl" value="0" />
  <parameter name="pf6_virtio_cmn_config_bar_indicator_hwtcl" value="0" />
  <parameter name="pf0_tph_st_table_location_hwtcl" value="0" />
  <parameter name="pf3_bar4_present_hwtcl" value="0" />
  <parameter name="pf6_device_id_hwtcl" value="0" />
  <parameter name="d1_pme" value="false" />
  <parameter name="rx_cdc_almost_full" value="12" />
  <parameter name="gen3_coeff_18_preset_hint" value="0" />
  <parameter name="cseb_temp_busy_crs_hwtcl" value="0" />
  <parameter name="rp_bug_fix_pri_sec_stat_reg" value="127" />
  <parameter name="pf3vf_virtio_notification_bar_indicator_hwtcl" value="0" />
  <parameter name="gen3_coeff_2_ber_meas" value="4" />
  <parameter name="pf2_vf_msix_pba_offset_hwtcl" value="0" />
  <parameter name="rstctrl_timer_i_type" value="i_timer_fref_cycles" />
  <parameter name="gen3_coeff_10_preset_hint" value="0" />
  <parameter name="gen3_coeff_21_preset_hint" value="0" />
  <parameter name="rstctrl_altpe3_srst_n_inv" value="false" />
  <parameter name="pf5_bar1_size_hwtcl" value="12" />
  <parameter name="pf0_interrupt_pin_hwtcl" value="inta" />
  <parameter name="msix_table_bir" value="0" />
  <parameter name="data_byte_width_integer_hwtcl" value="32" />
  <parameter name="gen3_half_swing" value="false" />
  <parameter name="pf1_vf_bar2_type_hwtcl" value="1" />
  <parameter name="fc_init_timer" value="1024" />
  <parameter name="lane_rate" value="gen3" />
  <parameter name="slave_address_map_5_hwtcl" value="0" />
  <parameter name="gen3_coeff_12_preset_hint" value="0" />
  <parameter name="gen3_coeff_23_preset_hint" value="0" />
  <parameter name="gen3_coeff_7_reqber" value="0" />
  <parameter name="pf1_vf_bar1_present_hwtcl" value="0" />
  <parameter name="pf3_virtio_notification_bar_indicator_hwtcl" value="0" />
  <parameter name="surprise_down_error_support_hwtcl" value="0" />
  <parameter name="pf1_tph_int_mode_support_hwtcl" value="0" />
  <parameter name="pf2_tph_st_table_size_hwtcl" value="63" />
  <parameter name="gen3_coeff_14_reqber" value="0" />
  <parameter name="pf6_virtio_cmn_config_structure_length_hwtcl" value="0" />
  <parameter name="hip_reconfig_hwtcl" value="0" />
  <parameter name="pf0_bar4_present_hwtcl" value="0" />
  <parameter name="pf4_interrupt_pin_hwtcl" value="inta" />
  <parameter name="rstctrl_timer_b_type" value="b_timer_fref_cycles" />
  <parameter name="pf6_bar3_present_hwtcl" value="0" />
  <parameter name="pf2_bar3_present_hwtcl" value="0" />
  <parameter name="pf3_vf_bar4_type_hwtcl" value="1" />
  <parameter name="hard_rst_sig_chnl_en" value="enable_hrc_sig_x8" />
  <parameter name="g3_quiesce_guarant" value="false" />
  <parameter name="maximum_current" value="0" />
  <parameter name="rx_cred_ctl_param_hwtcl" value="0" />
  <parameter name="pf0_virtio_notification_bar_offset_hwtcl" value="0" />
  <parameter name="pf2_virtio_notification_structure_length_hwtcl" value="0" />
  <parameter name="gen3_coeff_21_nxtber_more" value="0" />
  <parameter name="pf6_virtio_notify_off_multiplier_hwtcl" value="0" />
  <parameter name="bar4_size_mask" value="0" />
  <parameter name="cvp_mode_reset" value="false" />
  <parameter name="gen3_coeff_20_sel" value="preset_20" />
  <parameter name="pf0_bar4_prefetchable_hwtcl" value="1" />
  <parameter name="pf2_subclass_code_hwtcl" value="0" />
  <parameter name="d0_pme" value="false" />
  <parameter name="g3_redo_equlz_en" value="false" />
  <parameter name="bar0_type_integer_hwtcl" value="1" />
  <parameter name="tph_completer" value="false" />
  <parameter name="pf3vf_virtio_notification_structure_length_hwtcl" value="0" />
  <parameter name="pf4_msi_multi_message_capable_hwtcl" value="4" />
  <parameter name="frame_err_patch_dis" value="enable" />
  <parameter name="slave_address_map_3_hwtcl" value="0" />
  <parameter name="gen3_dcbal_en" value="true" />
  <parameter name="pf4_subsystem_device_id_hwtcl" value="0" />
  <parameter name="rx_buffer_fc_protect" value="68" />
  <parameter name="pf0_vf_msix_tbl_offset_hwtcl" value="0" />
  <parameter name="pf3_virtio_pciconfig_access_structure_length_hwtcl" value="0" />
  <parameter name="pf2_msix_pba_offset_hwtcl" value="0" />
  <parameter name="gen3_coeff_2_sel" value="preset_2" />
  <parameter name="bar4_type_integer_hwtcl" value="0" />
  <parameter name="msi_multi_message_capable_hwtcl" value="4" />
  <parameter name="pf6_bar5_present_hwtcl" value="0" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_data" value="0" />
  <parameter name="pf3_interrupt_pin_hwtcl" value="inta" />
  <parameter name="enable_l1_aspm" value="false" />
  <parameter name="bfm_drive_interface_clk_hwtcl" value="1" />
  <parameter name="pf2_vendor_id_hwtcl" value="0" />
  <parameter name="enable_ast_trs_hwtcl" value="0" />
  <parameter name="pf3_bar2_size_hwtcl" value="12" />
  <parameter name="pf5_subsystem_device_id_hwtcl" value="0" />
  <parameter name="include_dma_hwtcl" value="1" />
  <parameter name="pf2_virtio_pciconfig_access_bar_offset_hwtcl" value="0" />
  <parameter name="gen3_coeff_2_reqber" value="0" />
  <parameter name="rx_l0s_count_idl" value="0" />
  <parameter name="ko_compl_header" value="195" />
  <parameter name="gen3_coeff_18_nxtber_more" value="0" />
  <parameter name="d2_pme" value="false" />
  <parameter name="pf7_virtio_pciconfig_access_bar_indicator_hwtcl" value="0" />
  <parameter name="lane_rate_integer_hwtcl" value="3" />
  <parameter name="slave_address_map_1_hwtcl" value="0" />
  <parameter name="gen3_coeff_21_nxtber_less" value="0" />
  <parameter name="pf7_interrupt_pin_hwtcl" value="inta" />
  <parameter name="gen3_coeff_10_nxtber_more" value="0" />
  <parameter name="pf1_vf_count_hwtcl" value="0" />
  <parameter name="gen3_coeff_5_ber_meas" value="0" />
  <parameter name="pf4_msix_pba_offset_hwtcl" value="0" />
  <parameter name="xcvr_reconfig_hwtcl" value="0" />
  <parameter name="pf1_vf_bar4_prefetchable_hwtcl" value="1" />
  <parameter name="pf5_vf_device_id_hwtcl" value="0" />
  <parameter name="en_ieiupdatefc" value="false" />
  <parameter name="gen3_coeff_13_nxtber_more" value="0" />
  <parameter name="disable_snoop_packet" value="false" />
  <parameter name="gen3_coeff_20_reqber" value="0" />
  <parameter name="gen3_coeff_22_reqber" value="0" />
  <parameter name="tx_swing" value="0" />
  <parameter name="pf_ats_support_hwtcl" value="0" />
  <parameter name="g3_up_rx_hint_eqlz_0" value="0" />
  <parameter name="g3_up_rx_hint_eqlz_2" value="0" />
  <parameter name="pf4_exprom_bar_size_hwtcl" value="12" />
  <parameter name="g3_up_rx_hint_eqlz_1" value="0" />
  <parameter name="g3_up_rx_hint_eqlz_4" value="0" />
  <parameter name="g3_up_rx_hint_eqlz_3" value="0" />
  <parameter name="pf3vf_virtio_notify_off_multiplier_hwtcl" value="0" />
  <parameter name="hard_rst_tx_pll_rst_chnl_en" value="enable_hrc_txpll_rst_ch34" />
  <parameter name="cseb_extend_pci_hwtcl" value="0" />
  <parameter name="gen3_coeff_4_nxtber_more" value="4" />
  <parameter name="pf1_bar4_prefetchable_hwtcl" value="1" />
  <parameter name="wrala_hwtcl" value="0" />
  <parameter name="pf3_vf_bar0_prefetchable_hwtcl" value="1" />
  <parameter name="rstctrl_timer_f" value="10" />
  <parameter name="rstctrl_timer_e" value="1" />
  <parameter name="rstctrl_timer_d" value="20" />
  <parameter name="pf5_intr_line_hwtcl" value="0" />
  <parameter name="rstctrl_timer_c" value="10" />
  <parameter name="rstctrl_timer_j" value="20" />
  <parameter name="pf2_tph_int_mode_support_hwtcl" value="0" />
  <parameter name="rstctrl_timer_i" value="20" />
  <parameter name="rstctrl_timer_h" value="4" />
  <parameter name="rstctrl_altpe3_rst_n_inv" value="false" />
  <parameter
     name="rstctrl_mask_tx_pll_lock_select"
     value="ch3_sel_mask_tx_pll_lock" />
  <parameter name="rstctrl_timer_g" value="10" />
  <parameter name="pf2vf_virtio_notification_bar_offset_hwtcl" value="0" />
  <parameter name="pf2_vf_bar0_present_hwtcl" value="0" />
  <parameter name="gen3_low_freq" value="20" />
  <parameter name="pf1vf_virtio_notification_bar_offset_hwtcl" value="0" />
  <parameter name="pf2_exprom_bar_size_hwtcl" value="12" />
  <parameter name="gen3_coeff_9_nxtber_more" value="0" />
  <parameter name="ssvid" value="0" />
  <parameter name="rstctrl_timer_b" value="10" />
  <parameter name="g3_redo_equlz_dis" value="false" />
  <parameter name="rstctrl_timer_a" value="10" />
  <parameter name="pf0vf_virtio_devspecific_bar_indicator_hwtcl" value="0" />
  <parameter name="pf0_vf_bar5_size_hwtcl" value="12" />
  <parameter name="app_interface_width" value="avst_256bit" />
  <parameter name="pf5_device_id_hwtcl" value="0" />
  <parameter name="pf5_msix_table_bir_hwtcl" value="0" />
  <parameter name="pf5_bar2_type_hwtcl" value="1" />
  <parameter name="rstctrl_perstn_select" value="perstn_pin" />
  <parameter name="pf7_virtio_notification_bar_indicator_hwtcl" value="0" />
  <parameter name="enable_directed_spd_chng" value="false" />
  <parameter name="pf1_subsystem_device_id_hwtcl" value="0" />
  <parameter name="cseb_extend_pcie_hwtcl" value="0" />
  <parameter name="pf7_virtio_notification_bar_offset_hwtcl" value="0" />
  <parameter name="pf1_bar1_present_hwtcl" value="0" />
  <parameter name="include_sriov_hwtcl" value="0" />
  <parameter name="rstctrl_tx_pma_syncp_select" value="ch3_out_tx_pma_syncp" />
  <parameter name="ssid" value="0" />
  <parameter name="gen3_coeff_15_nxtber_less" value="0" />
  <parameter name="hip_hard_reset" value="enable" />
  <parameter name="tx_ast_parity" value="disable" />
  <parameter name="revision_id_hwtcl" value="1" />
  <parameter name="extend_tag_field" value="false" />
  <parameter name="lmi_hold_off_cfg_timer_en" value="disable" />
  <parameter name="bar2_address_width_hwtcl" value="10" />
  <parameter name="gen3_coeff_1_nxtber_more" value="1" />
  <parameter name="pf7_exprom_bar_present_hwtcl" value="0" />
  <parameter name="pf1_virtio_cmn_config_structure_length_hwtcl" value="0" />
  <parameter name="gen3_coeff_12_nxtber_less" value="0" />
  <parameter name="pf6_msix_table_bir_hwtcl" value="0" />
  <parameter name="l0_exit_latency_diffclock" value="6" />
  <parameter name="bridge_port_ssid_support" value="false" />
  <parameter name="gen3_coeff_23_ber_meas" value="0" />
  <parameter name="pf3vf_virtio_cmn_config_structure_length_hwtcl" value="0" />
  <parameter name="pf2_vf_bar0_prefetchable_hwtcl" value="1" />
  <parameter name="atomic_op_completer_64bit" value="false" />
  <parameter name="msi_support" value="true" />
  <parameter name="pf5_bar4_size_hwtcl" value="12" />
  <parameter name="pf3_virtio_isrstatus_bar_offset_hwtcl" value="0" />
  <parameter name="pf3_tph_int_mode_support_hwtcl" value="0" />
  <parameter name="pf7_bar0_prefetchable_hwtcl" value="1" />
  <parameter name="rx_ptr0_nonposted_dpram_min" value="2008" />
  <parameter name="pf3_vf_bar0_size_hwtcl" value="12" />
  <parameter name="pf3vf_virtio_isrstatus_bar_offset_hwtcl" value="0" />
  <parameter name="pf3vf_virtio_pciconfig_access_bar_indicator_hwtcl" value="0" />
  <parameter name="ltssm_freqlocked_check" value="disable" />
  <parameter name="completion_timeout_hwtcl" value="NONE" />
  <parameter name="silicon_rev" value="20nm5es" />
  <parameter name="completion_timeout_disable_hwtcl" value="1" />
  <parameter name="pf7_bar0_present_hwtcl" value="0" />
  <parameter name="pf4_msix_pba_bir_hwtcl" value="0" />
  <parameter name="enable_function_msix_support_hwtcl" value="0" />
  <parameter name="port_type_integer_hwtcl" value="0" />
  <parameter name="export_phy_input_to_top_level_hwtcl" value="0" />
  <parameter name="tlp_insp_trg_dw2_hwtcl" value="0" />
  <parameter name="ari_support_hwtcl" value="0" />
  <parameter name="bar3_size_mask" value="0" />
  <parameter name="pf2_bar5_prefetchable_hwtcl" value="1" />
  <parameter name="slave_address_map_0_hwtcl" value="0" />
  <parameter name="gen3_coeff_4_reqber" value="31" />
  <parameter name="indicator" value="0" />
  <parameter name="auto_msg_drop_enable" value="false" />
  <parameter name="cfg_parchk_ena" value="disable" />
  <parameter name="pf6_bar3_prefetchable_hwtcl" value="1" />
  <parameter name="msix_pba_bir_hwtcl" value="0" />
  <parameter name="bar2_size_mask" value="0" />
  <parameter name="pf3_tph_dev_specific_mode_support_hwtcl" value="0" />
  <parameter name="gen3_coeff_8_ber_meas" value="0" />
  <parameter name="sr_iov_support_hwtcl" value="0" />
  <parameter name="hard_reset_bypass" value="false" />
  <parameter name="core_clk_sel" value="pld_clk" />
  <parameter name="pf4_virtio_notify_off_multiplier_hwtcl" value="0" />
  <parameter name="pf6_virtio_device_specific_cap_present_hwtcl" value="0" />
  <parameter name="endpoint_l0_latency" value="0" />
  <parameter name="pld_clk_mhz_integer_hwtcl" value="2500" />
  <parameter name="slot_power_limit" value="0" />
  <parameter name="pf3_bar5_size_hwtcl" value="12" />
  <parameter name="pf3vf_virtio_device_specific_cap_present_hwtcl" value="0" />
  <parameter name="bar1_size_mask" value="0" />
  <parameter name="link_width" value="x8" />
  <parameter name="vsec_id" value="4466" />
  <parameter name="pf2_bar0_size_hwtcl" value="12" />
  <parameter name="pf2_vf_count_hwtcl" value="0" />
  <parameter name="gen3_coeff_5_sel" value="preset_5" />
  <parameter name="pf3_vf_bar1_present_hwtcl" value="0" />
  <parameter name="pf4_bar2_size_hwtcl" value="12" />
  <parameter name="pf_msi_support_hwtcl" value="0" />
  <parameter name="gen3_coeff_15_preset_hint" value="0" />
  <parameter name="gen3_coeff_23_sel" value="preset_23" />
  <parameter name="uc_calibration_en" value="uc_calibration_en" />
  <parameter name="pf2vf_virtio_cmn_config_bar_offset_hwtcl" value="0" />
  <parameter name="pf3_vf_count_hwtcl" value="0" />
  <parameter name="bar2_address_width_avmm_hwtcl" value="29" />
  <parameter name="device_specific_init" value="false" />
  <parameter name="gen3_coeff_9_reqber" value="0" />
  <parameter name="gen3_coeff_22_sel" value="preset_22" />
  <parameter name="pf0vf_virtio_cmn_config_bar_indicator_hwtcl" value="0" />
  <parameter name="gen3_coeff_13_ber_meas" value="0" />
  <parameter name="pf1_vf_count_user_hwtcl" value="0" />
  <parameter name="malformed_tlp_truncate_en" value="disable" />
  <parameter name="pf7_vf_subsystem_device_id_hwtcl" value="0" />
  <parameter name="enable_function_msix_support" value="false" />
  <parameter name="pf1_bar4_type_hwtcl" value="1" />
  <parameter name="track_rxfc_cplbuf_ovf_hwtcl" value="0" />
  <parameter name="pf6_virtio_isrstatus_bar_indicator_hwtcl" value="0" />
  <parameter name="port_link_number_hwtcl" value="1" />
  <parameter name="pf7_bar4_type_hwtcl" value="1" />
  <parameter name="ecrc_gen_capable" value="false" />
  <parameter name="pll_refclk_freq_hwtcl" value="100 MHz" />
  <parameter name="flr_capability_user_hwtcl" value="0" />
  <parameter name="empty_integer_hwtcl" value="2" />
  <parameter name="bar0_type" value="bar0_64bit_prefetch_mem" />
  <parameter name="use_crc_forwarding" value="false" />
  <parameter name="pf3_vf_msix_tbl_offset_hwtcl" value="0" />
  <parameter name="gen3_coeff_4_sel" value="preset_4" />
  <parameter name="pf1vf_virtio_cmn_config_bar_indicator_hwtcl" value="0" />
  <parameter name="gen3_coeff_24_nxtber_more" value="0" />
  <parameter name="pf2_ats_invalidate_queue_depth_hwtcl" value="0" />
  <parameter name="flr_completed_vf_width_hwtcl" value="4" />
  <parameter name="enable_gen3phase2eq_timechange" value="0" />
  <parameter name="cvp_enable" value="cvp_dis" />
  <parameter name="gen3_coeff_16_ber_meas" value="0" />
  <parameter name="pf5_virtio_devspecific_bar_offset_hwtcl" value="0" />
  <parameter name="pf6_virtio_notification_bar_indicator_hwtcl" value="0" />
  <parameter name="bar3_type_hwtcl" value="Disabled" />
  <parameter name="ecrc_check_capable" value="false" />
  <parameter name="gen3_coeff_6_preset_hint" value="0" />
  <parameter name="tlp_inspector_use_signal_probe_hwtcl" value="0" />
  <parameter
     name="rstctrl_rx_pll_freq_lock_select"
     value="not_active_rx_pll_f_lock" />
  <parameter name="millisecond_cycle_count" value="248496" />
  <parameter name="pf3_vf_bar3_present_hwtcl" value="0" />
  <parameter name="low_priority_vc" value="single_vc_low_pr" />
  <parameter name="pf1_virtio_cmn_config_bar_offset_hwtcl" value="0" />
  <parameter name="pf4_virtio_pciconfig_access_bar_indicator_hwtcl" value="0" />
  <parameter name="pf0_bar1_size_hwtcl" value="12" />
  <parameter name="devhide_support_hwtcl" value="0" />
  <parameter name="pf6_virtio_capability_present_hwtcl" value="0" />
  <parameter name="interrupt_pin" value="inta" />
  <parameter name="pf6_bar1_size_hwtcl" value="12" />
  <parameter name="pf0_virtio_pciconfig_access_bar_offset_hwtcl" value="0" />
  <parameter name="vsec_cap_hwtcl" value="0" />
  <parameter name="vf_tph_support_hwtcl" value="0" />
  <parameter name="pf2_virtio_isrstatus_bar_indicator_hwtcl" value="0" />
  <parameter name="pf3_tph_st_table_size_hwtcl" value="63" />
  <parameter name="bar0_address_width_mux_hwtcl" value="9" />
  <parameter name="gen3_coeff_6_nxtber_less" value="0" />
  <parameter name="hrdrstctrl_en" value="hrdrstctrl_en" />
  <parameter name="bypass_clk_switch" value="false" />
  <parameter name="pf0_vf_bar2_size_hwtcl" value="12" />
  <parameter name="rx_polinv_soft_logic_enable" value="0" />
  <parameter name="bar5_address_width_mux_hwtcl" value="0" />
  <parameter name="bar5_type_hwtcl" value="Disabled" />
  <parameter name="pf3_vf_bar0_present_hwtcl" value="0" />
  <parameter name="rstctrl_1ms_count_fref_clk" value="100000" />
  <parameter name="pf7_subsystem_device_id_hwtcl" value="0" />
  <parameter name="pf4_bar2_prefetchable_hwtcl" value="1" />
  <parameter name="pf0vf_virtio_cmn_config_structure_length_hwtcl" value="0" />
  <parameter name="sel_enable_pcs_rx_fifo_err" value="disable_sel" />
  <parameter name="pf5_msix_pba_offset_hwtcl" value="0" />
  <parameter name="ast_trs_rxmty_width_hwtcl" value="32" />
  <parameter name="cvp_enable_hwtcl" value="0" />
  <parameter name="gen3_coeff_16_sel" value="preset_16" />
  <parameter name="gen3_coeff_24_sel" value="preset_24" />
  <parameter name="rx_buffer_credit_alloc_hwtcl" value="Low" />
  <parameter name="pf0_virtio_device_specific_cap_present_hwtcl" value="0" />
  <parameter name="pf7_virtio_devspecific_bar_indicator_hwtcl" value="0" />
  <parameter name="set_embedded_debug_enable_hwtcl" value="0" />
  <parameter name="pf4_pci_prog_intfc_byte_hwtcl" value="0" />
  <parameter name="tlp_insp_trg_dw0_hwtcl" value="2049" />
  <parameter name="pf1_bar0_prefetchable_hwtcl" value="1" />
  <parameter name="pf6_bar2_type_hwtcl" value="1" />
  <parameter name="tlp_inspector_hwtcl" value="0" />
  <parameter name="bridge_port_vga_enable" value="false" />
  <parameter name="pf7_virtio_devspecific_structure_length_hwtcl" value="0" />
  <parameter name="pf0_bar2_type_hwtcl" value="1" />
  <parameter name="total_vf_count_hwtcl" value="4" />
  <parameter name="pf1_vf_bar5_size_hwtcl" value="12" />
  <parameter name="pf3_bar2_type_hwtcl" value="1" />
  <parameter name="wrong_device_id" value="disable" />
  <parameter name="pf7_subsystem_vendor_id_hwtcl" value="0" />
  <parameter name="pf3_bar1_present_hwtcl" value="0" />
  <parameter name="g3_dn_rx_hint_eqlz_2" value="0" />
  <parameter name="pf2_bar1_prefetchable_hwtcl" value="1" />
  <parameter name="g3_dn_rx_hint_eqlz_3" value="0" />
  <parameter name="no_soft_reset" value="false" />
  <parameter name="port_type_hwtcl" value="Native endpoint" />
  <parameter name="arb_upfc_30us_en" value="enable" />
  <parameter name="g3_dn_rx_hint_eqlz_0" value="0" />
  <parameter name="g3_dn_rx_hint_eqlz_1" value="0" />
  <parameter name="pf3vf_virtio_cmn_config_bar_offset_hwtcl" value="0" />
  <parameter name="gen3_coeff_19_ber_meas" value="0" />
  <parameter name="func_mode" value="enable" />
  <parameter name="pf7_virtio_device_specific_cap_present_hwtcl" value="0" />
  <parameter name="g3_deskew_char" value="default_sdsos" />
  <parameter name="deemphasis_enable" value="false" />
  <parameter
     name="hrc_chnl_txpll_master_cgb_rst_select"
     value="ch3_master_cgb_sel" />
  <parameter name="pf0_virtio_pciconfig_access_bar_indicator_hwtcl" value="0" />
  <parameter name="gen3_coeff_16_reqber" value="0" />
  <parameter name="powerdown_mode" value="powerup" />
  <parameter name="g3_dn_rx_hint_eqlz_6" value="0" />
  <parameter name="g3_dn_rx_hint_eqlz_7" value="0" />
  <parameter name="pf4_vf_device_id_hwtcl" value="0" />
  <parameter name="g3_dn_rx_hint_eqlz_4" value="0" />
  <parameter name="g3_dn_rx_hint_eqlz_5" value="0" />
  <parameter name="tx_sop_ctrl" value="boundary_256" />
  <parameter name="pf0_msix_table_offset_hwtcl" value="0" />
  <parameter name="tl_tx_check_parity_msg" value="disable" />
  <parameter name="pf0_tph_st_table_size_hwtcl" value="63" />
  <parameter name="rstctrl_hard_block_enable" value="hard_rst_ctl" />
  <parameter name="pf5_msix_pba_bir_hwtcl" value="0" />
  <parameter name="pf1_virtio_pciconfig_access_bar_indicator_hwtcl" value="0" />
  <parameter name="pf7_bar4_prefetchable_hwtcl" value="1" />
  <parameter name="pf2_exprom_bar_present_hwtcl" value="0" />
  <parameter name="pf3_bar0_present_hwtcl" value="0" />
  <parameter name="pf2_vf_bar1_size_hwtcl" value="12" />
  <parameter name="pf7_exprom_bar_size_hwtcl" value="12" />
  <parameter name="l2_async_logic" value="disable" />
  <parameter name="pme_clock" value="false" />
  <parameter name="pf1_msix_table_size_hwtcl" value="0" />
  <parameter name="pf1_interrupt_pin_hwtcl" value="inta" />
  <parameter name="pf2_vf_bar4_type_hwtcl" value="1" />
  <parameter name="pf0_msix_table_size_hwtcl" value="0" />
  <parameter name="pf3_virtio_pciconfig_access_bar_indicator_hwtcl" value="0" />
  <parameter name="pf5_virtio_cmn_config_structure_length_hwtcl" value="0" />
  <parameter name="pf4_subclass_code_hwtcl" value="0" />
  <parameter name="pf6_subsystem_device_id_hwtcl" value="0" />
  <parameter name="pf3_bar1_prefetchable_hwtcl" value="1" />
  <parameter name="pf3_vf_bar0_type_hwtcl" value="1" />
  <parameter name="ecrc_gen_capable_hwtcl" value="0" />
  <parameter name="pf1_vf_bar2_prefetchable_hwtcl" value="1" />
  <parameter name="pf3_pci_prog_intfc_byte_hwtcl" value="0" />
  <parameter name="pf3vf_virtio_cmn_config_bar_indicator_hwtcl" value="0" />
  <parameter name="pf2_interrupt_pin_hwtcl" value="inta" />
  <parameter name="cseb_temp_busy_crs" value="completer_abort_tmp_busy" />
  <parameter name="pf3_vf_msix_tbl_size_hwtcl" value="0" />
  <parameter name="select_design_example_rtl_lang_hwtcl" value="Verilog" />
  <parameter name="pf1_virtio_notification_structure_length_hwtcl" value="0" />
  <parameter name="pf4_bar2_present_hwtcl" value="0" />
  <parameter name="enable_ch01_pclk_out" value="pclk_ch0" />
  <parameter name="ltr_mechanism" value="false" />
  <parameter name="bar3_address_width_avmm_hwtcl" value="0" />
  <parameter name="pf3_bar2_present_hwtcl" value="0" />
  <parameter name="pf5_subclass_code_hwtcl" value="0" />
  <parameter name="virtio_visible" value="0" />
  <parameter name="pf3_virtio_notification_bar_offset_hwtcl" value="0" />
  <parameter name="link_width_integer_hwtcl" value="8" />
  <parameter name="gen3_coeff_14_ber_meas" value="0" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_header" value="16" />
  <parameter name="pf3_vf_bar4_size_hwtcl" value="12" />
  <parameter name="rpltim_base" value="16" />
  <parameter name="pf4_virtio_isrstatus_structure_length_hwtcl" value="0" />
  <parameter name="pf1vf_virtio_isrstatus_structure_length_hwtcl" value="0" />
  <parameter name="max_payload_size" value="payload_256" />
  <parameter name="pf2vf_virtio_devspecific_bar_indicator_hwtcl" value="0" />
  <parameter name="lane_mask" value="ln_mask_x8" />
  <parameter name="pf5_pci_prog_intfc_byte_hwtcl" value="0" />
  <parameter name="gen3_pl_framing_err_dis" value="enable" />
  <parameter name="pf0vf_virtio_notification_bar_offset_hwtcl" value="0" />
  <parameter name="pcie_base_spec" value="pcie_3p0" />
  <parameter name="pf0_vf_bar3_prefetchable_hwtcl" value="1" />
  <parameter name="prefetchable_mem_window_addr_width" value="prefetch_0" />
  <parameter name="pf1_tph_st_table_location_hwtcl" value="0" />
  <parameter name="gen3_coeff_11_reqber" value="0" />
  <parameter name="pf4_bar3_present_hwtcl" value="0" />
  <parameter name="pf5_virtio_pciconfig_access_bar_indicator_hwtcl" value="0" />
  <parameter name="tl_cfg_div" value="cfg_clk_div_7" />
  <parameter name="enable_example_design_synth_hwtcl" value="0" />
  <parameter name="pf2vf_virtio_pciconfig_access_bar_indicator_hwtcl" value="0" />
  <parameter name="slave_address_map_2_hwtcl" value="29" />
  <parameter name="expansion_base_address_register_hwtcl" value="0" />
  <parameter name="pf1_vf_bar4_type_hwtcl" value="1" />
  <parameter name="force_dis_to_det" value="false" />
  <parameter name="d2_support" value="false" />
  <parameter name="pf0_tph_int_mode_support_hwtcl" value="0" />
  <parameter name="pf1_bar5_size_hwtcl" value="12" />
  <parameter name="dma_use_scfifo_ext_hwtcl" value="0" />
  <parameter name="pf4_bar4_present_hwtcl" value="0" />
  <parameter name="gen3_coeff_19_reqber" value="0" />
  <parameter name="subsystem_vendor_id" value="0" />
  <parameter name="enable_avst_reset_hwtcl" value="0" />
  <parameter name="pf6_class_code_hwtcl" value="0" />
  <parameter name="gen3_coeff_9_preset_hint" value="0" />
  <parameter name="slotclk_cfg" value="static_slotclkcfgon" />
  <parameter name="pf4_bar5_size_hwtcl" value="12" />
  <parameter name="rstctrl_timer_h_type" value="h_timer_micro_secs" />
  <parameter name="use_crc_forwarding_hwtcl" value="0" />
  <parameter name="pf1_ats_invalidate_queue_depth_hwtcl" value="0" />
  <parameter name="pf7_bar5_size_hwtcl" value="12" />
  <parameter name="gen3_coeff_7_preset_hint" value="0" />
  <parameter name="pf0_bar0_prefetchable_hwtcl" value="1" />
  <parameter name="cas_completer_128bit" value="false" />
  <parameter name="bist_memory_settings" value="2417851639246850506078208" />
  <parameter name="gen3_coeff_5_preset_hint" value="7" />
  <parameter name="use_rpbfm_pro" value="0" />
  <parameter name="pf0vf_virtio_pciconfig_access_structure_length_hwtcl" value="0" />
  <parameter name="vc0_rx_flow_ctrl_posted_header" value="16" />
  <parameter name="pf3_vf_tph_st_table_size_hwtcl" value="63" />
  <parameter name="pf5_bar3_prefetchable_hwtcl" value="1" />
  <parameter name="pf2vf_virtio_pciconfig_access_bar_offset_hwtcl" value="0" />
  <parameter name="pf3_msi_multi_message_capable_hwtcl" value="4" />
  <parameter name="gen3_coeff_3_preset_hint" value="7" />
  <parameter name="pf6_virtio_pciconfig_access_bar_offset_hwtcl" value="0" />
  <parameter name="pf0_virtio_cmn_config_bar_indicator_hwtcl" value="0" />
  <parameter name="pf5_bar5_present_hwtcl" value="0" />
  <parameter name="bar5_type_integer_hwtcl" value="0" />
  <parameter name="pf1_vf_tph_int_mode_support_hwtcl" value="0" />
  <parameter name="pf3_vf_subsystem_device_id_hwtcl" value="0" />
  <parameter name="pf4_bar5_present_hwtcl" value="0" />
  <parameter name="acknack_base" value="0" />
  <parameter name="rstctrl_debug_en" value="false" />
  <parameter name="gen3_coeff_1_preset_hint" value="0" />
  <parameter name="pf2_tph_dev_specific_mode_support_hwtcl" value="0" />
  <parameter name="pf0_bar3_size_hwtcl" value="12" />
  <parameter name="pf2_bar0_prefetchable_hwtcl" value="1" />
  <parameter name="hot_plug_support" value="0" />
  <parameter name="pf1vf_virtio_pciconfig_access_bar_indicator_hwtcl" value="0" />
  <parameter name="pf3_bar3_size_hwtcl" value="12" />
  <parameter name="pf2_pci_prog_intfc_byte_hwtcl" value="0" />
  <parameter name="pf4_bar1_present_hwtcl" value="0" />
  <parameter name="pf2_class_code_hwtcl" value="0" />
  <parameter name="cseb_bar_match_checking" value="enable" />
  <parameter name="pf6_exprom_bar_size_hwtcl" value="12" />
  <parameter name="pf7_virtio_isrstatus_bar_offset_hwtcl" value="0" />
  <parameter name="pf7_virtio_notification_structure_length_hwtcl" value="0" />
  <parameter name="enable_example_design_sim_hwtcl" value="0" />
  <parameter name="bar2_type_hwtcl" value="64-bit prefetchable memory" />
  <parameter name="pf4_virtio_cmn_config_bar_indicator_hwtcl" value="0" />
  <parameter name="pf5_virtio_isrstatus_structure_length_hwtcl" value="0" />
  <parameter name="pf5_bar2_prefetchable_hwtcl" value="1" />
  <parameter name="pf4_virtio_device_specific_cap_present_hwtcl" value="0" />
  <parameter name="dis_adapt" value="0" />
  <parameter name="total_pf_count_width_hwtcl" value="1" />
  <parameter name="pf1_tph_st_table_size_hwtcl" value="63" />
  <parameter name="vc0_rx_flow_ctrl_posted_data" value="16" />
  <parameter name="pf0_extra_bar_present_hwtcl" value="0" />
  <parameter name="pf6_bar3_size_hwtcl" value="12" />
  <parameter name="gen3_coeff_20_nxtber_less" value="0" />
  <parameter name="gen3_coeff_24_nxtber_less" value="0" />
  <parameter name="system_page_sizes_supported_hwtcl" value="1363" />
  <parameter name="pf1_bar1_size_hwtcl" value="12" />
  <parameter name="gen3_coeff_23_nxtber_less" value="0" />
  <parameter name="gen3_diffclock_nfts_count" value="128" />
  <parameter name="pf0_bar5_prefetchable_hwtcl" value="1" />
  <parameter name="pf3_virtio_devspecific_bar_indicator_hwtcl" value="0" />
  <parameter name="pf4_bar1_size_hwtcl" value="12" />
  <parameter name="pf7_bar1_size_hwtcl" value="12" />
  <parameter name="vf_msix_cap_present_hwtcl" value="0" />
  <parameter name="gen3_coeff_24_reqber" value="0" />
  <parameter name="bar4_address_width_avmm_hwtcl" value="0" />
  <parameter name="enable_g3_bypass_equlz_rp_sim_hwtcl" value="0" />
  <parameter name="pf0_vf_msix_tbl_size_hwtcl" value="0" />
  <parameter name="data_pack_rx" value="disable" />
  <parameter name="pf1vf_virtio_pciconfig_access_bar_offset_hwtcl" value="0" />
  <parameter name="use_aer" value="true" />
  <parameter name="pf3_tph_st_table_location_hwtcl" value="0" />
  <parameter name="pf3_vf_tph_int_mode_support_hwtcl" value="0" />
  <parameter name="interface_type_hwtcl" value="Avalon-MM with DMA" />
  <parameter name="cpl_spc_header_hwtcl" value="195" />
  <parameter name="pf0_tph_dev_specific_mode_support_hwtcl" value="0" />
  <parameter name="pf2_vf_bar4_size_hwtcl" value="12" />
  <parameter name="pf6_virtio_pciconfig_access_bar_indicator_hwtcl" value="0" />
  <parameter name="dis_paritychk" value="disable" />
  <parameter name="pf1_bar1_prefetchable_hwtcl" value="1" />
  <parameter name="pf6_msix_pba_offset_hwtcl" value="0" />
  <parameter name="pf7_virtio_capability_present_hwtcl" value="0" />
  <parameter name="pf3_virtio_cmn_config_bar_offset_hwtcl" value="0" />
  <parameter name="pf7_virtio_notify_off_multiplier_hwtcl" value="0" />
  <parameter name="pf0vf_virtio_isrstatus_structure_length_hwtcl" value="0" />
  <parameter name="bar5_size_mask" value="0" />
  <parameter name="pf6_bar4_prefetchable_hwtcl" value="1" />
  <parameter name="pf0_msix_table_bir_hwtcl" value="0" />
  <parameter name="gen3_sameclock_nfts_count" value="128" />
  <parameter name="pf3vf_virtio_capability_present_hwtcl" value="0" />
  <parameter name="pf3_vf_bar5_prefetchable_hwtcl" value="1" />
  <parameter name="gen3_coeff_18_nxtber_less" value="0" />
  <parameter name="pf0_vf_count_hwtcl" value="0" />
  <parameter name="gen3_coeff_13_reqber" value="0" />
  <parameter name="pf3_virtio_pciconfig_access_bar_offset_hwtcl" value="0" />
  <parameter name="pf1_virtio_devspecific_structure_length_hwtcl" value="0" />
  <parameter name="pf2_virtio_devspecific_structure_length_hwtcl" value="0" />
  <parameter name="pf6_subclass_code_hwtcl" value="0" />
  <parameter name="gen3_coeff_17_nxtber_less" value="0" />
  <parameter name="pf7_bar5_prefetchable_hwtcl" value="1" />
  <parameter name="enable_completion_timeout_disable_hwtcl" value="1" />
  <parameter name="gen3_coeff_14_nxtber_less" value="0" />
  <parameter name="data_width_integer_txs_hwtcl" value="32" />
  <parameter name="pf1_vf_bar2_size_hwtcl" value="12" />
  <parameter name="rstctrl_timer_g_type" value="g_timer_fref_cycles" />
  <parameter name="slot_number_hwtcl" value="0" />
  <parameter name="pf3_bar2_prefetchable_hwtcl" value="1" />
  <parameter name="adme_enable_hwtcl" value="0" />
  <parameter name="gen3_coeff_10_nxtber_less" value="0" />
  <parameter name="pf1_vf_bar1_prefetchable_hwtcl" value="1" />
  <parameter name="ast_trs_rxdata_width_hwtcl" value="256" />
  <parameter name="pf4_msix_table_bir_hwtcl" value="0" />
  <parameter name="gen3_coeff_13_nxtber_less" value="0" />
  <parameter name="pf3_virtio_device_specific_cap_present_hwtcl" value="0" />
  <parameter name="pf5_virtio_cmn_config_bar_indicator_hwtcl" value="0" />
  <parameter name="extended_tag_support_hwtcl" value="0" />
  <parameter name="dl_tx_check_parity_edb" value="disable" />
  <parameter name="cpl_spc_data_hwtcl" value="773" />
  <parameter name="pf2_virtio_notification_bar_indicator_hwtcl" value="0" />
  <parameter name="pf3_ats_invalidate_queue_depth_hwtcl" value="0" />
  <parameter name="pf0_exprom_bar_size_hwtcl" value="12" />
  <parameter name="pf2_vf_bar1_prefetchable_hwtcl" value="1" />
  <parameter name="pf5_bar0_type_hwtcl" value="1" />
  <parameter name="enable_alternate_link_list_hwtcl" value="0" />
  <parameter name="pf1_exprom_bar_present_hwtcl" value="0" />
  <parameter name="pf2_bar0_present_hwtcl" value="0" />
  <parameter name="clock_pwr_management" value="false" />
  <parameter name="pf2_bar0_type_hwtcl" value="1" />
  <parameter name="gen3_coeff_1_sel" value="preset_1" />
  <parameter name="extended_tag_reset" value="false" />
  <parameter name="l0_exit_latency_sameclock" value="6" />
  <parameter name="pf1_vf_bar1_size_hwtcl" value="12" />
  <parameter name="pf2vf_virtio_pciconfig_access_structure_length_hwtcl" value="0" />
  <parameter name="msi_64bit_addressing_capable" value="true" />
  <parameter name="pf7_msi_multi_message_capable_hwtcl" value="4" />
  <parameter name="pf7_bar3_prefetchable_hwtcl" value="1" />
  <parameter name="AUTO_RXM_IRQ_INTERRUPTS_USED" value="-1" />
  <parameter name="pf6_intr_line_hwtcl" value="0" />
  <parameter name="app_msi_msg_en_pf_hwtcl" value="3" />
  <parameter name="deskew_comma" value="skp_eieos_deskw" />
  <parameter name="pf6_virtio_notification_bar_offset_hwtcl" value="0" />
  <parameter name="capab_rate_rxcfg_en" value="disable" />
  <parameter name="cg_enable_advanced_interrupt_hwtcl" value="0" />
  <parameter name="pf5_virtio_cmn_config_bar_offset_hwtcl" value="0" />
  <parameter name="pf4_bar0_present_hwtcl" value="0" />
  <parameter name="vsec_id_hwtcl" value="4466" />
  <parameter name="pf3_vf_bar1_size_hwtcl" value="12" />
  <parameter name="hip_base_address" value="0" />
  <parameter name="pf0_intr_line_hwtcl" value="0" />
  <parameter name="base_counter_sel" value="count_clk_62p5" />
  <parameter name="pf3_intr_line_hwtcl" value="0" />
  <parameter name="pf6_subsystem_vendor_id_hwtcl" value="0" />
  <parameter name="pf3_vendor_id_hwtcl" value="0" />
  <parameter name="dma_width_hwtcl" value="256" />
  <parameter name="tlp_inspector_use_thin_rx_master" value="0" />
  <parameter name="rxbuf_ecc_corr_mask_dis" value="enable" />
  <parameter name="dis_cplovf" value="disable" />
  <parameter name="gen3_coeff_17_preset_hint" value="0" />
  <parameter name="rstctrl_fref_clk_select" value="ch0_sel" />
  <parameter name="pf2_virtio_pciconfig_access_bar_indicator_hwtcl" value="0" />
  <parameter name="pf3_virtio_capability_present_hwtcl" value="0" />
  <parameter name="total_vf_count_width_hwtcl" value="1" />
  <parameter name="slot_number" value="0" />
  <parameter name="cg_impl_cra_av_slave_port_hwtcl" value="0" />
  <parameter name="force_tx_coeff_preset_lpbk" value="false" />
  <parameter name="pf0_vf_count_user_hwtcl" value="0" />
  <parameter name="gen3_coeff_20_preset_hint" value="0" />
  <parameter name="pf6_virtio_notification_structure_length_hwtcl" value="0" />
  <parameter name="pf0_extra_bar_size_hwtcl" value="12" />
  <parameter name="msix_table_size_hwtcl" value="0" />
  <parameter name="ecrc_check_capable_hwtcl" value="0" />
  <parameter name="pf1_virtio_isrstatus_bar_offset_hwtcl" value="0" />
  <parameter name="app_msi_mask_pf_hwtcl" value="32" />
  <parameter name="pf6_vendor_id_hwtcl" value="0" />
  <parameter name="arb_upfc_30us_counter" value="0" />
  <parameter name="gen3_coeff_3_ber_meas_hwtcl" value="12ms" />
  <parameter name="gen3_coeff_13_preset_hint" value="0" />
  <parameter name="gen3_coeff_24_preset_hint" value="7" />
  <parameter name="disable_link_x2_support" value="false" />
  <parameter name="pf6_virtio_devspecific_structure_length_hwtcl" value="0" />
  <parameter name="pf2_msix_table_size_hwtcl" value="0" />
  <parameter name="atomic_op_routing" value="false" />
  <parameter name="pf1_virtio_notification_bar_indicator_hwtcl" value="0" />
  <parameter name="gen3_coeff_1_reqber" value="0" />
  <parameter name="bar3_address_width_hwtcl" value="0" />
  <parameter name="msix_table_size" value="0" />
  <parameter name="bfm_drive_interface_control_hwtcl" value="0" />
  <parameter name="pf1_tph_dev_specific_mode_support_hwtcl" value="0" />
  <parameter name="pf1_virtio_isrstatus_bar_indicator_hwtcl" value="0" />
  <parameter name="pf3vf_virtio_devspecific_bar_indicator_hwtcl" value="0" />
  <parameter name="bar1_type_hwtcl" value="Disabled" />
  <parameter name="core_clk_source" value="pll_fixed_clk" />
  <parameter name="data_width_integer_hwtcl" value="256" />
  <parameter name="pf2_virtio_devspecific_bar_indicator_hwtcl" value="0" />
  <parameter name="eie_before_nfts_count" value="4" />
  <parameter name="txrate_adv" value="capability" />
  <parameter name="pf6_virtio_devspecific_bar_indicator_hwtcl" value="0" />
  <parameter name="pf1vf_virtio_cmn_config_bar_offset_hwtcl" value="0" />
  <parameter name="gen3_coeff_8_preset_hint" value="0" />
  <parameter name="pf4_bar3_prefetchable_hwtcl" value="1" />
  <parameter name="rpltim_set" value="true" />
  <parameter name="pf1vf_virtio_isrstatus_bar_offset_hwtcl" value="0" />
  <parameter name="pf4_bar1_prefetchable_hwtcl" value="1" />
  <parameter name="pf2_revision_id_hwtcl" value="0" />
  <parameter name="pf0_vf_subsystem_device_id_hwtcl" value="0" />
  <parameter name="bar5_address_width_hwtcl" value="0" />
  <parameter name="gen3_coeff_4_preset_hint" value="7" />
  <parameter name="gen3_rxfreqlock_counter" value="0" />
  <parameter name="rxdl_bad_sop_eop_filter_dis" value="rxdlbug1_enable_both" />
  <parameter name="pf2vf_virtio_isrstatus_bar_indicator_hwtcl" value="0" />
  <parameter name="pf1vf_virtio_isrstatus_bar_indicator_hwtcl" value="0" />
  <parameter name="pf1_virtio_notify_off_multiplier_hwtcl" value="0" />
  <parameter name="skp_os_gen3_count" value="0" />
  <parameter name="early_dl_up" value="false" />
  <parameter name="gen3_coeff_6_reqber" value="0" />
  <parameter name="pf3_msix_pba_offset_hwtcl" value="0" />
  <parameter name="gen3_coeff_21_reqber" value="0" />
  <parameter name="pf6_bar0_size_hwtcl" value="12" />
  <parameter name="pf1_bar0_type_hwtcl" value="1" />
  <parameter name="flow_control_timeout_count" value="200" />
  <parameter name="pf2vf_virtio_capability_present_hwtcl" value="0" />
  <parameter name="pf0vf_virtio_notification_bar_indicator_hwtcl" value="0" />
  <parameter name="jtag_id" value="0" />
  <parameter name="gen3_coeff_20" value="196609" />
  <parameter name="pf2_msix_table_offset_hwtcl" value="0" />
  <parameter name="gen3_coeff_21" value="196609" />
  <parameter name="rstctrl_tx_lcff_pll_lock_select" value="ch34_sel_lcff_pll_lock" />
  <parameter name="gen3_coeff_22" value="196609" />
  <parameter name="gen3_coeff_23" value="196609" />
  <parameter name="pf1_bar4_size_hwtcl" value="12" />
  <parameter name="gen3_coeff_24" value="196609" />
  <parameter name="pf3_bar3_prefetchable_hwtcl" value="1" />
  <parameter name="rstctrl_rx_pcs_rst_n_select" value="ch01234567_out_rx_pcs_rst" />
  <parameter name="pf7_bar4_size_hwtcl" value="12" />
  <parameter name="gen3_coeff_errchk" value="enable" />
  <parameter name="pf0_vf_bar4_type_hwtcl" value="1" />
  <parameter name="d1_support" value="false" />
  <parameter name="pf0_virtio_capability_present_hwtcl" value="0" />
  <parameter name="pf3vf_virtio_pciconfig_access_bar_offset_hwtcl" value="0" />
  <parameter name="pf0_virtio_notify_off_multiplier_hwtcl" value="0" />
  <parameter name="pf7_msix_table_offset_hwtcl" value="0" />
  <parameter name="pf0_bar0_size_hwtcl" value="12" />
  <parameter name="pf5_exprom_bar_size_hwtcl" value="12" />
  <parameter name="not_use_k_gbl_bits" value="not_used_k_gbl" />
  <parameter name="gen3_preset_coeff_10" value="3210" />
  <parameter name="gen3_preset_coeff_11" value="84480" />
  <parameter name="pf0_virtio_notification_bar_indicator_hwtcl" value="0" />
  <parameter name="pf5_bar2_present_hwtcl" value="0" />
  <parameter name="gen3_coeff_17" value="196608" />
  <parameter name="gen3_coeff_18" value="196609" />
  <parameter name="flr_capability" value="false" />
  <parameter name="gen3_coeff_19" value="196609" />
  <parameter name="pf6_virtio_isrstatus_bar_offset_hwtcl" value="0" />
  <parameter name="cseb_config_bypass_hwtcl" value="0" />
  <parameter name="rstctrl_tx_pcs_rst_n_select" value="ch01234567_out_tx_pcs_rst" />
  <parameter name="pf2_bar2_present_hwtcl" value="0" />
  <parameter name="pf1_vf_bar0_present_hwtcl" value="0" />
  <parameter name="gen3_coeff_10" value="0" />
  <parameter name="gen3_coeff_11" value="0" />
  <parameter name="gen3_coeff_12" value="0" />
  <parameter name="slave_address_map_2_hprxm_hwtcl" value="0" />
  <parameter name="gen3_coeff_13" value="0" />
  <parameter name="deemphasis_enable_hwtcl" value="0" />
  <parameter name="gen3_coeff_14" value="0" />
  <parameter name="pf3_bar0_prefetchable_hwtcl" value="1" />
  <parameter name="gen3_coeff_15" value="0" />
  <parameter name="gen3_coeff_16" value="0" />
  <parameter name="g3_ltssm_eq_dbg" value="false" />
  <parameter name="pf2vf_virtio_isrstatus_structure_length_hwtcl" value="0" />
  <parameter name="pf7_bar0_type_hwtcl" value="1" />
  <parameter name="register_pipe_signals" value="true" />
  <parameter name="pf3_vf_bar1_prefetchable_hwtcl" value="1" />
  <parameter name="rx_ptr0_posted_dpram_max" value="2007" />
  <parameter name="pf5_bar4_type_hwtcl" value="1" />
  <parameter name="pf6_bar5_prefetchable_hwtcl" value="1" />
  <parameter name="gen3_coeff_6_ber_meas" value="0" />
  <parameter name="eco_fb332688_dis" value="false" />
  <parameter name="bar5_type" value="bar5_disable" />
  <parameter name="enable_soft_dfe" value="0" />
  <parameter name="pf7_msix_pba_offset_hwtcl" value="0" />
  <parameter name="bar1_type" value="bar1_disable" />
  <parameter name="g3_coeff_done_tmout" value="enable" />
  <parameter name="pf0vf_virtio_devspecific_bar_offset_hwtcl" value="0" />
  <parameter name="pf6_bar2_prefetchable_hwtcl" value="1" />
  <parameter name="pf0_virtio_devspecific_structure_length_hwtcl" value="0" />
  <parameter name="app_msi_addr_pf_hwtcl" value="64" />
  <parameter name="gen2_pma_pll_usage" value="not_applicaple" />
  <parameter name="cvp_data_encrypted" value="false" />
  <parameter name="pf6_msix_pba_bir_hwtcl" value="0" />
  <parameter name="gen3_coeff_13_sel" value="preset_13" />
  <parameter name="bar1_address_width_hwtcl" value="0" />
  <parameter name="rstctrl_rx_pcs_rst_n_inv" value="false" />
  <parameter name="pf3_vf_msix_pba_bir_hwtcl" value="0" />
  <parameter name="single_rx_detect" value="detect_all_lanes" />
  <parameter name="pf3_virtio_isrstatus_structure_length_hwtcl" value="0" />
  <parameter name="pf5_bar3_size_hwtcl" value="12" />
  <parameter name="enable_l0s_aspm" value="false" />
  <parameter name="g3_force_ber_min" value="true" />
  <parameter name="endpoint_l1_latency" value="0" />
  <parameter name="pf0_ats_invalidate_queue_depth_hwtcl" value="0" />
  <parameter name="pf6_revision_id_hwtcl" value="0" />
  <parameter name="pf4_virtio_pciconfig_access_structure_length_hwtcl" value="0" />
  <parameter name="pf0_vf_bar3_size_hwtcl" value="12" />
  <parameter name="pf0vf_virtio_pciconfig_access_bar_indicator_hwtcl" value="0" />
  <parameter name="link2csr_width_hwtcl" value="16" />
  <parameter name="pf7_subclass_code_hwtcl" value="0" />
  <parameter name="pf1_bar0_present_hwtcl" value="0" />
  <parameter name="pf2_vf_bar0_size_hwtcl" value="12" />
  <parameter name="gen3_preset_coeff_1" value="64320" />
  <parameter name="pf2_vf_bar2_prefetchable_hwtcl" value="1" />
  <parameter name="sameclock_nfts_count" value="128" />
  <parameter name="user_id_hwtcl" value="0" />
  <parameter name="subsystem_device_id" value="0" />
  <parameter name="gen3_coeff_17_ber_meas" value="0" />
  <parameter name="bar3_address_width_mux_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_7" value="3336" />
  <parameter name="pf2_vf_bar3_present_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_6" value="3462" />
  <parameter name="msi_masking_capable" value="false" />
  <parameter name="gen3_coeff_delay_count" value="125" />
  <parameter name="gen3_preset_coeff_9" value="35592" />
  <parameter name="gen3_preset_coeff_8" value="51846" />
  <parameter name="rstctrl_tx_pcs_rst_n_inv" value="false" />
  <parameter name="pf2_vf_bar5_prefetchable_hwtcl" value="1" />
  <parameter name="enable_rx_reordering" value="true" />
  <parameter name="gen3_preset_coeff_3" value="52224" />
  <parameter name="pf0_exprom_bar_present_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_2" value="44160" />
  <parameter name="gen3_preset_coeff_5" value="3840" />
  <parameter name="pf5_virtio_notification_bar_offset_hwtcl" value="0" />
  <parameter name="gen3_preset_coeff_4" value="36096" />
  <parameter name="pf0_vf_bar1_size_hwtcl" value="12" />
  <parameter name="pf3_exprom_bar_present_hwtcl" value="0" />
  <parameter name="rx_trunc_patch_dis" value="enable" />
  <parameter name="pf2_bar2_prefetchable_hwtcl" value="1" />
  <parameter name="l1_exit_latency_diffclock" value="0" />
  <parameter name="gen3_coeff_12_ber_meas" value="0" />
  <parameter name="pf6_exprom_bar_present_hwtcl" value="0" />
  <parameter name="app_msi_req_fn_hwtcl" value="8" />
  <parameter name="pf2_msi_multi_message_capable_hwtcl" value="4" />
  <parameter name="gen3_coeff_24_ber_meas" value="0" />
  <parameter name="pf4_revision_id_hwtcl" value="0" />
  <parameter name="gen3_coeff_16_preset_hint" value="0" />
  <parameter name="pf2_vf_bar2_size_hwtcl" value="12" />
  <parameter name="ena_ido_cpl" value="false" />
  <parameter name="gen3_coeff_19_sel" value="preset_19" />
  <parameter name="aspm_config_management" value="true" />
  <parameter name="vendor_id_hwtcl" value="4466" />
  <parameter name="pf3_device_id_hwtcl" value="0" />
  <parameter name="g3_dn_tx_preset_eqlz_0" value="0" />
  <parameter name="ast_trs_txmty_width_hwtcl" value="32" />
  <parameter name="g3_dn_tx_preset_eqlz_1" value="0" />
  <parameter name="g3_dn_tx_preset_eqlz_2" value="0" />
  <parameter name="rstctl_ltssm_dis" value="false" />
  <parameter name="g3_dn_tx_preset_eqlz_3" value="0" />
  <parameter name="g3_dn_tx_preset_eqlz_4" value="0" />
  <parameter name="g3_dn_tx_preset_eqlz_5" value="0" />
  <parameter name="g3_dn_tx_preset_eqlz_6" value="0" />
  <parameter name="pf3_revision_id_hwtcl" value="0" />
  <parameter name="errmgt_fcpe_patch_dis" value="enable" />
  <parameter name="g3_dn_tx_preset_eqlz_7" value="0" />
  <parameter name="rxdl_lcrc_patch_dis" value="rxdlbug3_enable_both" />
  <parameter name="set_pld_clk_x1_625MHz_hwtcl" value="0" />
  <parameter name="vsec_cap" value="0" />
  <parameter name="pf3_vf_device_id_hwtcl" value="0" />
  <parameter name="cfgbp_req_recov_disable" value="false" />
  <parameter name="vc0_clk_enable" value="true" />
  <parameter name="g3_force_ber_max" value="false" />
  <parameter name="pld_in_use_reg" value="false" />
  <parameter name="pf3_vf_msix_tbl_bir_hwtcl" value="0" />
  <parameter name="advance_error_reporting" value="enable" />
  <parameter name="pf2_virtio_cmn_config_structure_length_hwtcl" value="0" />
  <parameter name="txdl_fair_arbiter_counter" value="0" />
  <parameter name="enable_ch0_pclk_out" value="pclk_central" />
  <parameter name="enable_completion_timeout_disable" value="true" />
  <parameter name="pf2_virtio_pciconfig_access_structure_length_hwtcl" value="0" />
  <parameter name="pf1_virtio_cmn_config_bar_indicator_hwtcl" value="0" />
  <parameter name="data_width_integer_rxm_txs_hwtcl" value="32" />
  <parameter name="cvp_clk_reset" value="false" />
  <parameter name="avmm_dprio_broadcast_en_csr_ctrl" value="disable" />
  <parameter name="device_id_hwtcl" value="57347" />
  <parameter name="pf0_vf_bar2_type_hwtcl" value="1" />
  <parameter
     name="rstctrl_chnl_cal_done_select"
     value="ch01234567_out_chnl_cal_done" />
  <parameter name="pf2_bar1_size_hwtcl" value="12" />
  <parameter name="avmm_force_inter_sel_csr_ctrl" value="disable" />
  <parameter name="gen3_coeff_14_preset_hint" value="0" />
  <parameter name="g3_pause_ltssm_rec_en" value="disable" />
  <parameter name="pf3_virtio_notify_off_multiplier_hwtcl" value="0" />
  <parameter name="pf1vf_virtio_notification_structure_length_hwtcl" value="0" />
  <parameter name="vc0_rx_flow_ctrl_compl_data" value="0" />
  <parameter name="rcfg_jtag_enable_hwtcl" value="0" />
  <parameter name="pf0_vf_bar1_prefetchable_hwtcl" value="1" />
  <parameter name="gen3_coeff_14_sel" value="preset_14" />
  <parameter name="pf5_vendor_id_hwtcl" value="0" />
  <parameter name="pf2_subsystem_device_id_hwtcl" value="0" />
  <parameter name="pf0_vf_bar5_prefetchable_hwtcl" value="1" />
  <parameter name="pf1_exprom_bar_size_hwtcl" value="12" />
  <parameter name="en_phystatus_dly" value="false" />
  <parameter name="pf6_pci_prog_intfc_byte_hwtcl" value="0" />
  <parameter name="errmgt_fep_patch_dis" value="enable" />
  <parameter name="gen3_skip_ph2_ph3" value="false" />
  <parameter name="targeted_devkit_hwtcl" value="Arria 10 GX FPGA Development Kit" />
  <parameter name="pf2vf_virtio_devspecific_bar_offset_hwtcl" value="0" />
  <parameter name="pf5_bar1_prefetchable_hwtcl" value="1" />
  <parameter name="pf2_bar4_present_hwtcl" value="0" />
  <parameter name="rstctrl_tx_pma_syncp_inv" value="false" />
  <parameter name="pf7_pci_prog_intfc_byte_hwtcl" value="0" />
  <parameter name="pf3_subsystem_device_id_hwtcl" value="0" />
  <parameter name="avmm_cvp_inter_sel_csr_ctrl" value="disable" />
  <parameter name="msix_table_offset_hwtcl" value="0" />
  <parameter name="gen3_coeff_23_nxtber_more" value="0" />
  <parameter name="pf0_bar5_present_hwtcl" value="0" />
  <parameter name="pf2_vf_tph_st_table_size_hwtcl" value="63" />
  <parameter name="pf0_bar1_prefetchable_hwtcl" value="1" />
  <parameter name="pf1_vf_bar2_present_hwtcl" value="0" />
  <parameter name="pf6_bar2_size_hwtcl" value="12" />
  <parameter name="bar1_type_integer_hwtcl" value="0" />
  <parameter name="pf1_msix_table_bir_hwtcl" value="0" />
  <parameter name="pf5_bar4_prefetchable_hwtcl" value="1" />
  <parameter name="pf6_bar4_present_hwtcl" value="0" />
  <parameter name="pf0_vf_tph_st_table_location_hwtcl" value="0" />
  <parameter name="gen3_coeff_11_ber_meas" value="0" />
  <parameter
     name="rx_buffer_post_credit_alloc_display"
     value="Header:n/a Data:n/a" />
  <parameter name="pf5_bar5_prefetchable_hwtcl" value="1" />
  <parameter name="pf5_bar4_present_hwtcl" value="0" />
  <parameter name="pf7_revision_id_hwtcl" value="0" />
  <parameter name="gen3_coeff_18_ber_meas" value="0" />
  <parameter name="pf0_bar2_size_hwtcl" value="12" />
  <parameter name="pf0vf_virtio_isrstatus_bar_offset_hwtcl" value="0" />
  <parameter name="pf3_bar5_present_hwtcl" value="0" />
  <parameter name="pf3_subclass_code_hwtcl" value="0" />
  <parameter name="cseb_extend_pci" value="false" />
  <parameter name="bar4_type_hwtcl" value="Disabled" />
  <parameter name="rstctrl_1us_count_fref_clk" value="100" />
  <parameter name="class_code" value="16711680" />
  <parameter name="gen3_reset_eieos_cnt_bit" value="false" />
  <parameter name="cg_enable_a2p_interrupt_hwtcl" value="0" />
  <parameter name="pf3vf_virtio_devspecific_bar_offset_hwtcl" value="0" />
  <parameter name="pf6_bar1_prefetchable_hwtcl" value="1" />
  <parameter name="gen3_coeff_17_nxtber_more" value="0" />
  <parameter name="pf7_virtio_cmn_config_structure_length_hwtcl" value="0" />
  <parameter name="pf0_vf_bar2_prefetchable_hwtcl" value="1" />
  <parameter name="msix_pba_offset_hwtcl" value="0" />
  <parameter name="gen3_coeff_14_nxtber_more" value="0" />
  <parameter name="pf1_virtio_notification_bar_offset_hwtcl" value="0" />
  <parameter name="pclk_out_sel" value="pclk" />
  <parameter name="dft_clock_obsrv_en" value="disable" />
  <parameter name="internal_controller_hwtcl" value="1" />
  <parameter name="pf2_msix_table_bir_hwtcl" value="0" />
  <parameter name="core_clk_divider" value="div_2" />
  <parameter name="pf3_bar3_present_hwtcl" value="0" />
  <parameter name="gen123_lane_rate_mode" value="gen1_gen2_gen3" />
  <parameter name="set_capability_reg_enable_hwtcl" value="0" />
  <parameter name="include_virtio_capabilities_hwtcl" value="0" />
  <parameter name="gen3_scrdscr_bypass" value="false" />
  <parameter name="pf3_vf_count_user_hwtcl" value="0" />
  <parameter name="pf2_virtio_cmn_config_bar_offset_hwtcl" value="0" />
  <parameter name="force_gen1_dis" value="false" />
  <parameter name="sup_mode" value="user_mode" />
  <parameter name="st_signal_width_integer_hwtcl" value="1" />
  <parameter name="pf5_subsystem_vendor_id_hwtcl" value="0" />
  <parameter name="rx_buffer_credit_alloc" value="low" />
  <parameter name="pf0_virtio_cmn_config_structure_length_hwtcl" value="0" />
  <parameter name="gen3_coeff_22_nxtber_less" value="7" />
  <parameter name="d3_cold_pme" value="false" />
  <parameter name="egress_block_err_report_ena" value="false" />
  <parameter name="pf2_vf_bar5_present_hwtcl" value="0" />
  <parameter name="cseb_config_bypass" value="disable" />
  <parameter name="pf1_bar2_present_hwtcl" value="0" />
  <parameter name="pf3_vf_bar2_type_hwtcl" value="1" />
  <parameter name="pf5_interrupt_pin_hwtcl" value="inta" />
  <parameter name="slot_clock_cfg_hwtcl" value="1" />
  <parameter name="gen3_coeff_5_nxtber_more" value="0" />
  <parameter name="pf1vf_virtio_devspecific_bar_indicator_hwtcl" value="0" />
  <parameter name="pf1_vf_tph_st_table_size_hwtcl" value="63" />
  <parameter name="pf2_intr_line_hwtcl" value="0" />
  <parameter name="bar2_type" value="bar2_64bit_prefetch_mem" />
  <parameter name="pf5_virtio_isrstatus_bar_offset_hwtcl" value="0" />
  <parameter name="pf2vf_virtio_cmn_config_structure_length_hwtcl" value="0" />
  <parameter name="gen3_coeff_18_sel" value="preset_18" />
  <parameter name="bar4_address_width_mux_hwtcl" value="0" />
  <parameter name="reconfig_address_width_integer_hwtcl" value="13" />
  <parameter name="pf4_vf_subsystem_device_id_hwtcl" value="0" />
  <parameter name="pf1_msix_table_offset_hwtcl" value="0" />
  <parameter name="gen3_coeff_21_ber_meas" value="0" />
  <parameter name="gen3_coeff_8_nxtber_more" value="0" />
  <parameter name="gen3_coeff_19_nxtber_less" value="0" />
  <parameter name="pf0_virtio_isrstatus_structure_length_hwtcl" value="0" />
  <parameter name="d3_hot_pme" value="false" />
  <parameter name="gen3_coeff_3_ber_meas" value="16" />
  <parameter name="pcie_spec_1p0_compliance" value="spec_1p1" />
  <parameter name="pf2_device_id_hwtcl" value="0" />
  <parameter name="pf0_virtio_cmn_config_bar_offset_hwtcl" value="0" />
  <parameter name="pf0vf_virtio_device_specific_cap_present_hwtcl" value="0" />
  <parameter name="pf1_subsystem_vendor_id_hwtcl" value="0" />
  <parameter name="pf7_bar2_size_hwtcl" value="12" />
  <parameter name="gen3_coeff_16_nxtber_less" value="0" />
  <parameter name="enable_slot_register" value="false" />
  <parameter name="cseb_min_error_checking" value="false" />
  <parameter name="rstctrl_timer_a_type" value="a_timer_fref_cycles" />
  <parameter name="vf_ats_support_hwtcl" value="0" />
  <parameter name="gen3_coeff_11_nxtber_less" value="0" />
  <parameter name="pf2_vf_bar1_present_hwtcl" value="0" />
  <parameter name="pf2_vf_bar0_type_hwtcl" value="1" />
  <parameter name="gen3_coeff_15_sel" value="preset_15" />
  <parameter name="pf7_bar1_present_hwtcl" value="0" />
  <parameter name="pf2_bar2_type_hwtcl" value="1" />
  <parameter name="io_window_addr_width_hwtcl" value="0" />
  <parameter name="pf6_msi_multi_message_capable_hwtcl" value="4" />
  <parameter name="pf5_virtio_device_specific_cap_present_hwtcl" value="0" />
  <parameter name="pf1_vf_bar0_size_hwtcl" value="12" />
  <parameter name="cg_a2p_addr_map_num_entries_hwtcl" value="2" />
  <parameter name="bar0_address_width_hwtcl" value="28" />
  <parameter name="cseb_disable_auto_crs" value="false" />
  <parameter name="enable_rx_buffer_checking" value="false" />
  <parameter name="pf7_bar2_prefetchable_hwtcl" value="1" />
  <parameter name="msix_pba_offset" value="0" />
  <parameter name="pf1_vf_tph_dev_specific_mode_support_hwtcl" value="0" />
  <parameter name="pf2_msix_pba_bir_hwtcl" value="0" />
  <parameter name="pf2_vf_tph_dev_specific_mode_support_hwtcl" value="0" />
  <parameter name="cseb_autonomous_hwtcl" value="0" />
  <parameter name="pf3_vf_tph_dev_specific_mode_support_hwtcl" value="0" />
  <parameter name="operating_voltage" value="standard" />
  <parameter name="pf1_virtio_pciconfig_access_bar_offset_hwtcl" value="0" />
  <parameter name="pf5_virtio_notify_off_multiplier_hwtcl" value="0" />
  <parameter name="pf2_bar4_size_hwtcl" value="12" />
  <parameter name="pf5_bar0_present_hwtcl" value="0" />
  <parameter name="pf2_vf_msix_tbl_size_hwtcl" value="0" />
  <parameter name="pf0_vf_tph_dev_specific_mode_support_hwtcl" value="0" />
  <parameter name="pf_enable_function_msix_support_hwtcl" value="0" />
  <parameter name="pf2_bar3_prefetchable_hwtcl" value="1" />
  <parameter name="gen3_coeff_8_reqber" value="0" />
  <parameter name="gen3_coeff_3_reqber" value="31" />
  <parameter name="pf1vf_virtio_notify_off_multiplier_hwtcl" value="0" />
  <parameter name="pf2_vf_bar5_size_hwtcl" value="12" />
  <parameter name="bar4_address_width_hwtcl" value="0" />
  <parameter name="interface_type_integer_hwtcl" value="1" />
  <parameter name="cseb_route_to_avl_rx_st" value="cseb" />
  <parameter name="cvp_data_compressed" value="false" />
  <parameter name="ena_ido_req" value="false" />
  <parameter name="pf3_vf_bar4_present_hwtcl" value="0" />
  <parameter name="pf4_bar4_prefetchable_hwtcl" value="1" />
  <parameter name="gen3_coeff_19_preset_hint" value="0" />
  <parameter name="pf0_virtio_isrstatus_bar_indicator_hwtcl" value="0" />
  <parameter name="ast_trs_rxdesc_width_hwtcl" value="256" />
  <parameter name="slot_power_scale_hwtcl" value="0" />
  <parameter name="pf1_class_code_hwtcl" value="0" />
  <parameter name="export_fpll_output_to_top_level_hwtcl" value="0" />
  <parameter name="port_link_number" value="1" />
  <parameter name="pf1_virtio_isrstatus_structure_length_hwtcl" value="0" />
  <parameter name="pf2_vf_tph_int_mode_support_hwtcl" value="0" />
  <parameter name="pf1_vf_bar3_size_hwtcl" value="12" />
  <parameter name="acknack_set" value="false" />
  <parameter name="enable_pipe32_phyip_ser_driver_hwtcl" value="0" />
  <parameter name="pf5_revision_id_hwtcl" value="0" />
  <parameter name="pf3_vf_msix_pba_offset_hwtcl" value="0" />
  <parameter name="pf0vf_virtio_notification_structure_length_hwtcl" value="0" />
  <parameter name="pf0_virtio_devspecific_bar_offset_hwtcl" value="0" />
  <parameter name="pf0_bar5_size_hwtcl" value="12" />
  <parameter name="pf6_bar5_size_hwtcl" value="12" />
  <parameter name="pcie_mode" value="ep_native" />
  <parameter name="pf1_bar2_prefetchable_hwtcl" value="1" />
  <parameter name="gen3_coeff_17_sel" value="preset_17" />
  <parameter name="total_pf_count_hwtcl" value="1" />
  <parameter name="pf1_bar2_size_hwtcl" value="12" />
  <parameter name="pf4_virtio_capability_present_hwtcl" value="0" />
  <parameter name="pf0_virtio_isrstatus_bar_offset_hwtcl" value="0" />
  <parameter name="pf5_bar0_size_hwtcl" value="12" />
  <parameter name="gen3_coeff_11_preset_hint" value="0" />
  <parameter name="gen3_coeff_22_preset_hint" value="0" />
  <parameter name="pf3_vf_bar2_prefetchable_hwtcl" value="1" />
  <parameter name="link_width_hwtcl" value="x8" />
  <parameter name="pf7_virtio_cmn_config_bar_offset_hwtcl" value="0" />
  <parameter name="msix_table_offset" value="0" />
  <parameter name="pf3_vf_bar2_present_hwtcl" value="0" />
  <parameter name="txs_addr_width_integer_hwtcl" value="40" />
  <parameter name="enable_hip_status_for_avmm_hwtcl" value="0" />
  <parameter name="gen3_coeff_15_reqber" value="0" />
  <parameter name="l0s_adj_rply_timer_dis" value="enable" />
  <parameter name="pf7_class_code_hwtcl" value="0" />
  <parameter name="gen3_coeff_10_reqber" value="0" />
  <parameter name="cfg_num_vf_width_hwtcl" value="8" />
  <parameter name="pf4_bar4_type_hwtcl" value="1" />
  <parameter name="pf2vf_virtio_device_specific_cap_present_hwtcl" value="0" />
  <parameter name="gen3_coeff_20_nxtber_more" value="0" />
  <parameter name="sriov2_en" value="0" />
  <parameter name="pf4_virtio_isrstatus_bar_indicator_hwtcl" value="0" />
  <parameter name="hip_ac_pwr_clk_freq_in_hz" value="250000000" />
  <parameter name="pf6_vf_subsystem_device_id_hwtcl" value="0" />
  <parameter name="pf4_bar0_prefetchable_hwtcl" value="1" />
  <parameter name="gen2_sameclock_nfts_count" value="255" />
  <parameter name="pf0vf_virtio_cmn_config_bar_offset_hwtcl" value="0" />
  <parameter name="extended_format_field" value="true" />
  <parameter name="gen3_coeff_2_nxtber_less" value="2" />
  <parameter name="gen3_coeff_2_preset_hint" value="7" />
  <parameter name="pf3_bar1_size_hwtcl" value="12" />
  <parameter name="lane_rate_hwtcl" value="Gen3 (8.0 Gbps)" />
  <parameter name="use_tx_cons_cred_sel_hwtcl" value="0" />
  <parameter name="pf6_virtio_pciconfig_access_structure_length_hwtcl" value="0" />
  <parameter
     name="iei_enable_settings"
     value="gen3_infei_infsd_gen2_infsd_gen1_infsd_sd" />
  <parameter name="pf6_msix_table_size_hwtcl" value="0" />
  <parameter name="rec_frqlk_mon_en" value="disable" />
  <parameter name="extended_tag_field_hwtcl" value="32" />
  <parameter name="pf2_virtio_isrstatus_structure_length_hwtcl" value="0" />
  <parameter name="enable_nobar_slection_hwtcl" value="0" />
  <parameter name="pf_tph_support_hwtcl" value="0" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/top_DUT_altera_pcie_a10_hip_191_5igssfy.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_a10_hip_pipen1b.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_sc_bitsync.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_reset_delay_sync.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_rs_a10_hip.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_a10_hip_pllnphy.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/skp_det_g3.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altera_xcvr_functions.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/debug/stp/alt_pcie_hip_a10.xml"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/debug/stp/build_stp.tcl"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_tlp_inspector_a10.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_tlp_inspector_cseb_a10.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_tlp_inspector_monitor_a10.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_tlp_inspector_trigger_a10.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_tlp_inspector_pcsig_drive_a10.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_a10_gbfifo.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_a10_scfifo_ext.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_scfifo_a10.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altera_pci_express.sdc"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcierd_hip_rs.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_256_app.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_hip_interface.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_rxm.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_txs.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_rd.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_wr_2.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_wr_readmem_2.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_wr_tlpgen_2.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_wr_wdalign_2.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav128_dma_wr.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav128_dma_wr_readmem.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav128_dma_wr_tlpgen.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav128_dma_wr_wdalign.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_arbiter.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_cra.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_fifo.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_hprxm_rdwr.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_hprxm_cpl.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_hprxm_txctrl.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_hprxm.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_rxm_2_dma_controller_decode.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/dma_controller.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_dynamic_control.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/top_DUT_altera_pcie_a10_hip_191_5igssfy.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_a10_hip_pipen1b.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_sc_bitsync.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_reset_delay_sync.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_rs_a10_hip.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_a10_hip_pllnphy.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/skp_det_g3.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altera_xcvr_functions.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/debug/stp/alt_pcie_hip_a10.xml"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/debug/stp/build_stp.tcl"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_tlp_inspector_a10.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_tlp_inspector_cseb_a10.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_tlp_inspector_monitor_a10.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_tlp_inspector_trigger_a10.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_tlp_inspector_pcsig_drive_a10.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_a10_gbfifo.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_a10_scfifo_ext.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_scfifo_a10.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altera_pci_express.sdc"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcierd_hip_rs.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_256_app.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_hip_interface.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_rxm.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_txs.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_rd.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_wr_2.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_wr_readmem_2.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_wr_tlpgen_2.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_wr_wdalign_2.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav128_dma_wr.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav128_dma_wr_readmem.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav128_dma_wr_tlpgen.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav128_dma_wr_wdalign.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_arbiter.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_cra.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_fifo.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_hprxm_rdwr.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_hprxm_cpl.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_hprxm_txctrl.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcieav_dma_hprxm.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_rxm_2_dma_controller_decode.v"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/dma_controller.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/altpcie_dynamic_control.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/altera_pcie/altera_pcie_a10_hip/altera_pcie_a10_hip_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="top_DUT" as="DUT" />
  <messages>
   <message level="Info" culprit="top_DUT">"Generating: top_DUT_altera_pcie_a10_hip_191_5igssfy"</message>
   <message level="Info" culprit="phy_g3x8">"Generating: phy_g3x8"</message>
   <message level="Info" culprit="fpll_g3">"Generating: fpll_g3"</message>
   <message level="Info" culprit="lcpll_g3xn">"Generating: lcpll_g3xn"</message>
   <message level="Info" culprit="top_DUT">"Generating: phy_g3x8"</message>
   <message level="Info" culprit="top_DUT">"Generating: top_DUT_altera_xcvr_native_a10_191_o3savxa"</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="phy_g3x8">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="phy_g3x8">Validating reconfiguration profile 0</message>
   <message level="Info" culprit="phy_g3x8">When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.</message>
   <message level="Info" culprit="phy_g3x8"><![CDATA[<html><font color="blue">Note - </font>When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure]]></message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Info" culprit="phy_g3x8">Current IP configuration matches reconfiguration profile 0</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Info" culprit="phy_g3x8">For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.</message>
   <message level="Warning" culprit="phy_g3x8">The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.</message>
   <message level="Info" culprit="phy_g3x8">Building configuration data for reconfiguration profile 1</message>
   <message level="Info" culprit="phy_g3x8">Validating reconfiguration profile 1</message>
   <message level="Info" culprit="phy_g3x8"><![CDATA[<html><font color="blue">Note - </font>When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure]]></message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Info" culprit="phy_g3x8">Current IP configuration matches reconfiguration profile 1</message>
   <message level="Info" culprit="phy_g3x8">For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.</message>
   <message level="Info" culprit="top_DUT">"Generating: fpll_g3"</message>
   <message level="Info" culprit="top_DUT">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="top_DUT">"Generating: lcpll_g3xn"</message>
   <message level="Info" culprit="top_DUT">"Generating: top_DUT_altera_xcvr_atx_pll_a10_191_5xrbkaa"</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
  </messages>
 </entity>
 <entity kind="altera_pcie_a10_hip" version="19.1" name="phy_g3x8">
  <parameter name="enable_ports_rx_prbs" value="0" />
  <parameter name="cdr_pll_f_max_pfd" value="350000000 Hz" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reset_n" value="reset_n" />
  <parameter name="pma_rx_buf_xrx_path_uc_rx_rstb" value="rx_reset_on" />
  <parameter name="enable_port_tx_enh_frame" value="0" />
  <parameter name="enh_tx_64b66b_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_wordslip" value="frmgen_wordslip_dis" />
  <parameter name="pma_rx_buf_rx_refclk_divider" value="bypass_divider" />
  <parameter name="enh_tx_frmgen_burst_enable" value="0" />
  <parameter name="hssi_krfec_rx_pcs_clr_ctrl" value="both_enabled" />
  <parameter name="hssi_tx_pcs_pma_interface_bypass_pma_txelecidle" value="false" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_odi_step_ctrl_sel" value="dprio_mode" />
  <parameter name="cdr_pll_side" value="side_unknown" />
  <parameter name="pma_adapt_adp_dfe_fxtap10_sgn" value="radp_dfe_fxtap10_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_bs_enc" value="dis_bs_enc_clk_gating" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel"
     value="uhsif_index_cram" />
  <parameter name="anlg_rx_one_stage_enable" value="s1_mode" />
  <parameter name="hssi_10g_rx_pcs_frmsync_flag_type" value="location_only" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_bypass" value="rx_sm_bypass_en" />
  <parameter name="hssi_rx_pcs_pma_interface_block_sel" value="eight_g_pcs" />
  <parameter name="hssi_fifo_rx_pcs_prot_mode" value="non_teng_mode" />
  <parameter name="pma_cgb_ser_powerdown" value="normal_poweron_ser" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_fref_clk_hz"
     value="100000000" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pma_dw_rx"
     value="pcie_g3_dyn_dw_rx" />
  <parameter name="enh_rxfifo_mode" value="Phase compensation" />
  <parameter name="hssi_10g_tx_pcs_distdwn_master" value="distdwn_master_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_prot_mode_tx"
     value="non_teng_mode_tx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_rx"
     value="ctrl_master_rx" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count_multi" value="1" />
  <parameter name="pma_rx_buf_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_rx_enh_frame_lock" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter
     name="cdr_pll_chgpmp_up_pd_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_rx_buf_one_stage_enable" value="non_s1_mode" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="l_std_rx_pld_pcs_width" value="40" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_rx_buf_xrx_path_gt_enabled" value="disable" />
  <parameter name="cdr_pll_pma_width" value="10" />
  <parameter name="enable_port_rx_polinv" value="1" />
  <parameter name="pma_rx_odi_invert_dfe_vref" value="no_inversion" />
  <parameter name="pma_tx_buf_enable_idle_tx_channel_support" value="false" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_scrambler" value="enable" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch2_src"
     value="cdr_clkin_scratch2_src_refclk_iqclk" />
  <parameter name="set_disconnect_analog_resets" value="0" />
  <parameter name="hssi_8g_rx_pcs_hip_mode" value="en_hip" />
  <parameter name="hssi_10g_tx_pcs_compin_sel" value="compin_master" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_adapt_odi_en" value="rodi_en_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en"
     value="hip_rx_enable" />
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_fifo_mode_rx"
     value="reg_rx" />
  <parameter name="l_rcfg_addr_bits" value="13" />
  <parameter
     name="hssi_10g_tx_pcs_enc64b66b_txsm_clken"
     value="enc64b66b_txsm_clk_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_block_sel" value="eightg" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_low_latency_en_rx"
     value="disable" />
  <parameter name="hssi_gen3_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="pma_cgb_x1_clock_source_sel" value="cdr_txpll_t" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pfull" value="23" />
  <parameter name="pma_tx_buf_uc_dcd_cal_status" value="uc_dcd_cal_notdone" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_type" value="bitslip_cnt" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_post_eidle_delay"
     value="cnt_200_cycles" />
  <parameter name="pma_tx_buf_term_p_tune" value="rterm_p0" />
  <parameter name="enh_rx_dispchk_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pldif_hrdrstctl_en" value="enable" />
  <parameter name="pma_rx_buf_lfeq_zero_control" value="lfeq_setting_2" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_low_latency_en_rx"
     value="disable" />
  <parameter name="pma_tx_buf_cpen_ctrl" value="cp_l0" />
  <parameter name="set_embedded_debug_enable" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period"
     value="uhsif_dcn_test_period_4" />
  <parameter name="hssi_10g_rx_pcs_frmsync_bypass" value="frmsync_bypass_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="pma_rx_dfe_oc_sa_d0c0" value="0" />
  <parameter name="enable_port_rx_enh_fifo_align_val" value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="pma_adapt_adp_spec_avg_window" value="radp_spec_avg_window_4" />
  <parameter name="pma_adapt_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_pipeln" value="rx_sm_pipeln_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="cdr_pll_cgb_div" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_err" value="dispgen_err_dis" />
  <parameter name="anlg_link" value="sr" />
  <parameter name="std_rx_word_aligner_fast_sync_status_enable" value="0" />
  <parameter name="l_rcfg_ifaces" value="1" />
  <parameter name="pma_rx_buf_vcm_sel" value="vcm_setting_03" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en"
     value="delay1_clk_disable" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_a_val" value="0" />
  <parameter name="pma_tx_ser_bonding_mode" value="x1_non_bonded" />
  <parameter name="l_enable_rx_std" value="1" />
  <parameter name="pma_tx_buf_uc_skew_cal" value="uc_skew_cal_off" />
  <parameter name="hssi_krfec_rx_pcs_parity_invalid_enum" value="8" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_gen_pat" value="prbs_gen_dis" />
  <parameter name="pma_rx_buf_power_rail_er" value="1030" />
  <parameter name="enable_port_rx_enh_fifo_cnt" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_data_source"
     value="hip_enable" />
  <parameter name="tx_pma_div_clkout_divider" value="0" />
  <parameter name="enable_ports_pipe_hclk" value="1" />
  <parameter name="is_c10" value="0" />
  <parameter name="pma_rx_buf_xrx_path_jtag_lp" value="lp_off" />
  <parameter name="hssi_common_pcs_pma_interface_pcie_hip_mode" value="hip_enable" />
  <parameter name="cdr_pll_fref_mux_select" value="fref_mux_cdr_refclk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock"
     value="uhsif_lkd_segsz_b4lock_16" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_pc_rdclk" value="dis_pc_rdclk_gating" />
  <parameter name="hssi_8g_rx_pcs_phase_comp_rdptr" value="disable_rdptr" />
  <parameter name="hssi_8g_rx_pcs_polinv_8b10b_dec" value="en_polinv_8b10b_dec" />
  <parameter name="enable_port_rx_std_rmfifo_empty" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_wait_send_syncp_fbkp" value="250" />
  <parameter name="pma_tx_buf_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="pma_rx_buf_refclk_en" value="disable" />
  <parameter name="cdr_pll_set_cdr_vco_reset" value="false" />
  <parameter name="cdr_pll_cal_vco_count_length" value="sel_8b_count" />
  <parameter
     name="hssi_tx_pcs_pma_interface_prot_mode_tx"
     value="eightg_g3_pcie_g3_hip_mode_tx" />
  <parameter
     name="hssi_pipe_gen3_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="cdr_pll_f_max_ref" value="800000000 Hz" />
  <parameter name="hssi_tx_pcs_pma_interface_pmagate_en" value="pmagate_dis" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_clk_slip_spacing" value="16" />
  <parameter
     name="hssi_common_pcs_pma_interface_dft_observation_clock_selection"
     value="dft_clk_obsrv_tx0" />
  <parameter name="hssi_10g_rx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_prot_mode_tx"
     value="pcie_g3_capable_tx" />
  <parameter name="pma_tx_buf_jtag_lp" value="lp_off" />
  <parameter name="pma_adapt_adp_dfe_fxtap11_sgn" value="radp_dfe_fxtap11_sgn_0" />
  <parameter name="enh_rx_64b66b_enable" value="0" />
  <parameter name="l_std_rx_word_count" value="4" />
  <parameter name="dbg_embedded_debug_enable" value="0" />
  <parameter name="cdr_pll_sup_mode" value="user_mode" />
  <parameter name="std_rx_word_aligner_pattern" value="380" />
  <parameter name="hssi_10g_rx_pcs_dis_signal_ok" value="dis_signal_ok_en" />
  <parameter name="hssi_common_pcs_pma_interface_wait_clk_on_off_timer" value="0" />
  <parameter name="pma_adapt_odi_vref_sel" value="rodi_vref_sel_0" />
  <parameter name="pma_tx_buf_dcd_clk_div_ctrl" value="dcd_ck_div128" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx"
     value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_ind" value="enable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_pma_dw_tx" value="pma_10b_tx" />
  <parameter name="pma_rx_dfe_oc_sa_adp1" value="0" />
  <parameter name="pma_rx_dfe_oc_sa_adp2" value="0" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="pma_tx_buf_uc_gen4" value="gen4_off" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable"
     value="uhsif_dcn_test_mode_disable" />
  <parameter name="pma_tx_buf_uc_gen3" value="gen3_off" />
  <parameter name="l_std_tx_word_count" value="4" />
  <parameter name="hssi_common_pcs_pma_interface_testout_sel" value="asn_test" />
  <parameter name="enable_port_rx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_fifo_write_ctrl" value="blklock_stops" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g3"
     value="dis_phystatus_rst_toggle_g3" />
  <parameter name="hssi_tx_pcs_pma_interface_sq_wave_num" value="sq_wave_default" />
  <parameter name="hssi_krfec_rx_pcs_receive_order" value="receive_lsb" />
  <parameter name="hssi_8g_rx_pcs_rx_refclk" value="dis_refclk_sel" />
  <parameter name="protocol_mode" value="pipe_g3" />
  <parameter name="enh_rxtxfifo_double_width" value="0" />
  <parameter name="hssi_pipe_gen1_2_phystatus_delay_val" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_fifo_mode_tx"
     value="reg_tx" />
  <parameter name="pma_adapt_adp_ctle_load_value" value="radp_ctle_load_value_0" />
  <parameter name="pma_tx_buf_vod_output_swing_ctrl" value="31" />
  <parameter name="design_environment" value="NATIVE" />
  <parameter name="hssi_8g_rx_pcs_rx_rcvd_clk" value="rcvd_clk_rcvd_clk" />
  <parameter
     name="pma_adapt_adp_spec_trans_filter"
     value="radp_spec_trans_filter_2" />
  <parameter name="hssi_common_pcs_pma_interface_ignore_sigdet_g23" value="false" />
  <parameter name="pma_tx_buf_xtx_path_initial_settings" value="true" />
  <parameter name="enable_port_rx_std_bitslip" value="0" />
  <parameter
     name="pma_cgb_select_done_master_or_slave"
     value="choose_master_pcie_sw_done" />
  <parameter name="hssi_krfec_rx_pcs_signal_ok_en" value="sig_ok_en" />
  <parameter name="pma_tx_buf_uc_txvod_cal" value="uc_tx_vod_cal_off" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_fifo_mode_rx" value="reg_rx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_operating_voltage"
     value="standard" />
  <parameter name="pma_rx_buf_xrx_path_uc_pcie_sw" value="uc_pcie_gen1" />
  <parameter name="cdr_pll_output_clock_frequency" value="2500000000 Hz" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_encoder" value="enable" />
  <parameter
     name="hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en"
     value="true" />
  <parameter
     name="pma_adapt_adp_dfe_clkout_div_sel"
     value="radp_dfe_clkout_div_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_lfsr" value="disable" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_full_thres"
     value="pipe_rm_full_thres" />
  <parameter name="pma_rx_odi_enable_odi" value="power_down_eye" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_err" value="scrm_err_dis" />
  <parameter name="hssi_rx_pcs_pma_interface_clkslip_sel" value="pld" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch1_src"
     value="cdr_clkin_scratch1_src_refclk_iqclk" />
  <parameter name="set_odi_soft_logic_enable" value="0" />
  <parameter
     name="pma_cdr_refclk_inclk3_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_pc_en_counter" value="55" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin"
     value="uhsif_dcn_margin_2" />
  <parameter name="hssi_10g_tx_pcs_txfifo_mode" value="phase_comp" />
  <parameter name="pma_adapt_adp_ctle_en" value="radp_ctle_enable" />
  <parameter name="pma_cgb_sup_mode" value="user_mode" />
  <parameter name="pma_cgb_x1_div_m_sel" value="divbypass" />
  <parameter name="hssi_8g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_8g_tx_pcs_tx_bitslip" value="dis_tx_bitslip" />
  <parameter name="anlg_tx_compensation_en" value="enable" />
  <parameter name="pma_rx_buf_diag_lp_en" value="dlp_off" />
  <parameter name="pma_rx_buf_pm_tx_rx_testmux_select" value="setting0" />
  <parameter name="pma_rx_deser_tdr_mode" value="select_bbpd_data" />
  <parameter name="hssi_krfec_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_mode" value="phase_comp" />
  <parameter name="hssi_8g_tx_pcs_hip_mode" value="en_hip" />
  <parameter name="pma_cgb_ser_mode" value="ten_bit" />
  <parameter name="pma_rx_deser_prot_mode" value="pcie_gen3_rx" />
  <parameter name="l_enable_tx_pcs_dir" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_en"
     value="dft_clk_out_disable" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="hssi_common_pcs_pma_interface_asn_enable" value="en_asn" />
  <parameter name="hssi_10g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_odwidth" value="width_64" />
  <parameter name="hssi_10g_tx_pcs_wr_clk_sel" value="wr_tx_pld_clk" />
  <parameter name="hssi_8g_rx_pcs_wa_rvnumber_data" value="0" />
  <parameter name="hssi_8g_rx_pcs_auto_speed_nego" value="en_asn_g2_freq_scal" />
  <parameter name="pma_tx_ser_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="cdr_refclk_cnt" value="1" />
  <parameter name="pma_tx_buf_term_sel" value="r_r1" />
  <parameter name="enable_port_rx_std_bitrev_ena" value="0" />
  <parameter name="pma_rx_sd_optimal" value="true" />
  <parameter name="enable_port_krfec_rx_enh_frame_diag_status" value="0" />
  <parameter
     name="pma_adapt_adapt_dfe_control_sel"
     value="r_adapt_dfe_control_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_cgb_silicon_rev" value="20nm5es" />
  <parameter name="std_rx_word_aligner_mode" value="synchronous state machine" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_output_sel"
     value="teng_output" />
  <parameter name="hssi_10g_rx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_krfec_tx_pcs_enc_frame_query" value="enc_query_dis" />
  <parameter name="generate_docs" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch4_src"
     value="cdr_clkin_scratch4_src_refclk_iqclk" />
  <parameter name="pma_rx_dfe_optimal" value="true" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_pma_dw_rx" value="pma_10b_rx" />
  <parameter name="std_rx_rmfifo_mode" value="pipe" />
  <parameter name="hssi_10g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_auto_reset_on" value="auto_reset_off" />
  <parameter name="enable_debug_options" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_pair_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="pma_adapt_adapt_dfe_sel" value="r_adapt_dfe_sel_0" />
  <parameter name="pma_cgb_tx_ucontrol_reset" value="disable" />
  <parameter name="hssi_8g_tx_pcs_byte_serializer" value="en_bs_by_4" />
  <parameter name="enable_port_tx_pma_iqtxrx_clkout" value="0" />
  <parameter name="pma_adapt_adp_force_freqlock" value="radp_force_freqlock_off" />
  <parameter
     name="cdr_pll_bbpd_data_pattern_filter_select"
     value="bbpd_data_pat_off" />
  <parameter name="l_anlg_rx_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_rx_odi_v_vert_threshold_scaling" value="scale_3" />
  <parameter name="enable_port_tx_pma_div_clkout" value="0" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel"
     value="pcs_tx_clk" />
  <parameter name="hip_cal_en" value="enable" />
  <parameter name="hssi_10g_tx_pcs_random_disp" value="disable" />
  <parameter name="hssi_10g_tx_pcs_crcgen_err" value="crcgen_err_dis" />
  <parameter name="hssi_krfec_rx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_ver" value="prbs_off" />
  <parameter name="pll_select" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_pipeln" value="enable" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt"
     value="enum_invalid_sh_cnt_10g" />
  <parameter name="hssi_gen3_rx_pcs_mode" value="gen3_func" />
  <parameter name="enable_port_rx_std_wa_a1a2size" value="0" />
  <parameter name="hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn" value="enable" />
  <parameter
     name="hssi_8g_tx_pcs_data_selection_8b10b_encoder_input"
     value="normal_data_path" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="pma_rx_odi_datarate" value="5000000000 bps" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_tx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="hssi_common_pcs_pma_interface_sim_mode" value="disable" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="pma_rx_buf_offset_pd" value="oc_en" />
  <parameter name="cdr_pll_lf_resistor_pd" value="lf_pd_setting3" />
  <parameter name="pma_tx_buf_dcd_detection_en" value="enable" />
  <parameter name="pma_adapt_adp_vga_bypass" value="radp_vga_bypass_1" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="enable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock"
     value="uhsif_lkd_segsz_aflock_512" />
  <parameter name="hssi_10g_tx_pcs_sh_err" value="sh_err_dis" />
  <parameter name="hssi_pipe_gen1_2_txswing" value="dis_txswing" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="tx_pma_clk_div" value="1" />
  <parameter name="enable_port_tx_std_pcfifo_full" value="0" />
  <parameter name="data_rate_bps" value="5000000000 bps" />
  <parameter name="pma_adapt_adp_dfe_fxtap_load" value="radp_dfe_fxtap_load_0" />
  <parameter
     name="pma_cdr_refclk_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="cdr_pll_set_cdr_v2i_enable" value="true" />
  <parameter
     name="hssi_rx_pcs_pma_interface_master_clk_sel"
     value="master_rx_pma_clk" />
  <parameter name="pma_cgb_input_select_gen3" value="unused" />
  <parameter name="pma_mode" value="basic" />
  <parameter name="hssi_8g_tx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="hssi_8g_rx_pcs_wa_rknumber_data" value="3" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="hssi_tx_pcs_pma_interface_uhsif_enable" value="uhsif_disable" />
  <parameter name="adme_pma_mode" value="basic" />
  <parameter name="hssi_10g_rx_pcs_frmsync_pipeln" value="frmsync_pipeln_en" />
  <parameter name="enh_tx_bitslip_enable" value="0" />
  <parameter name="enable_port_rx_enh_fifo_pempty" value="0" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="0" />
  <parameter name="hssi_gen3_rx_pcs_block_sync_sm" value="enable_blk_sync_sm" />
  <parameter name="std_data_mask_count_multi" value="0" />
  <parameter name="hssi_8g_rx_pcs_tx_rx_parallel_loopback" value="dis_plpbk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter name="pma_tx_buf_uc_skew_cal_status" value="uc_skew_cal_notdone" />
  <parameter name="pma_rx_dfe_initial_settings" value="true" />
  <parameter name="pma_tx_buf_calibration_en" value="false" />
  <parameter name="pma_adapt_adp_frame_out_sel" value="radp_frame_out_sel_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock"
     value="uhsif_filt_stepsz_b4lock_2" />
  <parameter name="pma_rx_buf_bodybias_select" value="bodybias_sel1" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_rd" value="rd_empty" />
  <parameter name="display_std_rx_pld_pcs_width" value="32" />
  <parameter name="pma_rx_buf_pdb_rx" value="normal_rx_on" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_c_val" value="0" />
  <parameter name="set_enable_calibration" value="1" />
  <parameter name="pma_adapt_odi_start" value="rodi_start_0" />
  <parameter name="pma_tx_buf_xtx_path_datarate" value="5000000000 bps" />
  <parameter name="l_enable_rx_pcs_dir" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_optimal" value="true" />
  <parameter name="pma_rx_deser_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_dfe_sel_probe_tstmx" value="probe_tstmx_none" />
  <parameter name="pcs_tx_delay1_ctrl" value="delay1_path0" />
  <parameter name="pma_cgb_input_select_xn" value="sel_x6_dn" />
  <parameter name="hssi_10g_rx_pcs_crcchk_inv" value="crcchk_inv_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap_en" value="radp_dfe_fxtap_disable" />
  <parameter name="pma_adapt_adp_ctle_threshold" value="radp_ctle_threshold_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap_hold_en" value="radp_dfe_fxtap_hold" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_distribution"
     value="master_chnl_distr" />
  <parameter name="enable_hard_reset" value="1" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_sd" value="en_eidle_sd" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="pma_tx_buf_compensation_driver_en" value="disable" />
  <parameter name="enable_transparent_pcs" value="0" />
  <parameter name="hssi_pipe_gen1_2_rx_pipe_enable" value="en_pipe3_rx" />
  <parameter name="pma_adapt_adp_dfe_fltap_load" value="radp_dfe_fltap_load_0" />
  <parameter name="enable_std" value="1" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal" value="uc_rx_dfe_cal_off" />
  <parameter name="pma_tx_buf_link" value="sr" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_bds_dec_asn"
     value="dis_bds_dec_asn_clk_gating" />
  <parameter name="hssi_common_pcs_pma_interface_prot_mode" value="pipe_g3" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_sw_fifowr"
     value="dis_sw_fifowr_clk_gating" />
  <parameter name="cdr_pll_ltd_ltr_micro_controller_select" value="ltd_ltr_pcs" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_low_latency_en_tx"
     value="disable" />
  <parameter name="std_tx_bitslip_enable" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_dw_tx" value="pcie_g3_dyn_dw_tx" />
  <parameter name="cdr_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="dbg_stat_soft_logic_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_bitslip_en" value="bitslip_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx"
     value="pipe_g3" />
  <parameter name="hssi_10g_rx_pcs_rx_sh_location" value="msb" />
  <parameter name="hssi_common_pcs_pma_interface_cp_dwn_mstr" value="true" />
  <parameter name="hssi_8g_rx_pcs_wa_rgnumber_data" value="15" />
  <parameter name="cdr_pll_f_max_vco" value="14150000000 Hz" />
  <parameter name="hssi_8g_rx_pcs_rx_clk_free_running" value="en_rx_clk_free_run" />
  <parameter name="cdr_pll_n_counter_scratch" value="1" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_eios" value="dis_eidle_eios" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference2" value="dcc_ref2_3" />
  <parameter
     name="hssi_10g_tx_pcs_enc_64b66b_txsm_bypass"
     value="enc_64b66b_txsm_bypass_en" />
  <parameter name="hssi_krfec_rx_pcs_dv_start" value="with_blklock" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference1" value="dcc_ref1_3" />
  <parameter name="cdr_pll_f_min_gt_channel" value="8700000000 Hz" />
  <parameter name="hssi_common_pld_pcs_interface_hrdrstctrl_en" value="hrst_en" />
  <parameter name="hssi_10g_tx_pcs_comp_cnt" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_distribution"
     value="master_chnl_distr" />
  <parameter name="pma_rx_deser_force_adaptation_outputs" value="normal_outputs" />
  <parameter name="enable_port_pipe_rx_polarity" value="1" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch3_src"
     value="cdr_clkin_scratch3_src_refclk_iqclk" />
  <parameter name="anlg_voltage" value="1_0V" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adapt_mode" value="ctle" />
  <parameter name="std_rx_byterev_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_tx"
     value="ctrl_master_tx" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g12"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_cgb_input_select_x1" value="unused" />
  <parameter name="enable_port_rx_enh_fifo_insert" value="0" />
  <parameter name="hssi_10g_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_tx_pcs_pma_dw" value="ten_bit" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_sw_done" value="true" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_b_val" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_invalid_code_flag_only"
     value="dis_invalid_code_only" />
  <parameter name="pma_rx_dfe_sup_mode" value="user_mode" />
  <parameter name="cdr_refclk_select" value="0" />
  <parameter name="hssi_10g_rx_pcs_dec64b66b_clken" value="dec64b66b_clk_dis" />
  <parameter name="hssi_8g_tx_pcs_revloop_back_rm" value="en_rev_loopback_rx_rm" />
  <parameter name="pma_tx_buf_res_cal_local" value="non_local" />
  <parameter name="enable_port_rx_is_lockedtoref" value="1" />
  <parameter name="enable_ports_rx_manual_cdr_mode" value="1" />
  <parameter name="l_enable_tx_std_iface" value="1" />
  <parameter name="enable_port_rx_signaldetect" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="enable_ports_pipe_rx_elecidle" value="1" />
  <parameter name="anlg_tx_analog_mode" value="user_custom" />
  <parameter name="hssi_8g_rx_pcs_pipe_if_enable" value="en_pipe3_rx" />
  <parameter name="pma_tx_buf_xtx_path_analog_mode" value="user_custom" />
  <parameter name="enable_analog_resets" value="1" />
  <parameter name="hssi_10g_tx_pcs_fifo_reg_fast" value="fifo_reg_fast_dis" />
  <parameter name="hssi_10g_rx_pcs_dispchk_bypass" value="dispchk_bypass_en" />
  <parameter name="pma_rx_sd_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk1_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="device_revision" value="20nm5" />
  <parameter name="rx_pma_dfe_adaptation_mode" value="disabled" />
  <parameter name="l_enable_tx_std" value="1" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_tx_buf_xtx_path_datawidth" value="10" />
  <parameter name="duplex_mode" value="duplex" />
  <parameter name="pma_rx_deser_pcie_gen" value="pcie_gen3_100mhzref" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_dw_rx" value="pcie_g3_dyn_dw_rx" />
  <parameter name="hssi_tx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_shared" value="1" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_dec" value="fxtap_step_no_dec" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_position"
     value="radp_dfe_fltap_position_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_pld_tx_clk_hz" value="0" />
  <parameter name="pma_cgb_scratch3_x1_clock_src" value="unused" />
  <parameter name="pma_rx_deser_datarate" value="5000000000 bps" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_dw_wa" value="en_dw_wa_clk_gating" />
  <parameter name="pma_rx_buf_xrx_path_initial_settings" value="true" />
  <parameter name="hssi_gen3_tx_pcs_tx_gbox_byp" value="enable_gbox" />
  <parameter name="hssi_8g_rx_pcs_rate_match_del_thres" value="pipe_rm_del_thres" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_full" value="full_default" />
  <parameter name="hssi_10g_tx_pcs_scrm_mode" value="async" />
  <parameter name="enable_simple_interface" value="0" />
  <parameter name="enable_port_rx_pma_qpipulldn" value="0" />
  <parameter name="anlg_tx_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="hssi_krfec_tx_pcs_transcode_err" value="trans_err_dis" />
  <parameter name="hssi_8g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_tx_pcs_tx_compliance_controlled_disparity"
     value="en_txcompliance_pipe3p0" />
  <parameter name="hssi_10g_tx_pcs_txfifo_empty" value="empty_default" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset_enable" value="false" />
  <parameter name="hssi_10g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_crcchk_pipeln" value="crcchk_pipeln_en" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_rx"
     value="ctrl_master_rx" />
  <parameter name="hssi_8g_tx_pcs_phfifo_write_clk_sel" value="tx_clk" />
  <parameter name="enable_port_rx_enh_data_valid" value="0" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_encoder" value="en_8b10b_ibm" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_advanced_user_mode_tx"
     value="disable" />
  <parameter name="pma_rx_odi_oc_sa_c180" value="0" />
  <parameter name="pma_tx_buf_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="cdr_pll_chgpmp_testmode" value="cp_test_disable" />
  <parameter
     name="hssi_pipe_gen3_rate_match_pad_insertion"
     value="dis_rm_fifo_pad_ins" />
  <parameter name="pcs_bonding_master" value="3" />
  <parameter name="datapath_select" value="Standard" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok"
     value="force_sig_ok" />
  <parameter name="cdr_pll_requires_gt_capable_channel" value="false" />
  <parameter name="pma_adapt_adp_odi_control_sel" value="radp_odi_control_sel_0" />
  <parameter name="enable_port_tx_analog_reset_ack" value="0" />
  <parameter name="enable_port_rx_enh_fifo_full" value="0" />
  <parameter name="enh_tx_randomdispbit_enable" value="0" />
  <parameter name="enh_rx_frmsync_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_clken" value="scrm_clk_dis" />
  <parameter name="hssi_krfec_tx_pcs_burst_err" value="burst_err_dis" />
  <parameter name="pma_adapt_adp_adapt_rstn" value="radp_adapt_rstn_1" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_odwidth" value="width_64" />
  <parameter name="pma_adapt_adp_dfe_fxtap_bypass" value="radp_dfe_fxtap_bypass_1" />
  <parameter name="enable_reset_sequence" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_rx_dfe_pdb_floattap" value="floattap_dfe_powerdown" />
  <parameter name="pma_adapt_adp_dfe_fxtap4_sgn" value="radp_dfe_fxtap4_sgn_0" />
  <parameter name="pma_tx_buf_duty_cycle_setting_aux" value="dcc2_t32" />
  <parameter name="hssi_8g_rx_pcs_wa_kchar" value="dis_kchar" />
  <parameter name="cdr_pll_set_cdr_vco_speed" value="2" />
  <parameter name="pma_rx_buf_cgm_bias_disable" value="cgmbias_en" />
  <parameter name="hssi_8g_rx_pcs_wa_pd" value="wa_pd_10" />
  <parameter name="hssi_10g_rx_pcs_gbexp_clken" value="gbexp_clk_dis" />
  <parameter name="hssi_10g_tx_pcs_sop_mark" value="sop_mark_dis" />
  <parameter name="hssi_8g_tx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="pma_rx_odi_power_mode" value="mid_power" />
  <parameter name="pma_adapt_odi_spec_sel" value="rodi_spec_sel_0" />
  <parameter name="message_level" value="error" />
  <parameter name="hssi_10g_tx_pcs_stretch_num_stages" value="zero_stage" />
  <parameter name="pma_rx_buf_power_mode_rx" value="mid_power" />
  <parameter name="enable_port_rx_std_rmfifo_full" value="0" />
  <parameter name="cdr_pll_atb_select_control" value="atb_off" />
  <parameter name="enable_port_rx_enh_fifo_align_clr" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count" value="2500" />
  <parameter name="hssi_common_pcs_pma_interface_phfifo_flush_wait" value="36" />
  <parameter name="pma_rx_buf_bodybias_enable" value="bodybias_en" />
  <parameter name="hssi_gen3_rx_pcs_reverse_lpbk" value="rev_lpbk_en" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable"
     value="uhsif_dzt_disable" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_hold_en"
     value="radp_dfe_fltap_not_held" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock"
     value="knum_sh_cnt_postlock_10g" />
  <parameter name="enable_analog_settings" value="0" />
  <parameter name="pma_tx_buf_pm_speed_grade" value="e2" />
  <parameter name="pma_adapt_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_det" value="dis_fixed_patdet" />
  <parameter name="enable_port_krfec_rx_enh_frame" value="0" />
  <parameter name="rcfg_enable" value="1" />
  <parameter name="cdr_pll_cdr_powerdown_mode" value="power_up" />
  <parameter name="hssi_10g_tx_pcs_pld_if_type" value="fifo" />
  <parameter
     name="hssi_10g_tx_pcs_distup_bypass_pipeln"
     value="distup_bypass_pipeln_dis" />
  <parameter name="hssi_10g_rx_pcs_ber_clken" value="ber_clk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter name="enable_port_rx_is_lockedtodata" value="1" />
  <parameter name="pma_cgb_bitslip_enable" value="disable_bitslip" />
  <parameter name="pma_rx_buf_vccela_supply_voltage" value="vccela_1p1v" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pcie_switch" value="false" />
  <parameter name="pma_adapt_odi_mode" value="rodi_mode_0" />
  <parameter name="pma_rx_odi_prot_mode" value="pcie_gen3_rx" />
  <parameter name="pma_adapt_adp_status_sel" value="radp_status_sel_0" />
  <parameter name="enable_port_tx_pma_qpipulldn" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_clken" value="descrm_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="number_physical_bonding_clocks" value="1" />
  <parameter name="pma_adapt_adp_vga_polarity" value="radp_vga_polarity_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value"
     value="0" />
  <parameter name="pma_cdr_refclk_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_port_tx_enh_frame_burst_en" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_static_polarity_inversion"
     value="tx_stat_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_10g_rx_pcs_pld_if_type" value="fifo" />
  <parameter name="cdr_pll_chgpmp_current_dn_pd" value="cp_current_pd_dn_setting4" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion"
     value="tx_dyn_polinv_dis" />
  <parameter name="enable_port_rx_pma_iqtxrx_clkout" value="0" />
  <parameter name="hssi_krfec_rx_pcs_err_mark_type" value="err_mark_10g" />
  <parameter name="enh_tx_frmgen_enable" value="0" />
  <parameter name="pma_rx_dfe_sel_fltapstep_inc" value="fltap_step_no_inc" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_scrm" value="enum_scrm_default" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_g3_prot_mode" value="pipe_g3" />
  <parameter name="cdr_pll_chgpmp_replicate" value="false" />
  <parameter name="pma_rx_odi_oc_sa_c0" value="0" />
  <parameter name="enh_rxfifo_pfull" value="23" />
  <parameter name="anlg_enable_rx_default_ovr" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_test_out_sel" value="rx_test_out0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_hip_mode" value="enable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl"
     value="delay2_path0" />
  <parameter name="pma_rx_sd_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_vref_load" value="radp_vref_load_0" />
  <parameter name="enh_rx_bitslip_enable" value="0" />
  <parameter name="pma_rx_deser_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="pma_rx_buf_bypass_eqz_stages_234" value="bypass_off" />
  <parameter name="hssi_10g_rx_pcs_control_del" value="control_del_none" />
  <parameter name="enh_rxfifo_control_del" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_clk_sel" value="pcs_rx_clk" />
  <parameter name="enable_ports_adaptation" value="0" />
  <parameter name="pma_tx_buf_power_rail_eht" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode" value="tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_rx_buf_xrx_path_datawidth" value="10" />
  <parameter name="hssi_8g_rx_pcs_wa_sync_sm_ctrl" value="pipe_sync_sm" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adp_mode" value="radp_mode_8" />
  <parameter name="pma_adapt_adp_bist_count_rstn" value="radp_bist_count_rstn_0" />
  <parameter name="display_std_tx_pld_pcs_width" value="32" />
  <parameter name="hssi_10g_tx_pcs_tx_sh_location" value="msb" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_spec_sign" value="radp_dfe_spec_sign_0" />
  <parameter name="hssi_10g_tx_pcs_test_mode" value="test_off" />
  <parameter name="cdr_pll_cdr_phaselock_mode" value="no_ignore_lock" />
  <parameter
     name="hssi_8g_rx_pcs_pad_or_edb_error_replace"
     value="replace_edb_dynamic" />
  <parameter name="hssi_8g_tx_pcs_tx_fast_pld_reg" value="dis_tx_fast_pld_reg" />
  <parameter name="hssi_10g_rx_pcs_bitslip_mode" value="bitslip_dis" />
  <parameter name="hssi_10g_tx_pcs_low_latency_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap5_sgn" value="radp_dfe_fxtap5_sgn_0" />
  <parameter name="dbg_prbs_soft_logic_enable" value="0" />
  <parameter name="pma_tx_buf_xtx_path_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_prot_mode" value="disable_mode" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_dw_fifowr"
     value="en_dw_fifowr_clk_gating" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="hssi_8g_tx_pcs_dynamic_clk_switch" value="en_dyn_clk_switch" />
  <parameter name="pma_rx_dfe_sel_oc_en" value="off_canc_disable" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter
     name="rcfg_profile_data1"
     value="enable_skp_ports 1 anlg_voltage 1_0V anlg_link sr support_mode user_mode protocol_mode basic_std_rm pma_mode basic duplex_mode duplex channels 8 set_data_rate 5000 rcfg_iface_enable 0 enable_simple_interface 0 enable_split_interface 0 set_enable_calibration 1 enable_parallel_loopback 0 bonded_mode pma_pcs set_pcs_bonding_master Auto tx_pma_clk_div 1 plls 2 pll_select 0 enable_port_tx_analog_reset_ack 0 enable_port_tx_pma_clkout 0 enable_port_tx_pma_div_clkout 0 tx_pma_div_clkout_divider 0 enable_port_tx_pma_iqtxrx_clkout 0 enable_port_tx_pma_elecidle 0 enable_port_tx_pma_qpipullup 0 enable_port_tx_pma_qpipulldn 0 enable_port_tx_pma_txdetectrx 0 enable_port_tx_pma_rxfound 0 enable_port_rx_seriallpbken_tx 0 number_physical_bonding_clocks 1 cdr_refclk_cnt 1 cdr_refclk_select 0 set_cdr_refclk_freq 125.000 rx_ppm_detect_threshold 1000 rx_pma_ctle_adaptation_mode manual rx_pma_dfe_adaptation_mode disabled rx_pma_dfe_fixed_taps 3 enable_ports_adaptation 0 enable_port_rx_analog_reset_ack 0 enable_port_rx_pma_clkout 0 enable_port_rx_pma_div_clkout 0 rx_pma_div_clkout_divider 0 enable_port_rx_pma_iqtxrx_clkout 0 enable_port_rx_pma_clkslip 0 enable_port_rx_pma_qpipulldn 0 enable_port_rx_is_lockedtodata 1 enable_port_rx_is_lockedtoref 1 enable_ports_rx_manual_cdr_mode 1 enable_ports_rx_manual_ppm 0 enable_port_rx_signaldetect 0 enable_port_rx_seriallpbken 0 enable_ports_rx_prbs 0 std_pcs_pma_width 10 std_low_latency_bypass_enable 0 enable_hip 0 enable_hard_reset 0 set_hip_cal_en 0 std_tx_pcfifo_mode register_fifo std_rx_pcfifo_mode register_fifo enable_port_tx_std_pcfifo_full 0 enable_port_tx_std_pcfifo_empty 0 enable_port_rx_std_pcfifo_full 0 enable_port_rx_std_pcfifo_empty 0 std_tx_byte_ser_mode {Serialize x2} std_rx_byte_deser_mode {Deserialize x2} std_tx_8b10b_enable 1 std_tx_8b10b_disp_ctrl_enable 1 std_rx_8b10b_enable 1 std_rx_rmfifo_mode {basic (single width)} std_rx_rmfifo_pattern_n 0 std_rx_rmfifo_pattern_p 0 enable_port_rx_std_rmfifo_full 0 enable_port_rx_std_rmfifo_empty 0 pcie_rate_match Bypass std_tx_bitslip_enable 0 enable_port_tx_std_bitslipboundarysel 0 std_rx_word_aligner_mode {synchronous state machine} std_rx_word_aligner_pattern_len 10 std_rx_word_aligner_pattern 380 std_rx_word_aligner_rknumber 3 std_rx_word_aligner_renumber 16 std_rx_word_aligner_rgnumber 15 std_rx_word_aligner_fast_sync_status_enable 0 enable_port_rx_std_wa_patternalign 0 enable_port_rx_std_wa_a1a2size 0 enable_port_rx_std_bitslipboundarysel 0 enable_port_rx_std_bitslip 0 std_tx_bitrev_enable 0 std_tx_byterev_enable 0 std_tx_polinv_enable 0 enable_port_tx_polinv 0 std_rx_bitrev_enable 0 enable_port_rx_std_bitrev_ena 0 std_rx_byterev_enable 0 enable_port_rx_std_byterev_ena 0 std_rx_polinv_enable 0 enable_port_rx_polinv 1 enable_port_rx_std_signaldetect 0 enable_ports_pipe_sw 1 enable_ports_pipe_hclk 1 enable_ports_pipe_g3_analog 1 enable_ports_pipe_rx_elecidle 1 enable_port_pipe_rx_polarity 1 enh_pcs_pma_width 40 enh_pld_pcs_width 40 enh_low_latency_enable 0 enh_rxtxfifo_double_width 0 enh_txfifo_mode {Phase compensation} enh_txfifo_pfull 11 enh_txfifo_pempty 2 enable_port_tx_enh_fifo_full 0 enable_port_tx_enh_fifo_pfull 0 enable_port_tx_enh_fifo_empty 0 enable_port_tx_enh_fifo_pempty 0 enable_port_tx_enh_fifo_cnt 0 enh_rxfifo_mode {Phase compensation} enh_rxfifo_pfull 23 enh_rxfifo_pempty 2 enh_rxfifo_align_del 0 enh_rxfifo_control_del 0 enable_port_rx_enh_data_valid 0 enable_port_rx_enh_fifo_full 0 enable_port_rx_enh_fifo_pfull 0 enable_port_rx_enh_fifo_empty 0 enable_port_rx_enh_fifo_pempty 0 enable_port_rx_enh_fifo_cnt 0 enable_port_rx_enh_fifo_del 0 enable_port_rx_enh_fifo_insert 0 enable_port_rx_enh_fifo_rd_en 0 enable_port_rx_enh_fifo_align_val 0 enable_port_rx_enh_fifo_align_clr 0 enh_tx_frmgen_enable 0 enh_tx_frmgen_mfrm_length 2048 enh_tx_frmgen_burst_enable 0 enable_port_tx_enh_frame 0 enable_port_tx_enh_frame_diag_status 0 enable_port_tx_enh_frame_burst_en 0 enh_rx_frmsync_enable 0 enh_rx_frmsync_mfrm_length 2048 enable_port_rx_enh_frame 0 enable_port_rx_enh_frame_lock 0 enable_port_rx_enh_frame_diag_status 0 enh_tx_crcgen_enable 0 enh_tx_crcerr_enable 0 enh_rx_crcchk_enable 0 enable_port_rx_enh_crc32_err 0 enable_port_rx_enh_highber 0 enable_port_rx_enh_highber_clr_cnt 0 enable_port_rx_enh_clr_errblk_count 0 enh_tx_64b66b_enable 0 enh_rx_64b66b_enable 0 enh_tx_sh_err 0 enh_tx_scram_enable 0 enh_tx_scram_seed 0 enh_rx_descram_enable 0 enh_tx_dispgen_enable 0 enh_rx_dispchk_enable 0 enh_tx_randomdispbit_enable 0 enh_rx_blksync_enable 0 enable_port_rx_enh_blk_lock 0 enh_tx_bitslip_enable 0 enh_tx_polinv_enable 0 enh_rx_bitslip_enable 0 enh_rx_polinv_enable 0 enable_port_tx_enh_bitslip 0 enable_port_rx_enh_bitslip 0 enh_rx_krfec_err_mark_enable 0 enh_rx_krfec_err_mark_type 10G enh_tx_krfec_burst_err_enable 0 enh_tx_krfec_burst_err_len 1 enable_port_krfec_tx_enh_frame 0 enable_port_krfec_rx_enh_frame 0 enable_port_krfec_rx_enh_frame_diag_status 0 pcs_direct_width 8 enable_analog_settings 0 anlg_tx_analog_mode user_custom anlg_enable_tx_default_ovr 0 anlg_tx_vod_output_swing_ctrl 0 anlg_tx_pre_emp_sign_pre_tap_1t fir_pre_1t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_1t 0 anlg_tx_pre_emp_sign_pre_tap_2t fir_pre_2t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_2t 0 anlg_tx_pre_emp_sign_1st_post_tap fir_post_1t_neg anlg_tx_pre_emp_switching_ctrl_1st_post_tap 0 anlg_tx_pre_emp_sign_2nd_post_tap fir_post_2t_neg anlg_tx_pre_emp_switching_ctrl_2nd_post_tap 0 anlg_tx_slew_rate_ctrl slew_r7 anlg_tx_compensation_en enable anlg_tx_term_sel r_r1 anlg_enable_rx_default_ovr 0 anlg_rx_one_stage_enable s1_mode anlg_rx_eq_dc_gain_trim stg2_gain7 anlg_rx_adp_ctle_acgain_4s radp_ctle_acgain_4s_1 anlg_rx_adp_ctle_eqz_1s_sel radp_ctle_eqz_1s_sel_3 anlg_rx_adp_vga_sel radp_vga_sel_2 anlg_rx_adp_dfe_fxtap1 radp_dfe_fxtap1_0 anlg_rx_adp_dfe_fxtap2 radp_dfe_fxtap2_0 anlg_rx_adp_dfe_fxtap3 radp_dfe_fxtap3_0 anlg_rx_adp_dfe_fxtap4 radp_dfe_fxtap4_0 anlg_rx_adp_dfe_fxtap5 radp_dfe_fxtap5_0 anlg_rx_adp_dfe_fxtap6 radp_dfe_fxtap6_0 anlg_rx_adp_dfe_fxtap7 radp_dfe_fxtap7_0 anlg_rx_adp_dfe_fxtap8 radp_dfe_fxtap8_0 anlg_rx_adp_dfe_fxtap9 radp_dfe_fxtap9_0 anlg_rx_adp_dfe_fxtap10 radp_dfe_fxtap10_0 anlg_rx_adp_dfe_fxtap11 radp_dfe_fxtap11_0 anlg_rx_term_sel r_r1" />
  <parameter
     name="rcfg_profile_data0"
     value="enable_skp_ports 1 anlg_voltage 1_0V anlg_link sr support_mode user_mode protocol_mode pipe_g3 pma_mode basic duplex_mode duplex channels 8 set_data_rate 5000 rcfg_iface_enable 0 enable_simple_interface 0 enable_split_interface 0 set_enable_calibration 1 enable_parallel_loopback 0 bonded_mode pma_pcs set_pcs_bonding_master Auto tx_pma_clk_div 1 plls 2 pll_select 0 enable_port_tx_analog_reset_ack 0 enable_port_tx_pma_clkout 0 enable_port_tx_pma_div_clkout 0 tx_pma_div_clkout_divider 0 enable_port_tx_pma_iqtxrx_clkout 0 enable_port_tx_pma_elecidle 0 enable_port_tx_pma_qpipullup 0 enable_port_tx_pma_qpipulldn 0 enable_port_tx_pma_txdetectrx 0 enable_port_tx_pma_rxfound 0 enable_port_rx_seriallpbken_tx 0 number_physical_bonding_clocks 1 cdr_refclk_cnt 1 cdr_refclk_select 0 set_cdr_refclk_freq 125.000 rx_ppm_detect_threshold 1000 rx_pma_ctle_adaptation_mode manual rx_pma_dfe_adaptation_mode disabled rx_pma_dfe_fixed_taps 3 enable_ports_adaptation 0 enable_port_rx_analog_reset_ack 0 enable_port_rx_pma_clkout 0 enable_port_rx_pma_div_clkout 0 rx_pma_div_clkout_divider 0 enable_port_rx_pma_iqtxrx_clkout 0 enable_port_rx_pma_clkslip 0 enable_port_rx_pma_qpipulldn 0 enable_port_rx_is_lockedtodata 1 enable_port_rx_is_lockedtoref 1 enable_ports_rx_manual_cdr_mode 1 enable_ports_rx_manual_ppm 0 enable_port_rx_signaldetect 0 enable_port_rx_seriallpbken 0 enable_ports_rx_prbs 0 std_pcs_pma_width 10 std_low_latency_bypass_enable 0 enable_hip 1 enable_hard_reset 1 set_hip_cal_en 0 std_tx_pcfifo_mode register_fifo std_rx_pcfifo_mode register_fifo enable_port_tx_std_pcfifo_full 0 enable_port_tx_std_pcfifo_empty 0 enable_port_rx_std_pcfifo_full 0 enable_port_rx_std_pcfifo_empty 0 std_tx_byte_ser_mode {Serialize x4} std_rx_byte_deser_mode {Deserialize x4} std_tx_8b10b_enable 1 std_tx_8b10b_disp_ctrl_enable 1 std_rx_8b10b_enable 1 std_rx_rmfifo_mode pipe std_rx_rmfifo_pattern_n 192892 std_rx_rmfifo_pattern_p 855683 enable_port_rx_std_rmfifo_full 0 enable_port_rx_std_rmfifo_empty 0 pcie_rate_match {600 ppm} std_tx_bitslip_enable 0 enable_port_tx_std_bitslipboundarysel 0 std_rx_word_aligner_mode {synchronous state machine} std_rx_word_aligner_pattern_len 10 std_rx_word_aligner_pattern 380 std_rx_word_aligner_rknumber 3 std_rx_word_aligner_renumber 16 std_rx_word_aligner_rgnumber 15 std_rx_word_aligner_fast_sync_status_enable 0 enable_port_rx_std_wa_patternalign 0 enable_port_rx_std_wa_a1a2size 0 enable_port_rx_std_bitslipboundarysel 0 enable_port_rx_std_bitslip 0 std_tx_bitrev_enable 0 std_tx_byterev_enable 0 std_tx_polinv_enable 0 enable_port_tx_polinv 0 std_rx_bitrev_enable 0 enable_port_rx_std_bitrev_ena 0 std_rx_byterev_enable 0 enable_port_rx_std_byterev_ena 0 std_rx_polinv_enable 0 enable_port_rx_polinv 1 enable_port_rx_std_signaldetect 0 enable_ports_pipe_sw 1 enable_ports_pipe_hclk 1 enable_ports_pipe_g3_analog 1 enable_ports_pipe_rx_elecidle 1 enable_port_pipe_rx_polarity 1 enh_pcs_pma_width 40 enh_pld_pcs_width 40 enh_low_latency_enable 0 enh_rxtxfifo_double_width 0 enh_txfifo_mode {Phase compensation} enh_txfifo_pfull 11 enh_txfifo_pempty 2 enable_port_tx_enh_fifo_full 0 enable_port_tx_enh_fifo_pfull 0 enable_port_tx_enh_fifo_empty 0 enable_port_tx_enh_fifo_pempty 0 enable_port_tx_enh_fifo_cnt 0 enh_rxfifo_mode {Phase compensation} enh_rxfifo_pfull 23 enh_rxfifo_pempty 2 enh_rxfifo_align_del 0 enh_rxfifo_control_del 0 enable_port_rx_enh_data_valid 0 enable_port_rx_enh_fifo_full 0 enable_port_rx_enh_fifo_pfull 0 enable_port_rx_enh_fifo_empty 0 enable_port_rx_enh_fifo_pempty 0 enable_port_rx_enh_fifo_cnt 0 enable_port_rx_enh_fifo_del 0 enable_port_rx_enh_fifo_insert 0 enable_port_rx_enh_fifo_rd_en 0 enable_port_rx_enh_fifo_align_val 0 enable_port_rx_enh_fifo_align_clr 0 enh_tx_frmgen_enable 0 enh_tx_frmgen_mfrm_length 2048 enh_tx_frmgen_burst_enable 0 enable_port_tx_enh_frame 0 enable_port_tx_enh_frame_diag_status 0 enable_port_tx_enh_frame_burst_en 0 enh_rx_frmsync_enable 0 enh_rx_frmsync_mfrm_length 2048 enable_port_rx_enh_frame 0 enable_port_rx_enh_frame_lock 0 enable_port_rx_enh_frame_diag_status 0 enh_tx_crcgen_enable 0 enh_tx_crcerr_enable 0 enh_rx_crcchk_enable 0 enable_port_rx_enh_crc32_err 0 enable_port_rx_enh_highber 0 enable_port_rx_enh_highber_clr_cnt 0 enable_port_rx_enh_clr_errblk_count 0 enh_tx_64b66b_enable 0 enh_rx_64b66b_enable 0 enh_tx_sh_err 0 enh_tx_scram_enable 0 enh_tx_scram_seed 0 enh_rx_descram_enable 0 enh_tx_dispgen_enable 0 enh_rx_dispchk_enable 0 enh_tx_randomdispbit_enable 0 enh_rx_blksync_enable 0 enable_port_rx_enh_blk_lock 0 enh_tx_bitslip_enable 0 enh_tx_polinv_enable 0 enh_rx_bitslip_enable 0 enh_rx_polinv_enable 0 enable_port_tx_enh_bitslip 0 enable_port_rx_enh_bitslip 0 enh_rx_krfec_err_mark_enable 0 enh_rx_krfec_err_mark_type 10G enh_tx_krfec_burst_err_enable 0 enh_tx_krfec_burst_err_len 1 enable_port_krfec_tx_enh_frame 0 enable_port_krfec_rx_enh_frame 0 enable_port_krfec_rx_enh_frame_diag_status 0 pcs_direct_width 8 enable_analog_settings 0 anlg_tx_analog_mode user_custom anlg_enable_tx_default_ovr 0 anlg_tx_vod_output_swing_ctrl 0 anlg_tx_pre_emp_sign_pre_tap_1t fir_pre_1t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_1t 0 anlg_tx_pre_emp_sign_pre_tap_2t fir_pre_2t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_2t 0 anlg_tx_pre_emp_sign_1st_post_tap fir_post_1t_neg anlg_tx_pre_emp_switching_ctrl_1st_post_tap 0 anlg_tx_pre_emp_sign_2nd_post_tap fir_post_2t_neg anlg_tx_pre_emp_switching_ctrl_2nd_post_tap 0 anlg_tx_slew_rate_ctrl slew_r7 anlg_tx_compensation_en enable anlg_tx_term_sel r_r1 anlg_enable_rx_default_ovr 0 anlg_rx_one_stage_enable s1_mode anlg_rx_eq_dc_gain_trim stg2_gain7 anlg_rx_adp_ctle_acgain_4s radp_ctle_acgain_4s_1 anlg_rx_adp_ctle_eqz_1s_sel radp_ctle_eqz_1s_sel_3 anlg_rx_adp_vga_sel radp_vga_sel_2 anlg_rx_adp_dfe_fxtap1 radp_dfe_fxtap1_0 anlg_rx_adp_dfe_fxtap2 radp_dfe_fxtap2_0 anlg_rx_adp_dfe_fxtap3 radp_dfe_fxtap3_0 anlg_rx_adp_dfe_fxtap4 radp_dfe_fxtap4_0 anlg_rx_adp_dfe_fxtap5 radp_dfe_fxtap5_0 anlg_rx_adp_dfe_fxtap6 radp_dfe_fxtap6_0 anlg_rx_adp_dfe_fxtap7 radp_dfe_fxtap7_0 anlg_rx_adp_dfe_fxtap8 radp_dfe_fxtap8_0 anlg_rx_adp_dfe_fxtap9 radp_dfe_fxtap9_0 anlg_rx_adp_dfe_fxtap10 radp_dfe_fxtap10_0 anlg_rx_adp_dfe_fxtap11 radp_dfe_fxtap11_0 anlg_rx_term_sel r_r1" />
  <parameter name="enable_port_rx_std_byterev_ena" value="0" />
  <parameter name="hssi_8g_tx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="enable_port_rx_std_signaldetect" value="0" />
  <parameter name="tx_enable" value="1" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_adapt_adp_ctle_scale_en" value="radp_ctle_scale_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_pwr_scaling_clk"
     value="pma_tx_clk" />
  <parameter name="pma_adapt_sup_mode" value="user_mode" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_trans_dec" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap2_sgn" value="radp_dfe_fxtap2_sgn_0" />
  <parameter name="cdr_pll_pm_speed_grade" value="e2" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="hssi_krfec_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter name="hssi_10g_tx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="pma_adapt_adp_vref_polarity" value="radp_vref_polarity_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_pld_rx_clk_hz" value="0" />
  <parameter name="pma_rx_dfe_dft_en" value="dft_enalbe" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk"
     value="dis_sw_pc_wrclk_gating" />
  <parameter name="pma_tx_buf_term_code" value="rterm_code7" />
  <parameter name="hssi_8g_tx_pcs_force_kchar" value="dis_force_kchar" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="pma_tx_ser_ser_clk_divtx_user_sel" value="divtx_user_off" />
  <parameter name="pma_adapt_adp_dfe_cycle" value="radp_dfe_cycle_6" />
  <parameter name="pma_tx_buf_calibration_resistor_value" value="res_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_observation_in_pld_core"
     value="internal_sw_wa_clk" />
  <parameter name="hssi_8g_tx_pcs_txclk_freerun" value="en_freerun_tx" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="pma_rx_buf_xrx_path_optimal" value="true" />
  <parameter name="cdr_pll_lpd_counter" value="2" />
  <parameter name="pma_tx_ser_ser_powerdown" value="normal_poweron_ser" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_prot_mode_rx"
     value="non_teng_mode_rx" />
  <parameter name="enable_upi_pipeline_options" value="0" />
  <parameter name="hssi_8g_rx_pcs_rx_pcs_urst" value="en_rx_pcs_urst" />
  <parameter name="l_enable_rx_enh" value="0" />
  <parameter name="hssi_10g_rx_pcs_blksync_pipeln" value="blksync_pipeln_dis" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="std_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel"
     value="sel_sig_det" />
  <parameter name="pma_rx_buf_xrx_path_prot_mode" value="pcie_gen3_rx" />
  <parameter name="enable_pcie_data_mask_option" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_mode" value="async" />
  <parameter name="cdr_pll_is_cascaded_pll" value="false" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="enable_port_tx_pma_clkout" value="0" />
  <parameter name="hssi_gen3_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="cdr_pll_txpll_hclk_driver_enable" value="false" />
  <parameter
     name="cdr_pll_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="pma_adapt_initial_settings" value="true" />
  <parameter
     name="hssi_common_pcs_pma_interface_force_freqdet"
     value="force_freqdet_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx"
     value="disable" />
  <parameter
     name="pma_adapt_adp_bist_auxpath_en"
     value="radp_bist_auxpath_disable" />
  <parameter name="enable_port_rx_pma_clkslip" value="0" />
  <parameter name="pma_cgb_datarate" value="5000000000 bps" />
  <parameter name="enh_tx_polinv_enable" value="0" />
  <parameter name="cdr_pll_vco_freq" value="5000000000 Hz" />
  <parameter name="rx_pma_dfe_fixed_taps" value="3" />
  <parameter name="l_pcs_pma_width" value="10" />
  <parameter name="pma_cgb_bonding_mode" value="x1_non_bonded" />
  <parameter name="pma_rx_odi_silicon_rev" value="20nm5es" />
  <parameter name="hssi_pipe_gen1_2_prot_mode" value="pipe_g3" />
  <parameter name="pma_rx_odi_initial_settings" value="true" />
  <parameter name="pma_tx_buf_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="enable_port_rx_seriallpbken_tx" value="0" />
  <parameter name="pma_adapt_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent_enable" value="false" />
  <parameter
     name="hssi_common_pcs_pma_interface_sigdet_wait_counter_multi"
     value="1" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_a_val" value="0" />
  <parameter name="cdr_pll_vco_overrange_voltage" value="vco_overrange_off" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_native_a10" />
  <parameter name="rx_pma_ctle_adaptation_mode" value="one-time" />
  <parameter name="cdr_pll_lpfd_counter" value="1" />
  <parameter
     name="hssi_rx_pcs_pma_interface_prot_mode_rx"
     value="eightg_g3_pcie_g3_hip_mode_rx" />
  <parameter name="pma_adapt_datarate" value="5000000000 bps" />
  <parameter name="anlg_tx_slew_rate_ctrl" value="slew_r7" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent" value="0" />
  <parameter name="hssi_krfec_rx_pcs_parity_valid_num" value="4" />
  <parameter name="hssi_10g_tx_pcs_frmgen_burst" value="frmgen_burst_dis" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pyld_ins" value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_rxvalid_mask"
     value="rxvalid_mask_en" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_num" value="0" />
  <parameter name="pma_rx_buf_eq_bw_sel" value="eq_bw_1" />
  <parameter name="hssi_8g_rx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="cdr_pll_m_counter" value="50" />
  <parameter name="cdr_pll_pd_fastlock_mode" value="false" />
  <parameter name="pma_adapt_adp_vga_en" value="radp_vga_enable" />
  <parameter name="enable_port_rx_std_bitslipboundarysel" value="0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_clken" value="frmsync_clk_dis" />
  <parameter name="pma_tx_buf_power_rail_et" value="1030" />
  <parameter name="hssi_10g_tx_pcs_crcgen_clken" value="crcgen_clk_dis" />
  <parameter name="pma_tx_buf_xtx_path_prot_mode" value="pcie_gen3_tx" />
  <parameter name="pma_tx_buf_xtx_path_bonding_mode" value="x6_xn_bonded" />
  <parameter name="pma_adapt_adp_lfeq_fb_sel" value="radp_lfeq_fb_sel_0" />
  <parameter name="cdr_pll_loopback_mode" value="loopback_disabled" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter name="enable_parallel_loopback" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_pwr_scaling_clk"
     value="pma_rx_clk" />
  <parameter name="hssi_pipe_gen1_2_rxdetect_bypass" value="dis_rxdetect_bypass" />
  <parameter name="pma_rx_odi_sup_mode" value="user_mode" />
  <parameter name="hssi_fifo_tx_pcs_prot_mode" value="non_teng_mode" />
  <parameter name="pma_adapt_adp_4s_ctle_bypass" value="radp_4s_ctle_bypass_0" />
  <parameter name="hssi_pipe_gen1_2_elec_idle_delay_val" value="3" />
  <parameter name="pma_rx_buf_offset_cancellation_fine" value="fine_setting_00" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value"
     value="0" />
  <parameter name="set_data_rate" value="5000" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_disp_ctrl" value="en_disp_ctrl" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset" value="0" />
  <parameter name="hssi_krfec_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="enh_txfifo_mode" value="Phase compensation" />
  <parameter name="adme_tx_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_dfe_fxtap3_sgn" value="radp_dfe_fxtap3_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_phase_comp_rdptr" value="disable_rdptr" />
  <parameter name="cdr_pll_lf_ripple_cap" value="lf_no_ripple" />
  <parameter name="pma_adapt_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="dbg_odi_soft_logic_enable" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_num_fixed_pat" value="8" />
  <parameter name="hssi_10g_tx_pcs_tx_testbus_sel" value="tx_fifo_testbus1" />
  <parameter name="pma_adapt_adp_onetime_dfe" value="radp_onetime_dfe_0" />
  <parameter name="pma_rx_buf_iostandard" value="hssi_diffio" />
  <parameter name="pma_cgb_scratch1_x1_clock_src" value="unused" />
  <parameter name="pma_tx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_port_tx_enh_fifo_cnt" value="0" />
  <parameter name="hssi_8g_rx_pcs_rate_match" value="pipe_rm" />
  <parameter name="l_std_tx_pld_pcs_width" value="40" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="enable_port_tx_enh_fifo_empty" value="0" />
  <parameter name="enable_port_tx_pma_elecidle" value="0" />
  <parameter name="enable_port_tx_polinv" value="0" />
  <parameter name="hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask" value="en_rxvalid_mask" />
  <parameter name="hssi_pipe_gen1_2_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="hssi_fifo_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_output_sel"
     value="teng_output" />
  <parameter
     name="hssi_common_pcs_pma_interface_wait_pipe_synchronizing"
     value="23" />
  <parameter name="pma_adapt_adp_ctle_scale" value="radp_ctle_scale_0" />
  <parameter name="anlg_rx_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_krfec_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enh_tx_dispgen_enable" value="0" />
  <parameter name="enh_rx_krfec_err_mark_enable" value="0" />
  <parameter name="anlg_enable_tx_default_ovr" value="0" />
  <parameter name="pcs_tx_delay2_ctrl" value="delay2_path0" />
  <parameter name="pma_cgb_prot_mode" value="pcie_gen3_tx" />
  <parameter name="pma_cdr_refclk_powerdown_mode" value="powerup" />
  <parameter name="hssi_tx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_test_mode" value="test_off" />
  <parameter name="hssi_10g_rx_pcs_prot_mode" value="disable_mode" />
  <parameter name="pma_rx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_split_interface" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_sel"
     value="teng_rx_dft_clk" />
  <parameter name="pcie_rate_match" value="600 ppm" />
  <parameter name="enable_port_tx_pma_rxfound" value="0" />
  <parameter name="cdr_pll_fref_clklow_div" value="1" />
  <parameter name="pma_tx_buf_term_n_tune" value="rterm_n0" />
  <parameter
     name="cdr_pll_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="pma_tx_buf_duty_cycle_input_polarity" value="dcc_input_pos" />
  <parameter name="pma_tx_buf_rx_det_output_sel" value="rx_det_pcie_out" />
  <parameter name="cdr_pll_reverse_serial_loopback" value="no_loopback" />
  <parameter name="hssi_gen3_tx_pcs_tx_bitslip" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_syndrm" value="enable" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel" value="func_clk" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_uc_txvod_cal_status" value="uc_tx_vod_cal_notdone" />
  <parameter name="std_low_latency_bypass_enable" value="0" />
  <parameter name="enable_skp_ports" value="1" />
  <parameter name="hssi_8g_rx_pcs_wa_renumber_data" value="16" />
  <parameter name="pma_tx_buf_uc_vcc_setting" value="vcc_setting1" />
  <parameter name="enh_tx_krfec_burst_err_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_crcflag_pipeln" value="crcflag_pipeln_en" />
  <parameter name="cdr_pll_vco_underrange_voltage" value="vco_underange_off" />
  <parameter name="pma_adapt_rrx_pcie_eqz" value="rrx_pcie_eqz_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_pat" value="disable" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_error_replace_pad" value="replace_edb" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_descrm" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errcorrect" value="disable" />
  <parameter name="pma_adapt_odi_rstn" value="rodi_rstn_0" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="hssi_gen3_rx_pcs_lpbk_force" value="lpbk_frce_en" />
  <parameter name="hssi_10g_tx_pcs_crcgen_bypass" value="crcgen_bypass_en" />
  <parameter name="validation_rule_select" value="" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_pma_dw_rx"
     value="pcie_g3_dyn_dw_rx" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo" value="enable_rm_fifo_600ppm" />
  <parameter name="pma_tx_buf_xtx_path_optimal" value="true" />
  <parameter
     name="cdr_pll_set_cdr_vco_speed_pciegen3"
     value="cdr_vco_max_speedbin_pciegen3" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="pma_rx_buf_rx_vga_oc_en" value="vga_cal_off" />
  <parameter name="hssi_8g_rx_pcs_wa_rosnumber_data" value="0" />
  <parameter name="l_std_tx_field_width" value="11" />
  <parameter name="cdr_pll_initial_settings" value="true" />
  <parameter name="pma_tx_ser_ser_clk_mon" value="disable_clk_mon" />
  <parameter name="pma_tx_buf_xtx_path_tx_pll_clk_hz" value="2500000000" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="pma_cdr_refclk_xmux_refclk_src" value="refclk_iqclk" />
  <parameter name="pma_rx_buf_lfeq_enable" value="non_lfeq_mode" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_txdetectrx" value="false" />
  <parameter name="enable_port_rx_enh_crc32_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_indv" value="indv_en" />
  <parameter name="hssi_10g_rx_pcs_wrfifo_clken" value="wrfifo_clk_dis" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_c_val" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_ac_pwr_rules_en"
     value="disable" />
  <parameter
     name="rcfg_param_labels"
     value="VCCR_GXB and VCCT_GXB supply voltage for the Transceiver,Tranceiver Link Type,Protocol support mode,Transceiver configuration rules,PMA configuration rules,Transceiver mode,Number of data channels,Data rate,Enable datapath and interface reconfiguration,Enable simplified data interface,Provide separate interface for each channel,Enable calibration,Enable parallel loopback,Enable UPI Pipeline Options,Delay1 setting,Delay1 mode,Delay2 setting,TX channel bonding mode,PCS TX channel bonding master,TX local clock division factor,Number of TX PLL clock inputs per channel,Initial TX PLL clock input selection,Enable tx_analog_reset_ack port,Enable tx_pma_clkout port,Enable tx_pma_div_clkout port,tx_pma_div_clkout division factor,Enable tx_pma_iqtxrx_clkout port,Enable tx_pma_elecidle port,Enable tx_pma_qpipullup port (QPI),Enable tx_pma_qpipulldn port (QPI),Enable tx_pma_txdetectrx port (QPI),Enable tx_pma_rxfound port (QPI),Enable rx_seriallpbken port,Number of physical bonding clock ports to use.,Number of CDR reference clocks,Selected CDR reference clock,Selected CDR reference clock frequency,PPM detector threshold,CTLE mode,DFE mode,Number of fixed dfe taps,Enable adaptation control ports,Enable rx_analog_reset_ack port,Enable rx_pma_clkout port,Enable rx_pma_div_clkout port,rx_pma_div_clkout division factor,Enable rx_pma_iqtxrx_clkout port,Enable rx_pma_clkslip port,Enable rx_pma_qpipulldn port (QPI),Enable rx_is_lockedtodata port,Enable rx_is_lockedtoref port,Enable rx_set_locktodata and rx_set_locktoref ports,Enable rx_fref and rx_clklow ports,Enable rx_signaldetect port,Enable rx_seriallpbken port,Enable PRBS verifier control and status ports,Standard PCS / PMA interface width,Enable &apos;Standard PCS&apos; low latency mode,Enable PCIe hard IP support,Enable hard reset controller (HIP),Enable PCIe hard IP calibration,TX FIFO mode,RX FIFO mode,Enable tx_std_pcfifo_full port,Enable tx_std_pcfifo_empty port,Enable rx_std_pcfifo_full port,Enable rx_std_pcfifo_empty port,TX byte serializer mode,RX byte deserializer mode,Enable TX 8B/10B encoder,Enable TX 8B/10B disparity control,Enable RX 8B/10B decoder,RX rate match FIFO mode,RX rate match insert/delete -ve pattern (hex),RX rate match insert/delete +ve pattern (hex),Enable rx_std_rmfifo_full port,Enable rx_std_rmfifo_empty port,PCI Express Gen 3 rate match FIFO mode,Enable TX bitslip,Enable tx_std_bitslipboundarysel port,RX word aligner mode,RX word aligner pattern length,RX word aligner pattern (hex),Number of word alignment patterns to achieve sync,Number of invalid data words to lose sync,Number of valid data words to decrement error count,Enable fast sync status reporting for deterministic latency SM,Enable rx_std_wa_patternalign port,Enable rx_std_wa_a1a2size port,Enable rx_std_bitslipboundarysel port,Enable rx_bitslip port,Enable TX bit reversal,Enable TX byte reversal,Enable TX polarity inversion,Enable tx_polinv port,Enable RX bit reversal,Enable rx_std_bitrev_ena port,Enable RX byte reversal,Enable rx_std_byterev_ena port,Enable RX polarity inversion,Enable rx_polinv port,Enable rx_std_signaldetect port,Enable PCIe dynamic datarate switch ports,Enable PCIe pipe_hclk_in and pipe_hclk_out ports,Enable PCIe Gen 3 analog control ports,Enable PCIe electrical idle control and status ports,Enable PCIe pipe_rx_polarity port,Enhanced PCS / PMA interface width,FPGA fabric / Enhanced PCS interface width,Enable &apos;Enhanced PCS&apos; low latency mode,Enable RX/TX FIFO double width mode,TX FIFO mode,TX FIFO partially full threshold,TX FIFO partially empty threshold,Enable tx_enh_fifo_full port,Enable tx_enh_fifo_pfull port,Enable tx_enh_fifo_empty port,Enable tx_enh_fifo_pempty port,Enable tx_enh_fifo_cnt port,RX FIFO mode,RX FIFO partially full threshold,RX FIFO partially empty threshold,Enable RX FIFO alignment word deletion (Interlaken),Enable RX FIFO control word deletion (Interlaken),Enable rx_enh_data_valid port,Enable rx_enh_fifo_full port,Enable rx_enh_fifo_pfull port,Enable rx_enh_fifo_empty port,Enable rx_enh_fifo_pempty port,Enable rx_enh_fifo_cnt port,Enable rx_enh_fifo_del port (10GBASE-R),Enable rx_enh_fifo_insert port (10GBASE-R),Enable rx_enh_fifo_rd_en port,Enable rx_enh_fifo_align_val port (Interlaken),Enable rx_enh_fifo_align_clr port (Interlaken),Enable Interlaken frame generator,Frame generator metaframe length,Enable frame generator burst control,Enable tx_enh_frame port,Enable tx_enh_frame_diag_status port,Enable tx_enh_frame_burst_en port,Enable Interlaken frame synchronizer,Frame synchronizer metaframe length,Enable rx_enh_frame port,Enable rx_enh_frame_lock port,Enable rx_enh_frame_diag_status port,Enable Interlaken TX CRC-32 generator,Enable Interlaken TX CRC-32 generator error insertion,Enable Interlaken RX CRC-32 checker,Enable rx_enh_crc32_err port,Enable rx_enh_highber port (10GBASE-R),Enable rx_enh_highber_clr_cnt port (10GBASE-R),Enable rx_enh_clr_errblk_count port (10GBASE-R &amp; FEC),Enable rx_enh_clr_errblk_count port (10GBASE-R),Enable TX 64b/66b encoder,Enable RX 64b/66b decoder,Enable TX sync header error insertion,Enable TX scrambler (10GBASE-R/Interlaken),TX scrambler seed (10GBASE-R/Interlaken),Enable RX descrambler (10GBASE-R/Interlaken),Enable Interlaken TX disparity generator,Enable Interlaken RX disparity checker,Enable Interlaken TX random disparity bit,Enable RX block synchronizer,Enable rx_enh_blk_lock port,Enable TX data bitslip,Enable TX data polarity inversion,Enable RX data bitslip,Enable RX data polarity inversion,Enable tx_enh_bitslip port,Enable rx_bitslip port,Enable RX KR-FEC error marking,Error marking type,Enable KR-FEC TX error insertion,KR-FEC TX error insertion spacing,Enable tx_enh_frame port,Enable rx_enh_frame port,Enable rx_enh_frame_diag_status port,PCS Direct interface width,Include PMA analog settings in configuration files,Analog Mode (Intel-recommended Default Setting Rules),Override Intel-recommended Analog Mode Default Settings,Output Swing Level (VOD),Pre-Emphasis First Pre-Tap Polarity,Pre-Emphasis First Pre-Tap Magnitude,Pre-Emphasis Second Pre-Tap Polarity,Pre-Emphasis Second Pre-Tap Magnitude,Pre-Emphasis First Post-Tap Polarity,Pre-Emphasis First Post-Tap Magnitude,Pre-Emphasis Second Post-Tap Polarity,Pre-Emphasis Second Post-Tap Magnitude,Slew Rate Control,High-Speed Compensation,On-Chip Termination,Override Intel-recommended Default Settings,CTLE (Continuous Time Linear Equalizer) mode,DC Gain Control of High Gain Mode CTLE,AC Gain Control of High Gain Mode CTLE,AC Gain Control of High Data Rate Mode CTLE,Variable Gain Amplifier (VGA) Voltage Swing Select,Decision Feedback Equalizer (DFE) Fixed Tap 1 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 2 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 3 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 4 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 5 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 6 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 7 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 8 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 9 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 10 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 11 Co-efficient,On-Chip Termination" />
  <parameter name="pma_rx_deser_deser_powerdown" value="deser_power_up" />
  <parameter name="pcs_tx_delay1_data_sel" value="one_ff_delay" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="enable" />
  <parameter name="pma_cgb_cgb_power_down" value="normal_cgb" />
  <parameter name="pma_tx_ser_clk_divtx_deskew" value="deskew_delay8" />
  <parameter name="pma_rx_buf_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_dfe_fltap_bypass" value="radp_dfe_fltap_bypass_1" />
  <parameter name="hssi_8g_rx_pcs_byte_deserializer" value="en_bds_by_4" />
  <parameter name="hssi_8g_rx_pcs_gen3_tx_clk_sel" value="tx_pma_clk" />
  <parameter name="std_tx_byterev_enable" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_empty_thres"
     value="pipe_rm_empty_thres" />
  <parameter name="hssi_gen3_rx_pcs_rx_b4gb_par_lpbk" value="b4gb_par_lpbk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_prot_mode_tx"
     value="pipe_g3_tx" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_early_eios" value="false" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_pma_dw_tx"
     value="pcie_g3_dyn_dw_tx" />
  <parameter name="enable_port_rx_enh_highber" value="0" />
  <parameter name="enh_tx_krfec_burst_err_len" value="1" />
  <parameter name="pma_cgb_observe_cgb_clocks" value="observe_nothing" />
  <parameter name="enh_rx_crcchk_enable" value="0" />
  <parameter name="l_split_iface" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_knum_sync" value="knum_sync_default" />
  <parameter name="pma_tx_buf_jtag_drv_sel" value="drv1" />
  <parameter name="hssi_10g_tx_pcs_wrfifo_clken" value="wrfifo_clk_dis" />
  <parameter name="l_enable_rx_enh_iface" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="anlg_rx_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="pma_tx_buf_tri_driver" value="tri_driver_disable" />
  <parameter name="enable_port_tx_enh_bitslip" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_bypass" value="descrm_bypass_en" />
  <parameter name="cdr_pll_position" value="position_unknown" />
  <parameter name="pma_rx_deser_clkdivrx_user_mode" value="clkdivrx_user_disabled" />
  <parameter name="hssi_10g_tx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="pma_tx_buf_link_tx" value="sr" />
  <parameter name="cdr_pll_fb_select" value="direct_fb" />
  <parameter name="pma_tx_buf_vreg_output" value="vccdreg_nominal" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_transparent_pcs_rx"
     value="disable" />
  <parameter name="pma_rx_buf_xrx_path_uc_cal_enable" value="rx_cal_off" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="hssi_10g_rx_pcs_align_del" value="align_del_dis" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_idwidth" value="width_64" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_rd"
     value="en_dw_rm_rdclk_gating" />
  <parameter name="hssi_krfec_rx_pcs_bypass_gb" value="bypass_dis" />
  <parameter name="hssi_10g_rx_pcs_crcchk_clken" value="crcchk_clk_dis" />
  <parameter name="enh_tx_scram_enable" value="0" />
  <parameter name="l_protocol_mode" value="pipe_g3" />
  <parameter name="cdr_pll_set_cdr_input_freq_range" value="0" />
  <parameter name="pma_tx_buf_rx_det_pdb" value="rx_det_on" />
  <parameter name="enh_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_common_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_rx_buf_initial_settings" value="true" />
  <parameter name="rcfg_multi_enable" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pldif_hrdrstctl_en" value="enable" />
  <parameter name="pma_rx_buf_eq_dc_gain_trim" value="no_dc_gain" />
  <parameter name="std_rx_rmfifo_pattern_n" value="192892" />
  <parameter name="std_rx_rmfifo_pattern_p" value="855683" />
  <parameter name="hssi_10g_tx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_8g_rx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="hssi_8g_tx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_10g_rx_pcs_descrm_pipeln" value="enable" />
  <parameter name="pma_cgb_pcie_gen3_bitwidth" value="pciegen3_wide" />
  <parameter name="pma_rx_odi_v_vert_sel" value="plus" />
  <parameter name="hssi_krfec_rx_pcs_blksync_cor_en" value="detect" />
  <parameter name="hssi_10g_tx_pcs_master_clk_sel" value="master_tx_pma_clk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock"
     value="uhsif_filt_cntthr_b4lock_8" />
  <parameter name="disable_continuous_dfe" value="false" />
  <parameter name="hssi_common_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="rcfg_params"
     value="anlg_voltage,anlg_link,support_mode,protocol_mode,pma_mode,duplex_mode,channels,set_data_rate,rcfg_iface_enable,enable_simple_interface,enable_split_interface,set_enable_calibration,enable_parallel_loopback,enable_upi_pipeline_options,pcs_tx_delay1_ctrl,pcs_tx_delay1_data_sel,pcs_tx_delay2_ctrl,bonded_mode,set_pcs_bonding_master,tx_pma_clk_div,plls,pll_select,enable_port_tx_analog_reset_ack,enable_port_tx_pma_clkout,enable_port_tx_pma_div_clkout,tx_pma_div_clkout_divider,enable_port_tx_pma_iqtxrx_clkout,enable_port_tx_pma_elecidle,enable_port_tx_pma_qpipullup,enable_port_tx_pma_qpipulldn,enable_port_tx_pma_txdetectrx,enable_port_tx_pma_rxfound,enable_port_rx_seriallpbken_tx,number_physical_bonding_clocks,cdr_refclk_cnt,cdr_refclk_select,set_cdr_refclk_freq,rx_ppm_detect_threshold,rx_pma_ctle_adaptation_mode,rx_pma_dfe_adaptation_mode,rx_pma_dfe_fixed_taps,enable_ports_adaptation,enable_port_rx_analog_reset_ack,enable_port_rx_pma_clkout,enable_port_rx_pma_div_clkout,rx_pma_div_clkout_divider,enable_port_rx_pma_iqtxrx_clkout,enable_port_rx_pma_clkslip,enable_port_rx_pma_qpipulldn,enable_port_rx_is_lockedtodata,enable_port_rx_is_lockedtoref,enable_ports_rx_manual_cdr_mode,enable_ports_rx_manual_ppm,enable_port_rx_signaldetect,enable_port_rx_seriallpbken,enable_ports_rx_prbs,std_pcs_pma_width,std_low_latency_bypass_enable,enable_hip,enable_hard_reset,set_hip_cal_en,std_tx_pcfifo_mode,std_rx_pcfifo_mode,enable_port_tx_std_pcfifo_full,enable_port_tx_std_pcfifo_empty,enable_port_rx_std_pcfifo_full,enable_port_rx_std_pcfifo_empty,std_tx_byte_ser_mode,std_rx_byte_deser_mode,std_tx_8b10b_enable,std_tx_8b10b_disp_ctrl_enable,std_rx_8b10b_enable,std_rx_rmfifo_mode,std_rx_rmfifo_pattern_n,std_rx_rmfifo_pattern_p,enable_port_rx_std_rmfifo_full,enable_port_rx_std_rmfifo_empty,pcie_rate_match,std_tx_bitslip_enable,enable_port_tx_std_bitslipboundarysel,std_rx_word_aligner_mode,std_rx_word_aligner_pattern_len,std_rx_word_aligner_pattern,std_rx_word_aligner_rknumber,std_rx_word_aligner_renumber,std_rx_word_aligner_rgnumber,std_rx_word_aligner_fast_sync_status_enable,enable_port_rx_std_wa_patternalign,enable_port_rx_std_wa_a1a2size,enable_port_rx_std_bitslipboundarysel,enable_port_rx_std_bitslip,std_tx_bitrev_enable,std_tx_byterev_enable,std_tx_polinv_enable,enable_port_tx_polinv,std_rx_bitrev_enable,enable_port_rx_std_bitrev_ena,std_rx_byterev_enable,enable_port_rx_std_byterev_ena,std_rx_polinv_enable,enable_port_rx_polinv,enable_port_rx_std_signaldetect,enable_ports_pipe_sw,enable_ports_pipe_hclk,enable_ports_pipe_g3_analog,enable_ports_pipe_rx_elecidle,enable_port_pipe_rx_polarity,enh_pcs_pma_width,enh_pld_pcs_width,enh_low_latency_enable,enh_rxtxfifo_double_width,enh_txfifo_mode,enh_txfifo_pfull,enh_txfifo_pempty,enable_port_tx_enh_fifo_full,enable_port_tx_enh_fifo_pfull,enable_port_tx_enh_fifo_empty,enable_port_tx_enh_fifo_pempty,enable_port_tx_enh_fifo_cnt,enh_rxfifo_mode,enh_rxfifo_pfull,enh_rxfifo_pempty,enh_rxfifo_align_del,enh_rxfifo_control_del,enable_port_rx_enh_data_valid,enable_port_rx_enh_fifo_full,enable_port_rx_enh_fifo_pfull,enable_port_rx_enh_fifo_empty,enable_port_rx_enh_fifo_pempty,enable_port_rx_enh_fifo_cnt,enable_port_rx_enh_fifo_del,enable_port_rx_enh_fifo_insert,enable_port_rx_enh_fifo_rd_en,enable_port_rx_enh_fifo_align_val,enable_port_rx_enh_fifo_align_clr,enh_tx_frmgen_enable,enh_tx_frmgen_mfrm_length,enh_tx_frmgen_burst_enable,enable_port_tx_enh_frame,enable_port_tx_enh_frame_diag_status,enable_port_tx_enh_frame_burst_en,enh_rx_frmsync_enable,enh_rx_frmsync_mfrm_length,enable_port_rx_enh_frame,enable_port_rx_enh_frame_lock,enable_port_rx_enh_frame_diag_status,enh_tx_crcgen_enable,enh_tx_crcerr_enable,enh_rx_crcchk_enable,enable_port_rx_enh_crc32_err,enable_port_rx_enh_highber,enable_port_rx_enh_highber_clr_cnt,enable_port_rx_enh_clr_errblk_count,enable_port_rx_enh_clr_errblk_count_c10,enh_tx_64b66b_enable,enh_rx_64b66b_enable,enh_tx_sh_err,enh_tx_scram_enable,enh_tx_scram_seed,enh_rx_descram_enable,enh_tx_dispgen_enable,enh_rx_dispchk_enable,enh_tx_randomdispbit_enable,enh_rx_blksync_enable,enable_port_rx_enh_blk_lock,enh_tx_bitslip_enable,enh_tx_polinv_enable,enh_rx_bitslip_enable,enh_rx_polinv_enable,enable_port_tx_enh_bitslip,enable_port_rx_enh_bitslip,enh_rx_krfec_err_mark_enable,enh_rx_krfec_err_mark_type,enh_tx_krfec_burst_err_enable,enh_tx_krfec_burst_err_len,enable_port_krfec_tx_enh_frame,enable_port_krfec_rx_enh_frame,enable_port_krfec_rx_enh_frame_diag_status,pcs_direct_width,enable_analog_settings,anlg_tx_analog_mode,anlg_enable_tx_default_ovr,anlg_tx_vod_output_swing_ctrl,anlg_tx_pre_emp_sign_pre_tap_1t,anlg_tx_pre_emp_switching_ctrl_pre_tap_1t,anlg_tx_pre_emp_sign_pre_tap_2t,anlg_tx_pre_emp_switching_ctrl_pre_tap_2t,anlg_tx_pre_emp_sign_1st_post_tap,anlg_tx_pre_emp_switching_ctrl_1st_post_tap,anlg_tx_pre_emp_sign_2nd_post_tap,anlg_tx_pre_emp_switching_ctrl_2nd_post_tap,anlg_tx_slew_rate_ctrl,anlg_tx_compensation_en,anlg_tx_term_sel,anlg_enable_rx_default_ovr,anlg_rx_one_stage_enable,anlg_rx_eq_dc_gain_trim,anlg_rx_adp_ctle_acgain_4s,anlg_rx_adp_ctle_eqz_1s_sel,anlg_rx_adp_vga_sel,anlg_rx_adp_dfe_fxtap1,anlg_rx_adp_dfe_fxtap2,anlg_rx_adp_dfe_fxtap3,anlg_rx_adp_dfe_fxtap4,anlg_rx_adp_dfe_fxtap5,anlg_rx_adp_dfe_fxtap6,anlg_rx_adp_dfe_fxtap7,anlg_rx_adp_dfe_fxtap8,anlg_rx_adp_dfe_fxtap9,anlg_rx_adp_dfe_fxtap10,anlg_rx_adp_dfe_fxtap11,anlg_rx_term_sel" />
  <parameter name="hssi_pipe_gen3_mode" value="pipe_g3" />
  <parameter name="std_rx_byte_deser_mode" value="Deserialize x4" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="pma_adapt_adp_dfe_bw" value="radp_dfe_bw_3" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter
     name="rcfg_param_vals1"
     value="1_0V,sr,user_mode,basic_std_rm,basic,duplex,8,5000,0,0,0,1,0,0,delay1_path0,one_ff_delay,delay2_path0,pma_pcs,Auto,1,2,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,125.000,1000,manual,disabled,3,0,0,0,0,0,0,0,0,1,1,1,0,0,0,0,10,0,0,0,0,register_fifo,register_fifo,0,0,0,0,Serialize x2,Deserialize x2,1,1,1,basic (single width),0,0,0,0,Bypass,0,0,synchronous state machine,10,380,3,16,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,1,1,1,1,40,40,0,0,Phase compensation,11,2,0,0,0,0,0,Phase compensation,23,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2048,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10G,0,1,0,0,0,8,0,user_custom,0,0,fir_pre_1t_neg,0,fir_pre_2t_neg,0,fir_post_1t_neg,0,fir_post_2t_neg,0,slew_r7,enable,r_r1,0,s1_mode,stg2_gain7,radp_ctle_acgain_4s_1,radp_ctle_eqz_1s_sel_3,radp_vga_sel_2,radp_dfe_fxtap1_0,radp_dfe_fxtap2_0,radp_dfe_fxtap3_0,radp_dfe_fxtap4_0,radp_dfe_fxtap5_0,radp_dfe_fxtap6_0,radp_dfe_fxtap7_0,radp_dfe_fxtap8_0,radp_dfe_fxtap9_0,radp_dfe_fxtap10_0,radp_dfe_fxtap11_0,r_r1" />
  <parameter name="pma_tx_buf_swing_level" value="lv" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="cdr_pll_power_mode" value="mid_power" />
  <parameter name="pma_rx_buf_cdrclk_to_cgb" value="cdrclk_2cgb_dis" />
  <parameter
     name="hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass"
     value="dec_64b66b_rxsm_bypass_en" />
  <parameter name="hssi_10g_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enable_port_tx_std_bitslipboundarysel" value="0" />
  <parameter name="pma_rx_deser_sdclk_enable" value="true" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="l_pll_settings_key" value="100.000000" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control"
     value="uhsif_dft_dz_det_val_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion"
     value="rx_dyn_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_inclk4_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="pma_cgb_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="enable_port_rx_seriallpbken" value="0" />
  <parameter name="pma_rx_buf_datarate" value="5000000000 bps" />
  <parameter name="pma_rx_dfe_oc_sa_d1c0" value="0" />
  <parameter name="hssi_8g_rx_pcs_sup_mode" value="user_mode" />
  <parameter
     name="hssi_krfec_tx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_loop_filter_bias_select" value="lpflt_bias_7" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_sync" value="enum_sync_default" />
  <parameter name="enable_pcs_dir" value="0" />
  <parameter name="l_anlg_tx_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter name="pma_adapt_adp_bist_odi_dfe_sel" value="radp_bist_odi_dfe_sel_0" />
  <parameter name="pma_tx_buf_xtx_path_pma_tx_divclk_hz" value="500000000" />
  <parameter name="hssi_krfec_tx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_uhsif_tx_clk_hz"
     value="0" />
  <parameter name="pma_adapt_adp_vref_en" value="radp_vref_enable" />
  <parameter name="pma_adapt_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="enable_port_rx_enh_bitslip" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value"
     value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="pma_rx_buf_rx_atb_select" value="atb_disable" />
  <parameter name="enable_port_tx_pma_qpipullup" value="0" />
  <parameter name="hssi_10g_rx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="plls" value="2" />
  <parameter name="adme_data_rate" value="5000000000" />
  <parameter
     name="hssi_common_pld_pcs_interface_pcs_testbus_block_sel"
     value="pma_if" />
  <parameter name="pma_adapt_adp_1s_ctle_bypass" value="radp_1s_ctle_bypass_0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_clken" value="frmgen_clk_dis" />
  <parameter name="cdr_pll_iqclk_mux_sel" value="power_down" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_compensation"
     value="en_compensation" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="enable_pcie_dfe_ip" value="false" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_10g_rx_pcs_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g12" value="5" />
  <parameter name="pma_rx_buf_xrx_path_pma_rx_divclk_hz" value="500000000" />
  <parameter name="hssi_gen3_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="pma_cdr_refclk_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_compensation"
     value="en_compensation" />
  <parameter name="pma_rx_sd_sd_pdb" value="sd_on" />
  <parameter
     name="hssi_8g_tx_pcs_clock_observation_in_pld_core"
     value="internal_refclk_b" />
  <parameter name="hssi_10g_rx_pcs_stretch_num_stages" value="zero_stage" />
  <parameter name="hssi_8g_tx_pcs_txpcs_urst" value="en_txpcs_urst" />
  <parameter name="l_rcfg_datapath_message" value="0" />
  <parameter name="pma_tx_ser_control_clk_divtx" value="no_dft_control_clkdivtx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_pipe_gen3_sup_mode" value="user_mode" />
  <parameter
     name="hssi_8g_rx_pcs_force_signal_detect"
     value="en_force_signal_detect" />
  <parameter name="pma_rx_dfe_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_advanced_user_mode_rx"
     value="disable" />
  <parameter name="hssi_8g_tx_pcs_refclk_b_clk_sel" value="tx_pma_clock" />
  <parameter name="hssi_rx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_b_val" value="0" />
  <parameter name="enable_port_rx_pma_div_clkout" value="0" />
  <parameter
     name="rcfg_param_vals0"
     value="1_0V,sr,user_mode,pipe_g3,basic,duplex,8,5000,0,0,0,1,0,0,delay1_path0,one_ff_delay,delay2_path0,pma_pcs,Auto,1,2,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,125.000,1000,manual,disabled,3,0,0,0,0,0,0,0,0,1,1,1,0,0,0,0,10,0,1,1,0,register_fifo,register_fifo,0,0,0,0,Serialize x4,Deserialize x4,1,1,1,pipe,192892,855683,0,0,600 ppm,0,0,synchronous state machine,10,380,3,16,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,1,1,1,1,40,40,0,0,Phase compensation,11,2,0,0,0,0,0,Phase compensation,23,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2048,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10G,0,1,0,0,0,8,0,user_custom,0,0,fir_pre_1t_neg,0,fir_pre_2t_neg,0,fir_post_1t_neg,0,fir_post_2t_neg,0,slew_r7,enable,r_r1,0,s1_mode,stg2_gain7,radp_ctle_acgain_4s_1,radp_ctle_eqz_1s_sel_3,radp_vga_sel_2,radp_dfe_fxtap1_0,radp_dfe_fxtap2_0,radp_dfe_fxtap3_0,radp_dfe_fxtap4_0,radp_dfe_fxtap5_0,radp_dfe_fxtap6_0,radp_dfe_fxtap7_0,radp_dfe_fxtap8_0,radp_dfe_fxtap9_0,radp_dfe_fxtap10_0,radp_dfe_fxtap11_0,r_r1" />
  <parameter name="l_tx_pld_pcs_width" value="40" />
  <parameter name="hssi_8g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="pma_rx_sd_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_rx_pcs_phase_compensation_fifo" value="register_fifo" />
  <parameter
     name="pma_adapt_adp_ctle_sweep_direction"
     value="radp_ctle_sweep_direction_1" />
  <parameter name="hssi_10g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter
     name="pma_tx_buf_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="std_rx_bitrev_enable" value="0" />
  <parameter name="hssi_krfec_tx_pcs_burst_err_len" value="burst_err_len1" />
  <parameter name="hssi_10g_rx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_rx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_det_buckets"
     value="ppm_300_bucket" />
  <parameter name="enable_enh" value="0" />
  <parameter name="pma_rx_odi_clk_dcd_bypass" value="no_bypass" />
  <parameter name="hssi_gen3_tx_pcs_mode" value="gen3_func" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pma_rx_clk_hz"
     value="500000000" />
  <parameter name="pma_rx_buf_act_isource_disable" value="isrc_en" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_p" value="0" />
  <parameter name="hssi_10g_rx_pcs_fast_path" value="fast_path_en" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_cycle_window"
     value="radp_ctle_adapt_cycle_window_7" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_n" value="sa_os_cal_in_0" />
  <parameter name="enable_port_rx_pma_clkout" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter
     name="hssi_rx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="enable_advanced_upi_options" value="0" />
  <parameter name="l_enable_reve_support" value="1" />
  <parameter name="pma_rx_buf_xrx_path_analog_mode" value="user_custom" />
  <parameter
     name="hssi_10g_tx_pcs_fifo_double_write"
     value="fifo_double_write_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_cnt_rst"
     value="ppm_cnt_rst_dis" />
  <parameter name="pma_rx_buf_vga_bandwidth_select" value="vga_bw_1" />
  <parameter name="pma_speedgrade" value="e2" />
  <parameter name="pma_rx_buf_power_rail_eht" value="0" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="cdr_pll_clklow_mux_select" value="clklow_mux_cdr_fbclk" />
  <parameter name="pma_rx_dfe_pdb_fxtap4t7" value="fxtap4t7_powerdown" />
  <parameter name="hssi_8g_rx_pcs_sync_sm_idle_eios" value="en_syncsm_idle" />
  <parameter name="pma_rx_deser_deser_factor" value="10" />
  <parameter
     name="hssi_common_pcs_pma_interface_ctrl_plane_bonding"
     value="ctrl_master" />
  <parameter name="pma_adapt_adp_vref_bypass" value="radp_vref_bypass_0" />
  <parameter name="pma_rx_buf_xrx_path_jtag_hys" value="hys_increase_disable" />
  <parameter name="cdr_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hip_en" value="enable" />
  <parameter name="pma_adapt_adp_dfe_fxtap9_sgn" value="radp_dfe_fxtap9_sgn_0" />
  <parameter name="hssi_tx_pld_pcs_interface_pcs_tx_clk_source" value="eightg" />
  <parameter
     name="pma_adapt_adp_bist_datapath_en"
     value="radp_bist_datapath_disable" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_iei" value="dis_eidle_iei" />
  <parameter name="std_tx_8b10b_enable" value="1" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_start_thres"
     value="pipe_rm_start_thres" />
  <parameter name="pma_adapt_odi_dfe_spec_en" value="rodi_dfe_spec_en_0" />
  <parameter name="hssi_8g_rx_pcs_ibm_invalid_code" value="dis_ibm_invalid_code" />
  <parameter name="enable_port_tx_enh_fifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel"
     value="one_ff_delay" />
  <parameter name="cdr_pll_diag_loopback_enable" value="false" />
  <parameter name="hssi_tx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="cdr_pll_f_min_pfd" value="50000000 Hz" />
  <parameter name="pma_adapt_adp_vref_vga_level" value="radp_vref_vga_level_13" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_e_val" value="0" />
  <parameter name="pma_rx_buf_xrx_path_datarate" value="5000000000 bps" />
  <parameter name="anlg_tx_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="pma_adapt_adp_dfe_fxtap6_sgn" value="radp_dfe_fxtap6_sgn_0" />
  <parameter name="std_pcs_pma_width" value="10" />
  <parameter name="pma_rx_buf_xrx_path_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="pma_tx_buf_cdr_cp_calibration_en" value="cdr_cp_cal_disable" />
  <parameter name="cdr_pll_lf_resistor_pfd" value="lf_pfd_setting3" />
  <parameter name="pma_rx_buf_pm_tx_rx_cvp_mode" value="cvp_off" />
  <parameter
     name="hssi_krfec_rx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_empty" value="empty_default" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal_status" value="uc_rx_dfe_cal_notdone" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_loc" value="disable" />
  <parameter name="pma_tx_buf_uc_dcd_cal" value="uc_dcd_cal_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter name="hssi_common_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rx_clk2" value="tx_pma_clock_clk2" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="pma_adapt_adp_vref_bw" value="radp_vref_bw_1" />
  <parameter name="cdr_pll_set_cdr_vco_speed_fix" value="117" />
  <parameter name="hssi_10g_tx_pcs_frmgen_mfrm_length" value="2048" />
  <parameter name="pma_rx_buf_input_vcm_sel" value="high_vcm" />
  <parameter name="hssi_rx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="enable_ports_pipe_sw" value="1" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="hssi_8g_rx_pcs_eightb_tenb_decoder" value="en_8b10b_ibm" />
  <parameter name="hssi_10g_rx_pcs_blksync_bypass" value="blksync_bypass_en" />
  <parameter name="pma_rx_sd_prot_mode" value="pcie_gen3_rx" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pfull" value="11" />
  <parameter name="l_std_tx_word_width" value="8" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_idwidth" value="width_64" />
  <parameter name="set_pcs_bonding_master" value="Auto" />
  <parameter name="pma_adapt_adp_vref_dfe_spec_en" value="radp_vref_dfe_spec_en_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_fifo_mode_rx" value="fifo_rx" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_pipeln" value="tx_sm_pipeln_en" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="pma_cgb_xn_clock_source_sel" value="sel_xn_up" />
  <parameter name="enable_port_rx_enh_fifo_empty" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_prot_mode_tx"
     value="eightg_g3_pcie_g3_hip_mode_tx" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mask" value="prbsmask128" />
  <parameter name="hssi_common_pcs_pma_interface_ppm_gen1_2_cnt" value="cnt_32k" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_cp_cal"
     value="dcd_cp_cal_disable" />
  <parameter name="enh_rxfifo_pempty" value="2" />
  <parameter name="enable_physical_bonding_clocks" value="0" />
  <parameter name="pma_tx_buf_datarate" value="5000000000 bps" />
  <parameter name="enable_ports_rx_manual_ppm" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_rx_deser_rst_n_adapt_odi" value="no_rst_adapt_odi" />
  <parameter name="anlg_rx_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="hssi_krfec_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="anlg_rx_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="cdr_pll_disable_up_dn" value="true" />
  <parameter name="anlg_rx_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_d_val" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="hssi_krfec_rx_pcs_error_marking_en" value="err_mark_dis" />
  <parameter name="hssi_krfec_tx_pcs_tx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_crcchk_bypass" value="crcchk_bypass_en" />
  <parameter name="pma_adapt_adp_ctle_adapt_bw" value="radp_ctle_adapt_bw_3" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="pma_tx_ser_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_tx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_8g_rx_pcs_rx_wr_clk" value="txfifo_rd_clk" />
  <parameter name="cdr_pll_enable_idle_rx_channel_support" value="false" />
  <parameter name="rx_enable" value="1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_xtx_path_calibration_en" value="false" />
  <parameter name="enable_port_rx_enh_fifo_del" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="hssi_10g_rx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="cdr_pll_reference_clock_frequency" value="100000000 hz" />
  <parameter name="cdr_pll_f_max_cmu_out_freq" value="1" />
  <parameter name="enh_rx_krfec_err_mark_type" value="10G" />
  <parameter name="hssi_common_pcs_pma_interface_ppmsel" value="ppmsel_300" />
  <parameter name="hssi_10g_tx_pcs_gbred_clken" value="gbred_clk_dis" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_fastpath" value="fastpath_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap8_sgn" value="radp_dfe_fxtap8_sgn_0" />
  <parameter name="hssi_8g_rx_pcs_wait_cnt" value="0" />
  <parameter name="std_rx_word_aligner_rvnumber" value="0" />
  <parameter name="cdr_pll_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="hssi_10g_tx_pcs_dv_bond" value="dv_bond_dis" />
  <parameter name="hssi_8g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_blksync_clken" value="blksync_clk_dis" />
  <parameter name="hssi_10g_rx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter name="hssi_10g_rx_pcs_rx_signal_ok_sel" value="synchronized_ver" />
  <parameter name="cdr_pll_uc_ro_cal_status" value="uc_ro_cal_notdone" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_gearbox" value="enable" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter name="cdr_pll_f_min_ref" value="50000000 Hz" />
  <parameter name="pma_cgb_tx_ucontrol_pcie" value="gen1" />
  <parameter name="enh_low_latency_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_reconfig_settings" value="{}" />
  <parameter name="enh_tx_crcerr_enable" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_lpbk_en" value="lpbk_dis" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g3" value="5" />
  <parameter name="hssi_krfec_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_rand_clken" value="rand_clk_dis" />
  <parameter name="pcs_speedgrade" value="e2" />
  <parameter name="pma_adapt_adp_dfe_fxtap7_sgn" value="radp_dfe_fxtap7_sgn_0" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="std_tx_bitrev_enable" value="0" />
  <parameter name="cdr_pll_chgpmp_current_pd" value="cp_current_pd_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_cdr_eidle"
     value="dis_cdr_eidle_clk_gating" />
  <parameter name="pma_adapt_adp_vref_cycle" value="radp_vref_cycle_6" />
  <parameter name="hssi_gen3_tx_pcs_reverse_lpbk" value="rev_lpbk_en" />
  <parameter name="pma_cgb_dprio_cgb_vreg_boost" value="no_voltage_boost" />
  <parameter name="pma_rx_dfe_atb_select" value="atb_disable" />
  <parameter name="pma_rx_dfe_power_mode" value="mid_power" />
  <parameter name="cdr_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_clk_sel" value="tx_pma_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="pma_rx_deser_clkdiv_source" value="vco_bypass_normal" />
  <parameter name="hssi_8g_rx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="std_tx_polinv_enable" value="0" />
  <parameter name="hssi_fifo_tx_pcs_double_write_mode" value="double_write_dis" />
  <parameter name="cdr_pll_chgpmp_current_pfd" value="cp_current_pfd_setting1" />
  <parameter
     name="hssi_gen3_rx_pcs_rx_ins_del_one_skip"
     value="ins_del_one_skip_en" />
  <parameter name="hssi_10g_rx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="hssi_common_pcs_pma_interface_pc_rst_counter" value="23" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk"
     value="en_dw_pc_wrclk_gating" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value"
     value="0" />
  <parameter name="pma_tx_buf_slew_rate_ctrl" value="slew_r5" />
  <parameter name="enable_port_rx_std_pcfifo_empty" value="0" />
  <parameter name="pma_rx_buf_vcm_current_add" value="vcm_current_default" />
  <parameter name="cdr_pll_chgpmp_current_up_pd" value="cp_current_pd_up_setting4" />
  <parameter
     name="pma_adapt_adp_ctle_vref_polarity"
     value="radp_ctle_vref_polarity_0" />
  <parameter name="std_rx_8b10b_enable" value="1" />
  <parameter name="enable_port_rx_enh_frame_diag_status" value="0" />
  <parameter name="pma_cdr_refclk_xpm_iqref_mux_iqclk_sel" value="power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="enh_pld_pcs_width" value="40" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter
     name="cdr_pll_chgpmp_dn_pd_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_8g_rx_pcs_auto_error_replacement" value="en_err_replace" />
  <parameter
     name="hssi_rx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_tx_buf_prot_mode" value="pcie_gen3_tx" />
  <parameter name="enable_port_rx_analog_reset_ack" value="0" />
  <parameter
     name="hssi_10g_rx_pcs_ber_bit_err_total_cnt"
     value="bit_err_total_cnt_10g" />
  <parameter name="pma_tx_buf_duty_cycle_cp_comp_en" value="cp_comp_off" />
  <parameter name="pma_tx_buf_initial_settings" value="true" />
  <parameter name="enable_hip" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_cdr_control" value="en_cdr_ctrl" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_d_val" value="0" />
  <parameter name="cdr_pll_f_max_m_counter" value="1" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_sw_wa" value="dis_sw_wa_clk_gating" />
  <parameter name="cdr_pll_tx_pll_prot_mode" value="txpll_unused" />
  <parameter
     name="pma_tx_buf_chgpmp_dn_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_tx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter name="enable_port_rx_enh_highber_clr_cnt" value="0" />
  <parameter name="hssi_krfec_tx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_polarity" value="dont_care_both_pol" />
  <parameter name="hssi_8g_rx_pcs_wa_boundary_lock_ctrl" value="sync_sm" />
  <parameter
     name="pma_adapt_adp_control_mux_bypass"
     value="radp_control_mux_bypass_0" />
  <parameter name="enh_txfifo_pfull" value="11" />
  <parameter name="pma_tx_buf_user_fir_coeff_ctrl_sel" value="dynamic_ctl" />
  <parameter
     name="pma_adapt_adp_ctle_force_spec_sign"
     value="radp_ctle_force_spec_sign_0" />
  <parameter name="pma_adapt_adp_frame_capture" value="radp_frame_capture_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pma_tx_clk_hz"
     value="500000000" />
  <parameter name="hssi_pipe_gen1_2_hip_mode" value="en_hip" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pempty" value="2" />
  <parameter name="hssi_8g_tx_pcs_force_echar" value="dis_force_echar" />
  <parameter
     name="hssi_pipe_gen1_2_pipe_byte_de_serializer_en"
     value="dont_care_bds" />
  <parameter
     name="pma_tx_buf_chgpmp_up_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_tx_buf_optimal" value="true" />
  <parameter name="pma_adapt_adp_vref_sel" value="radp_vref_sel_21" />
  <parameter name="pma_adapt_adp_frame_odi_sel" value="radp_frame_odi_sel_0" />
  <parameter name="enable_port_tx_enh_frame_diag_status" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_rx_odi_phase_steps_64_vs_128" value="phase_steps_64" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel"
     value="eightg_clk_out" />
  <parameter
     name="pma_tx_buf_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="cdr_pll_bw_sel" value="medium" />
  <parameter name="device" value="Unknown" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel"
     value="eightg_clk_out" />
  <parameter name="enh_tx_frmgen_mfrm_length" value="2048" />
  <parameter name="hssi_10g_rx_pcs_rd_clk_sel" value="rd_rx_pld_clk" />
  <parameter
     name="hssi_common_pcs_pma_interface_ph_fifo_reg_mode"
     value="phfifo_reg_mode_en" />
  <parameter name="hssi_8g_rx_pcs_prot_mode" value="pipe_g3" />
  <parameter name="hssi_10g_rx_pcs_master_clk_sel" value="master_rx_pma_clk" />
  <parameter name="pma_tx_buf_dft_sel" value="dft_disabled" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl"
     value="delay1_path0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_clken" value="dispgen_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_sqwgen_clken" value="sqwgen_clk_dis" />
  <parameter name="pma_adapt_adp_vga_sel" value="radp_vga_sel_4" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp"
     value="true" />
  <parameter name="hssi_common_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="pma_rx_dfe_sel_fltapstep_dec" value="fltap_step_no_dec" />
  <parameter
     name="hssi_8g_rx_pcs_wa_det_latency_sync_status_beh"
     value="dont_care_assert_sync" />
  <parameter
     name="pma_rx_buf_offset_cancellation_coarse"
     value="coarse_setting_00" />
  <parameter name="hssi_10g_tx_pcs_dispgen_bypass" value="dispgen_bypass_en" />
  <parameter name="set_cdr_refclk_freq" value="100.000000" />
  <parameter name="hssi_gen3_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_dispgen_pipeln" value="dispgen_pipeln_dis" />
  <parameter name="set_capability_reg_enable" value="0" />
  <parameter name="hssi_8g_rx_pcs_test_bus_sel" value="tx_testbus" />
  <parameter name="pma_tx_buf_xtx_path_gt_enabled" value="disable" />
  <parameter
     name="pma_adapt_adp_dfe_force_spec_sign"
     value="radp_dfe_force_spec_sign_0" />
  <parameter name="hssi_common_pcs_pma_interface_pma_done_counter" value="175000" />
  <parameter name="set_csr_soft_logic_enable" value="0" />
  <parameter name="hssi_krfec_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_iface_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_fiford" value="dis_fiford_clk_gating" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen" value="non_pcie" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_cnt" value="1" />
  <parameter name="pma_rx_deser_optimal" value="true" />
  <parameter name="hssi_gen3_rx_pcs_block_sync" value="enable_block_sync" />
  <parameter name="anlg_rx_term_sel" value="r_r1" />
  <parameter name="pma_adapt_adp_frame_en" value="radp_frame_en_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_g3_prot_mode" value="pipe_g3" />
  <parameter name="std_rx_word_aligner_rgnumber" value="15" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode" value="rx" />
  <parameter name="hssi_fifo_rx_pcs_double_read_mode" value="double_read_dis" />
  <parameter name="hssi_10g_tx_pcs_gb_pipeln_bypass" value="disable" />
  <parameter name="pma_adapt_adp_dfe_mode" value="radp_dfe_mode_4" />
  <parameter name="hssi_krfec_rx_pcs_low_latency_en" value="disable" />
  <parameter name="rx_ppm_detect_threshold" value="300" />
  <parameter name="hssi_common_pcs_pma_interface_free_run_clk_enable" value="true" />
  <parameter name="hssi_10g_rx_pcs_fifo_double_read" value="fifo_double_read_dis" />
  <parameter name="hssi_10g_rx_pcs_dft_clk_out_sel" value="rx_master_clk" />
  <parameter
     name="hssi_10g_tx_pcs_distdwn_bypass_pipeln"
     value="distdwn_bypass_pipeln_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh"
     value="uhsif_dzt_cnt_thr_2" />
  <parameter name="bonded_mode" value="pma_pcs" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_type" value="bitslip_comb" />
  <parameter name="hssi_8g_rx_pcs_gen3_rx_clk_sel" value="rcvd_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_hiber" value="rx_sm_hiber_en" />
  <parameter name="pma_rx_dfe_oc_sa_c270" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_rd"
     value="dis_sw_rm_rdclk_gating" />
  <parameter name="pma_cgb_bonding_reset_enable" value="disallow_bonding_reset" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_prot_mode_tx"
     value="eightg_and_g3_reg_mode_hip_tx" />
  <parameter name="pma_adapt_adp_bist_spec_en" value="radp_bist_spec_en_0" />
  <parameter name="enable_calibration" value="1" />
  <parameter name="enable_port_tx_pma_txdetectrx" value="0" />
  <parameter name="hssi_10g_tx_pcs_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value"
     value="0" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_sa_cal"
     value="dcd_sa_cal_disable" />
  <parameter name="pma_tx_buf_compensation_en" value="enable" />
  <parameter name="hssi_common_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="l_std_data_mask_count_multi" value="1" />
  <parameter name="hssi_10g_rx_pcs_rdfifo_clken" value="rdfifo_clk_dis" />
  <parameter name="std_tx_byte_ser_mode" value="Serialize x4" />
  <parameter name="hssi_8g_tx_pcs_prot_mode" value="pipe_g3" />
  <parameter
     name="pma_adapt_adp_dfe_vref_polarity"
     value="radp_dfe_vref_polarity_0" />
  <parameter name="pma_rx_dfe_oc_sa_d1c180" value="0" />
  <parameter name="pma_tx_ser_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_tx_powerdown" value="normal_tx_on" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter name="hssi_10g_rx_pcs_rx_scrm_width" value="bit64" />
  <parameter
     name="pma_adapt_adp_vga_sweep_direction"
     value="radp_vga_sweep_direction_1" />
  <parameter name="cdr_pll_lck2ref_delay_control" value="lck2ref_delay_2" />
  <parameter name="cdr_pll_n_counter" value="1" />
  <parameter name="pma_rx_buf_optimal" value="true" />
  <parameter name="pma_rx_sd_sd_threshold" value="sdlv_3" />
  <parameter name="cdr_pll_cdr_odi_select" value="sel_cdr" />
  <parameter name="std_rx_word_aligner_renumber" value="16" />
  <parameter name="channels" value="8" />
  <parameter name="pma_adapt_adp_ctle_window" value="radp_ctle_window_0" />
  <parameter name="hssi_gen3_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mode" value="teng_mode" />
  <parameter name="pma_rx_odi_monitor_bw_sel" value="bw_1" />
  <parameter name="pma_rx_buf_prot_mode" value="pcie_gen3_rx" />
  <parameter name="std_rx_word_aligner_pattern_len" value="10" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en"
     value="delay2_clk_disable" />
  <parameter name="hssi_10g_tx_pcs_dft_clk_out_sel" value="tx_master_clk" />
  <parameter name="hssi_8g_tx_pcs_auto_speed_nego_gen2" value="dis_asn_g2" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_ltr" value="false" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_e_val" value="0" />
  <parameter name="cdr_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_rd" value="n_rd_empty" />
  <parameter
     name="l_pll_settings"
     value="333.333333 {refclk 333.333333 m 15 n 1 lpfd 1 lpd 2 fvco 5000.0} 312.500000 {refclk 312.500000 m 16 n 1 lpfd 1 lpd 2 fvco 5000.0} 294.117647 {refclk 294.117647 m 17 n 1 lpfd 1 lpd 2 fvco 5000.0} 277.777778 {refclk 277.777778 m 18 n 1 lpfd 1 lpd 2 fvco 5000.0} 263.157895 {refclk 263.157895 m 19 n 1 lpfd 1 lpd 2 fvco 5000.0} 250.000000 {refclk 250.000000 m 20 n 1 lpfd 1 lpd 2 fvco 5000.0} 238.095238 {refclk 238.095238 m 21 n 1 lpfd 1 lpd 2 fvco 5000.0} 227.272727 {refclk 227.272727 m 22 n 1 lpfd 1 lpd 2 fvco 5000.0} 217.391304 {refclk 217.391304 m 23 n 1 lpfd 1 lpd 2 fvco 5000.0} 208.333333 {refclk 208.333333 m 24 n 1 lpfd 1 lpd 2 fvco 5000.0} 200.000000 {refclk 200.000000 m 25 n 1 lpfd 1 lpd 2 fvco 5000.0} 192.307692 {refclk 192.307692 m 26 n 1 lpfd 1 lpd 2 fvco 5000.0} 185.185185 {refclk 185.185185 m 27 n 1 lpfd 1 lpd 2 fvco 5000.0} 178.571429 {refclk 178.571429 m 28 n 1 lpfd 1 lpd 2 fvco 5000.0} 172.413793 {refclk 172.413793 m 29 n 1 lpfd 1 lpd 2 fvco 5000.0} 166.666667 {refclk 166.666667 m 30 n 1 lpfd 1 lpd 2 fvco 5000.0} 161.290323 {refclk 161.290323 m 31 n 1 lpfd 1 lpd 2 fvco 5000.0} 156.250000 {refclk 156.250000 m 32 n 1 lpfd 1 lpd 2 fvco 5000.0} 151.515152 {refclk 151.515152 m 33 n 1 lpfd 1 lpd 2 fvco 5000.0} 147.058824 {refclk 147.058824 m 34 n 1 lpfd 1 lpd 2 fvco 5000.0} 142.857143 {refclk 142.857143 m 35 n 1 lpfd 1 lpd 2 fvco 5000.0} 138.888889 {refclk 138.888889 m 36 n 1 lpfd 1 lpd 2 fvco 5000.0} 135.135135 {refclk 135.135135 m 37 n 1 lpfd 1 lpd 2 fvco 5000.0} 131.578947 {refclk 131.578947 m 38 n 1 lpfd 1 lpd 2 fvco 5000.0} 128.205128 {refclk 128.205128 m 39 n 1 lpfd 1 lpd 2 fvco 5000.0} 125.000000 {refclk 125.000000 m 40 n 1 lpfd 1 lpd 2 fvco 5000.0} 121.951220 {refclk 121.951220 m 41 n 1 lpfd 1 lpd 2 fvco 5000.0} 119.047619 {refclk 119.047619 m 42 n 1 lpfd 1 lpd 2 fvco 5000.0} 116.279070 {refclk 116.279070 m 43 n 1 lpfd 1 lpd 2 fvco 5000.0} 113.636364 {refclk 113.636364 m 44 n 1 lpfd 1 lpd 2 fvco 5000.0} 111.111111 {refclk 111.111111 m 45 n 1 lpfd 1 lpd 2 fvco 5000.0} 108.695652 {refclk 108.695652 m 46 n 1 lpfd 1 lpd 2 fvco 5000.0} 106.382979 {refclk 106.382979 m 47 n 1 lpfd 1 lpd 2 fvco 5000.0} 104.166667 {refclk 104.166667 m 48 n 1 lpfd 1 lpd 2 fvco 5000.0} 102.040816 {refclk 102.040816 m 49 n 1 lpfd 1 lpd 2 fvco 5000.0} 100.000000 {refclk 100.000000 m 50 n 1 lpfd 1 lpd 2 fvco 5000.0} 98.039216 {refclk 98.039216 m 51 n 1 lpfd 1 lpd 2 fvco 5000.0} 96.153846 {refclk 96.153846 m 52 n 1 lpfd 1 lpd 2 fvco 5000.0} 94.339623 {refclk 94.339623 m 53 n 1 lpfd 1 lpd 2 fvco 5000.0} 92.592593 {refclk 92.592593 m 54 n 1 lpfd 1 lpd 2 fvco 5000.0} 90.909091 {refclk 90.909091 m 55 n 1 lpfd 1 lpd 2 fvco 5000.0} 89.285714 {refclk 89.285714 m 56 n 1 lpfd 1 lpd 2 fvco 5000.0} 87.719298 {refclk 87.719298 m 57 n 1 lpfd 1 lpd 2 fvco 5000.0} 86.206897 {refclk 86.206897 m 58 n 1 lpfd 1 lpd 2 fvco 5000.0} 84.745763 {refclk 84.745763 m 59 n 1 lpfd 1 lpd 2 fvco 5000.0} 83.333333 {refclk 83.333333 m 60 n 1 lpfd 1 lpd 2 fvco 5000.0} 81.967213 {refclk 81.967213 m 61 n 1 lpfd 1 lpd 2 fvco 5000.0} 80.645161 {refclk 80.645161 m 62 n 1 lpfd 1 lpd 2 fvco 5000.0} 79.365079 {refclk 79.365079 m 63 n 1 lpfd 1 lpd 2 fvco 5000.0} 78.125000 {refclk 78.125000 m 64 n 1 lpfd 1 lpd 2 fvco 5000.0} 76.923077 {refclk 76.923077 m 65 n 1 lpfd 1 lpd 2 fvco 5000.0} 75.757576 {refclk 75.757576 m 66 n 1 lpfd 1 lpd 2 fvco 5000.0} 74.626866 {refclk 74.626866 m 67 n 1 lpfd 1 lpd 2 fvco 5000.0} 73.529412 {refclk 73.529412 m 68 n 1 lpfd 1 lpd 2 fvco 5000.0} 72.463768 {refclk 72.463768 m 69 n 1 lpfd 1 lpd 2 fvco 5000.0} 71.428571 {refclk 71.428571 m 70 n 1 lpfd 1 lpd 2 fvco 5000.0} 70.422535 {refclk 70.422535 m 71 n 1 lpfd 1 lpd 2 fvco 5000.0} 69.444444 {refclk 69.444444 m 72 n 1 lpfd 1 lpd 2 fvco 5000.0} 68.493151 {refclk 68.493151 m 73 n 1 lpfd 1 lpd 2 fvco 5000.0} 67.567568 {refclk 67.567568 m 74 n 1 lpfd 1 lpd 2 fvco 5000.0} 66.666667 {refclk 66.666667 m 75 n 1 lpfd 1 lpd 2 fvco 5000.0} 65.789474 {refclk 65.789474 m 76 n 1 lpfd 1 lpd 2 fvco 5000.0} 64.935065 {refclk 64.935065 m 77 n 1 lpfd 1 lpd 2 fvco 5000.0} 64.102564 {refclk 64.102564 m 78 n 1 lpfd 1 lpd 2 fvco 5000.0} 63.291139 {refclk 63.291139 m 79 n 1 lpfd 1 lpd 2 fvco 5000.0} 62.500000 {refclk 62.500000 m 80 n 1 lpfd 1 lpd 2 fvco 5000.0} 61.728395 {refclk 61.728395 m 81 n 1 lpfd 1 lpd 2 fvco 5000.0} 60.975610 {refclk 60.975610 m 82 n 1 lpfd 1 lpd 2 fvco 5000.0} 60.240964 {refclk 60.240964 m 83 n 1 lpfd 1 lpd 2 fvco 5000.0} 59.523810 {refclk 59.523810 m 84 n 1 lpfd 1 lpd 2 fvco 5000.0} 58.823529 {refclk 58.823529 m 85 n 1 lpfd 1 lpd 2 fvco 5000.0} 58.139535 {refclk 58.139535 m 86 n 1 lpfd 1 lpd 2 fvco 5000.0} 57.471264 {refclk 57.471264 m 87 n 1 lpfd 1 lpd 2 fvco 5000.0} 56.818182 {refclk 56.818182 m 88 n 1 lpfd 1 lpd 2 fvco 5000.0} 56.179775 {refclk 56.179775 m 89 n 1 lpfd 1 lpd 2 fvco 5000.0} 55.555556 {refclk 55.555556 m 90 n 1 lpfd 1 lpd 2 fvco 5000.0} 54.945055 {refclk 54.945055 m 91 n 1 lpfd 1 lpd 2 fvco 5000.0} 54.347826 {refclk 54.347826 m 92 n 1 lpfd 1 lpd 2 fvco 5000.0} 53.763441 {refclk 53.763441 m 93 n 1 lpfd 1 lpd 2 fvco 5000.0} 53.191489 {refclk 53.191489 m 94 n 1 lpfd 1 lpd 2 fvco 5000.0} 52.631579 {refclk 52.631579 m 95 n 1 lpfd 1 lpd 2 fvco 5000.0} 52.083333 {refclk 52.083333 m 96 n 1 lpfd 1 lpd 2 fvco 5000.0} 51.546392 {refclk 51.546392 m 97 n 1 lpfd 1 lpd 2 fvco 5000.0} 51.020408 {refclk 51.020408 m 98 n 1 lpfd 1 lpd 2 fvco 5000.0} 50.505051 {refclk 50.505051 m 99 n 1 lpfd 1 lpd 2 fvco 5000.0} 50.000000 {refclk 50.000000 m 100 n 1 lpfd 1 lpd 2 fvco 5000.0} allowed_ranges {50.000000 50.505051 51.020408 51.546392 52.083333 52.631579 53.191489 53.763441 54.347826 54.945055 55.555556 56.179775 56.818182 57.471264 58.139535 58.823529 59.523810 60.240964 60.975610 61.728395 62.500000 63.291139 64.102564 64.935065 65.789474 66.666667 67.567568 68.493151 69.444444 70.422535 71.428571 72.463768 73.529412 74.626866 75.757576 76.923077 78.125000 79.365079 80.645161 81.967213 83.333333 84.745763 86.206897 87.719298 89.285714 90.909091 92.592593 94.339623 96.153846 98.039216 100.000000 102.040816 104.166667 106.382979 108.695652 111.111111 113.636364 116.279070 119.047619 121.951220 125.000000 128.205128 131.578947 135.135135 138.888889 142.857143 147.058824 151.515152 156.250000 161.290323 166.666667 172.413793 178.571429 185.185185 192.307692 200.000000 208.333333 217.391304 227.272727 238.095238 250.000000 263.157895 277.777778 294.117647 312.500000 333.333333}" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_n" value="192892" />
  <parameter name="anlg_tx_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_speed_grade" value="e2" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_p" value="855683" />
  <parameter name="hssi_10g_tx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_speed_grade" value="e2" />
  <parameter name="hssi_fifo_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk2_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_sigdet_wait_counter" value="2500" />
  <parameter
     name="pma_adapt_adp_ctle_threshold_en"
     value="radp_ctle_threshold_en_0" />
  <parameter name="hssi_10g_tx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control"
     value="uhsif_dft_up_val_0" />
  <parameter name="enable_port_tx_std_pcfifo_empty" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_data" value="380" />
  <parameter name="pma_tx_ser_initial_settings" value="true" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="hssi_krfec_rx_pcs_rx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_rx_testbus_sel" value="rx_fifo_testbus1" />
  <parameter name="hssi_8g_rx_pcs_wa_pld_controlled" value="dis_pld_ctrl" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_consumption"
     value="bundled_master" />
  <parameter name="hssi_8g_rx_pcs_rx_rd_clk" value="rx_clk" />
  <parameter name="hssi_10g_tx_pcs_distup_master" value="distup_master_en" />
  <parameter name="rx_pma_div_clkout_divider" value="0" />
  <parameter name="std_tx_8b10b_disp_ctrl_enable" value="1" />
  <parameter name="pma_adapt_adp_vga_load" value="radp_vga_load_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_pma_dw_rx" value="pma_64b_rx" />
  <parameter name="enable_port_tx_enh_fifo_pempty" value="0" />
  <parameter name="hssi_10g_rx_pcs_clr_errblk_cnt_en" value="disable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_common_pcs_pma_interface_block_sel" value="pcie_gen3" />
  <parameter name="pma_tx_buf_duty_cycle_setting" value="dcc_t32" />
  <parameter name="cdr_pll_optimal" value="true" />
  <parameter
     name="pma_adapt_adp_adapt_control_sel"
     value="radp_adapt_control_sel_0" />
  <parameter name="pma_adapt_adp_ctle_load" value="radp_ctle_load_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_ser_powerdown" value="normal_ser_on" />
  <parameter name="pma_rx_buf_link" value="sr" />
  <parameter name="enh_rx_frmsync_mfrm_length" value="2048" />
  <parameter name="hssi_tx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_adapt_prot_mode" value="pcie_gen3_rx" />
  <parameter name="pma_rx_odi_vert_threshold" value="vert_0" />
  <parameter name="adme_prot_mode" value="pipe_g3" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_loopback_modes" value="lpbk_disable" />
  <parameter name="cdr_pll_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock"
     value="knum_sh_cnt_prelock_10g" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_deassert_early"
     value="deassert_early_en" />
  <parameter name="hssi_10g_rx_pcs_frmsync_mfrm_length" value="2048" />
  <parameter name="pma_adapt_adp_vref_hold_en" value="radp_vref_not_held" />
  <parameter name="pma_rx_buf_qpi_enable" value="non_qpi_mode" />
  <parameter name="pma_rx_odi_sel_oc_en" value="off_canc_disable" />
  <parameter name="l_enable_std_pipe" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_cp_up_mstr" value="true" />
  <parameter name="pma_tx_buf_uc_txvod_cal_cont" value="uc_tx_vod_cal_cont_off" />
  <parameter name="enh_rx_descram_enable" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_phystatus_rst_toggle"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_tx_buf_xtx_path_swing_level" value="lv" />
  <parameter name="pma_tx_buf_silicon_rev" value="20nm5es" />
  <parameter name="pma_tx_buf_xtx_path_clock_divider_ratio" value="1" />
  <parameter name="cdr_pll_f_min_vco" value="4900000000 Hz" />
  <parameter name="hssi_10g_tx_pcs_scrm_bypass" value="scrm_bypass_en" />
  <parameter name="hssi_common_pcs_pma_interface_early_eios_counter" value="50" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pma_dw_tx"
     value="pcie_g3_dyn_dw_tx" />
  <parameter name="anlg_rx_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter name="hssi_8g_rx_pcs_rate_match_ins_thres" value="pipe_rm_ins_thres" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hip_en" value="enable" />
  <parameter name="anlg_rx_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="pma_adapt_adp_ctle_spec_sign" value="radp_ctle_spec_sign_0" />
  <parameter name="hssi_pipe_gen3_bypass_rx_detection_enable" value="false" />
  <parameter name="pma_rx_deser_silicon_rev" value="20nm5es" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="anlg_rx_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="pma_tx_buf_lst" value="atb_disabled" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_fifo_mode_tx" value="reg_tx" />
  <parameter name="hssi_10g_rx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_width" value="bit64" />
  <parameter name="pma_cgb_scratch0_x1_clock_src" value="unused" />
  <parameter name="hssi_pipe_gen3_test_out_sel" value="disable_test_out" />
  <parameter name="pma_rx_dfe_pdb_fixedtap" value="fixtap_dfe_enable" />
  <parameter name="enh_tx_crcgen_enable" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_consumption"
     value="bundled_master" />
  <parameter name="enable_port_krfec_tx_enh_frame" value="0" />
  <parameter name="enable_port_rx_enh_blk_lock" value="0" />
  <parameter name="pma_rx_buf_term_tri_enable" value="disable_tri" />
  <parameter name="hssi_10g_tx_pcs_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_prot_mode_rx"
     value="eightg_g3_pcie_g3_hip_mode_rx" />
  <parameter name="hssi_pipe_gen1_2_tx_pipe_enable" value="en_pipe3_tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_dfe_oc_sa_d0c180" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_true_b2b" value="b2b" />
  <parameter name="pma_rx_sd_sd_output_off" value="13" />
  <parameter name="enable_port_rx_enh_clr_errblk_count" value="0" />
  <parameter name="pma_rx_dfe_datarate" value="5000000000 bps" />
  <parameter name="hssi_10g_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_prot_mode" value="pcie_gen3_rx" />
  <parameter name="pma_cdr_refclk_receiver_detect_src" value="iqclk_src" />
  <parameter name="pma_rx_buf_pm_speed_grade" value="e2" />
  <parameter name="pma_rx_odi_phase_steps_sel" value="step40" />
  <parameter name="enable_ports_pipe_g3_analog" value="1" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_wr"
     value="dis_sw_rm_wrclk_gating" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_master_clk_sel"
     value="master_tx_pma_clk" />
  <parameter name="pma_cgb_tx_ucontrol_en" value="disable" />
  <parameter name="enh_rx_blksync_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_phase_compensation_fifo" value="register_fifo" />
  <parameter name="cdr_pll_pd_l_counter" value="2" />
  <parameter
     name="hssi_gen3_rx_pcs_rate_match_fifo_latency"
     value="regular_latency" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="cdr_pll_primary_use" value="cdr" />
  <parameter name="enable_odi_accelerator" value="0" />
  <parameter name="pma_rx_buf_offset_cal_pd" value="eqz1_en" />
  <parameter name="pma_adapt_adp_ctle_hold_en" value="radp_ctle_not_held" />
  <parameter name="sim_reduced_counters" value="false" />
  <parameter name="pma_rx_buf_offset_cancellation_ctrl" value="volt_0mv" />
  <parameter name="hssi_10g_rx_pcs_ber_xus_timer_window" value="19530" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_blksync" value="enable" />
  <parameter name="pma_rx_buf_xrx_path_sup_mode" value="user_mode" />
  <parameter name="set_hip_cal_en" value="1" />
  <parameter name="std_tx_pcfifo_mode" value="register_fifo" />
  <parameter name="enable_port_rx_enh_frame" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch0_src"
     value="cdr_clkin_scratch0_src_refclk_iqclk" />
  <parameter name="enh_tx_sh_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_pseudo_random" value="all_0" />
  <parameter name="hssi_pipe_gen3_elecidle_delay_g3" value="6" />
  <parameter name="l_enable_tx_enh_iface" value="0" />
  <parameter name="anlg_rx_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="hssi_10g_tx_pcs_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window"
     value="uhsif_dzt_obr_win_16" />
  <parameter name="hssi_common_pcs_pma_interface_asn_clk_enable" value="true" />
  <parameter name="std_rx_pcfifo_mode" value="register_fifo" />
  <parameter name="pma_rx_odi_optimal" value="true" />
  <parameter name="pma_rx_buf_rx_sel_bias_source" value="bias_vcmdrv" />
  <parameter name="pma_tx_buf_duty_cycle_correction_bandwidth" value="dcc_bw_12" />
  <parameter name="enh_tx_scram_seed" value="0" />
  <parameter name="enh_txfifo_pempty" value="2" />
  <parameter name="l_std_rx_word_width" value="8" />
  <parameter name="pma_rx_buf_link_rx" value="sr" />
  <parameter name="hssi_common_pcs_pma_interface_cid_enable" value="en_cid_mode" />
  <parameter name="pma_rx_sd_sd_output_on" value="1" />
  <parameter name="pma_tx_buf_power_mode" value="mid_power" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value"
     value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_force_balign" value="en_force_balign" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_prot_mode_rx"
     value="pipe_g3_rx" />
  <parameter name="pma_rx_deser_bitslip_bypass" value="bs_bypass_yes" />
  <parameter name="hssi_8g_rx_pcs_wa_disp_err_flag" value="en_disp_err_flag" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_tx"
     value="ctrl_master_tx" />
  <parameter name="set_prbs_soft_logic_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_force_align" value="force_align_dis" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_datarate" value="5000000000 bps" />
  <parameter name="cdr_pll_chgpmp_vccreg" value="vreg_fw0" />
  <parameter name="enable_port_rx_enh_fifo_rd_en" value="0" />
  <parameter name="l_channels" value="8" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_ctrl_plane_bonding"
     value="ctrl_master" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_a" value="288230376151711743" />
  <parameter name="l_rx_pld_pcs_width" value="40" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_pma_dw_tx" value="pma_64b_tx" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_b" value="288230376151711743" />
  <parameter name="pma_tx_buf_mcgb_location_for_pcie" value="0" />
  <parameter name="pma_adapt_odi_count_threshold" value="rodi_count_threshold_0" />
  <parameter name="cdr_pll_pcie_gen" value="pcie_gen3_100mhzref" />
  <parameter name="enh_rxfifo_align_del" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en"
     value="uhsif_lpbk_dis" />
  <parameter name="l_std_rx_field_width" value="16" />
  <parameter name="pma_rx_sd_link" value="sr" />
  <parameter name="rcfg_profile_select" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_ppm_lock" value="false" />
  <parameter name="hssi_10g_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_gen3_clk_en" value="enable_clk" />
  <parameter name="pma_cgb_initial_settings" value="true" />
  <parameter name="pma_cgb_scratch2_x1_clock_src" value="unused" />
  <parameter name="pma_rx_dfe_prot_mode" value="pcie_gen3_rx" />
  <parameter
     name="hssi_common_pcs_pma_interface_cp_cons_sel"
     value="cp_cons_master" />
  <parameter name="pma_tx_buf_low_power_en" value="disable" />
  <parameter name="enable_port_rx_enh_clr_errblk_count_c10" value="0" />
  <parameter name="hssi_8g_rx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_8g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_clklow_clk_hz"
     value="100000000" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_wr"
     value="en_dw_rm_wrclk_gating" />
  <parameter name="hssi_tx_pcs_pma_interface_tx_pma_data_sel" value="pcie_gen3" />
  <parameter name="pma_rx_dfe_oc_sa_c90" value="0" />
  <parameter name="cdr_pll_gpon_lck2ref_control" value="gpon_lck2ref_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_prot_mode_rx"
     value="pcie_g3_capable_rx" />
  <parameter
     name="pma_tx_buf_duty_cycle_correction_bandwidth_dn"
     value="dcd_bw_dn_0" />
  <parameter name="pma_tx_buf_rx_det" value="mode_0" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_bypass" value="tx_sm_bypass_en" />
  <parameter name="pma_adapt_adp_bist_mode" value="radp_bist_mode_0" />
  <parameter name="dbg_capability_reg_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_hip_mode" value="enable" />
  <parameter name="enh_pcs_pma_width" value="40" />
  <parameter name="pma_adapt_adp_vga_threshold" value="radp_vga_threshold_4" />
  <parameter name="l_enable_tx_enh" value="0" />
  <parameter name="hssi_pipe_gen3_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_txfifo_full" value="full_default" />
  <parameter name="enable_port_rx_std_wa_patternalign" value="0" />
  <parameter name="hssi_10g_tx_pcs_rdfifo_clken" value="rdfifo_clk_dis" />
  <parameter name="cdr_pll_uc_ro_cal" value="uc_ro_cal_on" />
  <parameter name="std_rx_word_aligner_rknumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adapt_vga_sel" value="r_adapt_vga_sel_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_static_polarity_inversion"
     value="rx_stat_polinv_dis" />
  <parameter name="hssi_krfec_tx_pcs_transmit_order" value="transmit_lsb" />
  <parameter name="hssi_10g_tx_pcs_crcgen_inv" value="crcgen_inv_en" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pempty" value="2" />
  <parameter name="enable_port_rx_std_pcfifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_low_latency_en_tx"
     value="disable" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_prot_mode_rx"
     value="eightg_and_g3_reg_mode_hip_rx" />
  <parameter name="l_enable_pma_bonding" value="1" />
  <parameter name="hssi_8g_rx_pcs_pma_dw" value="ten_bit" />
  <parameter name="pma_adapt_adapt_vref_sel" value="r_adapt_vref_sel_0" />
  <parameter name="pma_tx_ser_prot_mode" value="pcie_gen3_tx" />
  <parameter name="pma_rx_dfe_pdb" value="dfe_enable" />
  <parameter name="l_enable_rx_std_iface" value="1" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size"
     value="uhsif_dzt_skipsz_4" />
  <parameter name="cdr_pll_pfd_l_counter" value="1" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_oneshot"
     value="radp_ctle_adapt_oneshot_1" />
  <parameter name="anlg_tx_vod_output_swing_ctrl" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_adapt_adp_adapt_start" value="radp_adapt_start_0" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_inc" value="fxtap_step_no_inc" />
  <parameter name="pma_rx_deser_force_clkdiv_for_testing" value="normal_clkdiv" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="hssi_8g_rx_pcs_err_flags_sel" value="err_flags_wa" />
  <parameter name="pma_adapt_adp_dfe_fltap_en" value="radp_dfe_fltap_disable" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter name="pcs_direct_width" value="8" />
  <parameter name="support_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_pipe_if_g3pcs"
     value="pipe_if_g3pcs" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/phy_g3x8.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/phy_g3x8.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="top_DUT_altera_pcie_a10_hip_191_5igssfy" as="phy_g3x8" />
  <messages>
   <message level="Info" culprit="top_DUT">"Generating: phy_g3x8"</message>
   <message level="Info" culprit="top_DUT">"Generating: top_DUT_altera_xcvr_native_a10_191_o3savxa"</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="phy_g3x8">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="phy_g3x8">Validating reconfiguration profile 0</message>
   <message level="Info" culprit="phy_g3x8">When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.</message>
   <message level="Info" culprit="phy_g3x8"><![CDATA[<html><font color="blue">Note - </font>When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure]]></message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Info" culprit="phy_g3x8">Current IP configuration matches reconfiguration profile 0</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Info" culprit="phy_g3x8">For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.</message>
   <message level="Warning" culprit="phy_g3x8">The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.</message>
   <message level="Info" culprit="phy_g3x8">Building configuration data for reconfiguration profile 1</message>
   <message level="Info" culprit="phy_g3x8">Validating reconfiguration profile 1</message>
   <message level="Info" culprit="phy_g3x8"><![CDATA[<html><font color="blue">Note - </font>When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure]]></message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Info" culprit="phy_g3x8">Current IP configuration matches reconfiguration profile 1</message>
   <message level="Info" culprit="phy_g3x8">For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.</message>
  </messages>
 </entity>
 <entity kind="altera_pcie_a10_hip" version="19.1" name="fpll_g3">
  <parameter name="cmu_fpll_pll_n_counter_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_c_counter_0_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_enable" value="true" />
  <parameter name="core_c_counter_1_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_output_clock_frequency_3" value="0 ps" />
  <parameter name="cmu_fpll_output_clock_frequency_2" value="0 ps" />
  <parameter name="numeric_speed_grade" value="1" />
  <parameter name="cmu_fpll_bw_sel" value="high" />
  <parameter name="cmu_fpll_output_clock_frequency_1" value="0 ps" />
  <parameter name="gui_outclk2_phase_shift_unit" value="0" />
  <parameter
     name="cmu_fpll_fpll_iqtxrxclk_out_enable"
     value="fpll_iqtxrxclk_out_disable" />
  <parameter name="cmu_fpll_pll_tclk_mux_en" value="false" />
  <parameter name="prot_mode" value="pcie_gen2_tx" />
  <parameter name="cmu_fpll_pll_sup_mode" value="user_mode" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0_dyn_low_bits" value="0" />
  <parameter name="f_out_c0_bitvec" value="000000011101110011010110010100000000" />
  <parameter name="cmu_fpll_prot_mode" value="pcie_gen2_tx" />
  <parameter name="cmu_fpll_n_counter" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_3_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_lock_fltr_cfg" value="25" />
  <parameter
     name="cmu_fpll_pll_dprio_clk_vreg_boost"
     value="clk_fpll_vreg_no_voltage_boost" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_iqclk_sel"
     value="power_down" />
  <parameter name="cmu_fpll_max_fractional_percentage" value="99" />
  <parameter name="cmu_fpll_pll_device_variant" value="device1" />
  <parameter name="vco_freq_bitvec" value="001001010100000010111110010000000000" />
  <parameter name="cmu_fpll_pll_dprio_power_iso_en" value="false" />
  <parameter name="hssi_pma_cgb_master_datarate" value="5000000000 bps" />
  <parameter name="cmu_fpll_min_fractional_percentage" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch2_src"
     value="pll_clkin_1_scratch2_src_vss" />
  <parameter name="gui_enable_iqtxrxclk_mode" value="false" />
  <parameter name="device_speed_grade" value="e2" />
  <parameter name="gui_enable_phase_alignment" value="false" />
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter name="pll_c_counter_3_prst" value="1" />
  <parameter name="gui_fractional_f" value="0.0" />
  <parameter name="cmu_fpll_f_min_pfd" value="50000000" />
  <parameter
     name="cmu_fpll_pll_vco_freq_band_1_fix_high"
     value="pll_vco_freq_band_1_fix_high_0" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="cmu_fpll_pll_dsm_ecn_test_en" value="false" />
  <parameter name="hssi_l_counter" value="2" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_actual_outclk0_frequency" value="100.0" />
  <parameter name="cmu_fpll_refclk_select_mux_silicon_rev" value="20nm5es" />
  <parameter name="gui_outclk1_actual_phase_shift" value="0.0" />
  <parameter name="cmu_fpll_pll_iqclk_mux_sel" value="power_down" />
  <parameter name="cmu_fpll_pll_c_counter_0_prst" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch3_src"
     value="pll_clkin_0_scratch3_src_vss" />
  <parameter name="full_outclk2_actual_phase_shift" value="" />
  <parameter name="pll_c_counter_0_prst" value="1" />
  <parameter name="cmu_fpll_pll_lpf_rstn_value" value="lpf_normal" />
  <parameter name="hssi_cascade_c_counter_ph_mux_prst" value="0" />
  <parameter name="gui_pll_set_hssi_m_counter" value="8" />
  <parameter name="set_altera_xcvr_fpll_a10_calibration_en" value="1" />
  <parameter name="gui_fractional_x" value="32" />
  <parameter name="gui_outclk3_actual_phase_shift_deg" value="0.0" />
  <parameter name="is_c10" value="0" />
  <parameter name="cmu_fpll_pll_vco_ph3_value" value="pll_vco_ph3_vss" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch2_src"
     value="pll_clkin_0_scratch2_src_vss" />
  <parameter name="pll_n_counter" value="1" />
  <parameter name="gui_actual_outclk2_frequency" value="100.0" />
  <parameter name="cmu_fpll_pll_cp_testmode" value="cp_normal" />
  <parameter name="cmu_fpll_f_max_pfd_bonded" value="600000000" />
  <parameter name="cmu_fpll_pll_powerdown_mode" value="false" />
  <parameter name="cmu_fpll_pll_c_counter_2_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_ph3_en" value="false" />
  <parameter name="core_c_counter_3_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_m_counter_prst" value="1" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="cmu_fpll_bandwidth_range_low" value="1" />
  <parameter name="cmu_fpll_power_mode" value="low_power" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_manu_clk_sw_en" value="false" />
  <parameter name="cmu_fpll_pll_bw_mode" value="hi_bw" />
  <parameter name="dbg_embedded_debug_enable" value="0" />
  <parameter name="cmu_fpll_datarate" value="5000000000 bps" />
  <parameter name="is_protocol_PCIe" value="1" />
  <parameter name="c_counter1_bitvec" value="1" />
  <parameter name="cmu_fpll_pll_lf_resistance" value="lf_res_setting1" />
  <parameter name="enable_hfreq_clk" value="0" />
  <parameter name="pll_c_counter_2_in_src" value="m_cnt_in_src_test_clk" />
  <parameter name="core_c_counter_1_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="hssi_pcie_c_counter_0_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_ph2_en" value="false" />
  <parameter name="gui_pll_n_counter" value="1" />
  <parameter name="cmu_fpll_out_freq" value="000010010101000000101111100100000000" />
  <parameter name="hssi_l_counter_bypass" value="0" />
  <parameter name="cmu_fpll_out_freq_hz" value="0 hz" />
  <parameter name="cmu_fpll_pll_c_counter_1_prst" value="1" />
  <parameter name="gui_outclk3_desired_phase_shift" value="0" />
  <parameter name="cmu_fpll_fpll_cal_test_sel" value="sel_cal_out_7_to_0" />
  <parameter name="cmu_fpll_pll_c_counter_1_in_src" value="m_cnt_in_src_test_clk" />
  <parameter name="full_actual_outclk1_frequency" value="" />
  <parameter name="gui_outclk2_desired_phase_shift" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch1_src"
     value="pll_clkin_1_scratch1_src_vss" />
  <parameter name="gui_operation_mode" value="0" />
  <parameter name="gui_desired_hssi_cascade_frequency" value="100.0" />
  <parameter name="hssi_pma_cgb_master_op_mode" value="enabled" />
  <parameter name="cmu_fpll_top_or_bottom" value="tb_unknown" />
  <parameter name="hssi_l_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_hssi_output_clock_frequency" value="2500.0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clk_sel_override_value"
     value="select_clk0" />
  <parameter name="hssi_cascade_n_counter" value="1" />
  <parameter name="cmu_fpll_reference_clock_frequency" value="100.0 MHz" />
  <parameter name="cmu_fpll_pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="cmu_fpll_pll_n_counter_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_reconfig_en" value="1" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1_dyn_low_bits" value="0" />
  <parameter name="vco_frequency" value="10000.0 MHz" />
  <parameter name="cmu_fpll_pll_m_counter_ph_mux_prst" value="0" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="cmu_fpll_input_tolerance" value="0" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="cmu_fpll_pll_c_counter_2_ph_mux_prst" value="0" />
  <parameter name="hssi_cascade_pfd_frequency" value="300.0 MHz" />
  <parameter name="pll_c_counter_2_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_output_clock_frequency_0" value="500 MHz" />
  <parameter name="core_c_counter_2_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_pll_m_counter" value="50" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter name="cmu_fpll_pll_dprio_status_select" value="dprio_normal_status" />
  <parameter name="core_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="pll_iqclk_mux_sel" value="power_down" />
  <parameter name="gui_desired_refclk_frequency" value="100.0" />
  <parameter name="pll_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="rcfg_txt_file_enable" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="enable_mcgb" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_3" value="1" />
  <parameter name="cmu_fpll_side" value="side_unknown" />
  <parameter name="cmu_fpll_pll_c_counter_0" value="5" />
  <parameter name="cmu_fpll_pll_dsm_fractional_division" value="1" />
  <parameter name="full_outclk0_actual_phase_shift" value="" />
  <parameter name="cmu_fpll_pll_optimal" value="true" />
  <parameter name="cmu_fpll_pll_c_counter_2" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_1" value="1" />
  <parameter name="cmu_fpll_pll_ctrl_override_setting" value="true" />
  <parameter name="cmu_fpll_pll_c_counter_3_prst" value="1" />
  <parameter name="pfd_frequency" value="100.0 MHz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="f_out_c3_bitvec" value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_vco_freq_hz" value="10000000000" />
  <parameter name="cmu_fpll_pll_nreset_invert" value="false" />
  <parameter name="hssi_actual_using_fractional" value="false" />
  <parameter name="hssi_vco_frequency" value="10000.0" />
  <parameter name="cmu_fpll_is_cascaded_pll" value="false" />
  <parameter name="cmu_fpll_pll_vco_ph2_value" value="pll_vco_ph2_vss" />
  <parameter name="pfd_freq_bitvec" value="000000000101111101011110000100000000" />
  <parameter name="generate_docs" value="0" />
  <parameter name="cmu_fpll_pll_lock_fltr_test" value="pll_lock_fltr_nrm" />
  <parameter name="cmu_fpll_pll_l_counter" value="2" />
  <parameter name="gui_hssi_prot_mode" value="2" />
  <parameter name="gui_desired_outclk2_frequency" value="100.0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_sw_refclk_src"
     value="pll_sw_refclk_src_clk_0" />
  <parameter name="mapped_primary_pll_buffer" value="N/A" />
  <parameter name="hip_cal_en" value="enable" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_src"
     value="pll_clkin_1_src_vss" />
  <parameter name="mapped_output_clock_frequency" value="2500.0 MHz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="cmu_fpll_pll_core_vreg1_atbsel" value="atb_disabled1" />
  <parameter name="cmu_fpll_pll_dsm_fractional_value_ready" value="pll_k_ready" />
  <parameter name="cmu_fpll_enable_idle_fpll_support" value="idle_none" />
  <parameter name="hssi_pma_cgb_master_silicon_rev" value="20nm5" />
  <parameter name="gui_pfd_frequency" value="100.0" />
  <parameter name="core_c_counter_1_fine_dly" value="0 ps" />
  <parameter name="hssi_cascade_actual_using_fractional" value="false" />
  <parameter name="hssi_l_counter_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_pll_vco_ph1_en" value="false" />
  <parameter name="core_c_counter_1_prst" value="1" />
  <parameter name="cmu_fpll_f_max_pfd" value="800000000" />
  <parameter name="enable_mcgb_pcie_clksw" value="0" />
  <parameter name="check_output_ports_mcgb" value="0" />
  <parameter name="cmu_fpll_pll_lf_ripplecap" value="lf_no_ripple" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="cmu_fpll_pll_calibration" value="true" />
  <parameter name="cmu_fpll_pll_dsm_ecn_bypass" value="false" />
  <parameter name="gui_desired_outclk1_frequency" value="100.0" />
  <parameter name="gui_outclk0_phase_shift_unit" value="0" />
  <parameter name="gui_outclk2_actual_phase_shift_deg" value="0 deg" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_fpll_vco_div_by_2_sel"
     value="bypass_divide_by_2" />
  <parameter name="core_c_counter_0_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="hssi_pma_cgb_master_x1_div_m_sel" value="divbypass" />
  <parameter name="hssi_pcie_c_counter_0" value="5" />
  <parameter name="gui_enable_extswitch" value="false" />
  <parameter name="cmu_fpll_pm_speed_grade" value="e2" />
  <parameter name="cmu_fpll_pll_l_counter_bypass" value="false" />
  <parameter name="cmu_fpll_pll_c_counter_0_fine_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch4_src"
     value="pll_clkin_1_scratch4_src_vss" />
  <parameter name="enable_bonding_clks" value="0" />
  <parameter name="mcgb_div" value="1" />
  <parameter name="cmu_fpll_f_out_c2_hz" value="0 hz" />
  <parameter name="cmu_fpll_pll_vco_ph0_en" value="true" />
  <parameter name="mcgb_div_fnl" value="1" />
  <parameter name="primary_use" value="tx" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="0" />
  <parameter name="hssi_dsm_fractional_division" value="0" />
  <parameter name="cmu_fpll_pll_atb" value="atb_selectdisable" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_xpm_cpvco_fpll_xpm_chgpmplf_fpll_cp_current_boost"
     value="normal_setting" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_pma_cgb_master_ser_mode" value="sixty_four_bit" />
  <parameter name="pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="hssi_m_counter" value="50" />
  <parameter name="gui_enable_dps" value="false" />
  <parameter name="gui_enable_manual_config" value="false" />
  <parameter name="core_vco_frequency_basic" value="10000.0" />
  <parameter name="mcgb_out_datarate" value="5000.0" />
  <parameter name="cmu_fpll_pll_c_counter_3_min_tco_enable" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="cmu_fpll_pll_ppm_clk0_src" value="ppm_clk0_vss" />
  <parameter name="cmu_fpll_pll_c_counter_1_coarse_dly" value="0 ps" />
  <parameter name="phase_alignment_check_var" value="false" />
  <parameter name="cmu_fpll_pll_self_reset" value="false" />
  <parameter name="full_actual_refclk_frequency" value="100.0" />
  <parameter name="pll_datarate" value="5000000000 bps" />
  <parameter name="cmu_fpll_f_out_c0_hz" value="0 hz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="cmu_fpll_phase_shift_3" value="0 ps" />
  <parameter name="cmu_fpll_phase_shift_2" value="0 ps" />
  <parameter name="gui_hip_cal_en" value="1" />
  <parameter name="dbg_stat_soft_logic_enable" value="0" />
  <parameter name="cmu_fpll_vco_freq" value="001001010100000010111110010000000000" />
  <parameter name="cmu_fpll_pll_vco_ph1_value" value="pll_vco_ph1_vss" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch3_src"
     value="pll_clkin_1_scratch3_src_vss" />
  <parameter name="cmu_fpll_pll_c_counter_2_in_src" value="m_cnt_in_src_test_clk" />
  <parameter name="cmu_fpll_f_out_c1_hz" value="0 hz" />
  <parameter name="cmu_fpll_l_counter" value="2" />
  <parameter name="cmu_fpll_pll_ppm_clk1_src" value="ppm_clk1_vss" />
  <parameter name="cmu_fpll_f_max_vco_fractional" value="14025000000" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="pll_m_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="core_c_counter_2_coarse_dly" value="0 ps" />
  <parameter name="gui_desired_outclk3_frequency" value="100.0" />
  <parameter name="rcfg_debug" value="0" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_clk_sw_dly" value="0" />
  <parameter name="cmu_fpll_pll_dprio_cvp_inter_sel" value="false" />
  <parameter name="cmu_fpll_phase_shift_1" value="0 ps" />
  <parameter name="cmu_fpll_pll_cmp_buf_dly" value="0 ps" />
  <parameter name="cmu_fpll_phase_shift_0" value="0 ps" />
  <parameter name="cmu_fpll_is_otn" value="false" />
  <parameter name="hssi_cascade_c_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="hssi_l_counter_enable" value="true" />
  <parameter name="hssi_pma_cgb_master_input_select_gen3" value="unused" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="fpll_refclk_select" value="0" />
  <parameter name="cmu_fpll_pll_vco_ph0_value" value="pll_vco_ph0_vss" />
  <parameter name="cmu_fpll_pll_c3_pllcout_enable" value="false" />
  <parameter name="cmu_fpll_analog_mode" value="user_custom" />
  <parameter name="pll_c_counter_1_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting0" />
  <parameter name="cmu_fpll_pll_c_counter_1_ph_mux_prst" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_src"
     value="pll_clkin_0_src_vss" />
  <parameter name="core_c_counter_3_ph_mux_prst" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch4_src"
     value="pll_clkin_0_scratch4_src_vss" />
  <parameter name="pll_c_counter_1_ph_mux_prst" value="0" />
  <parameter name="pll_c_counter_3_in_src" value="m_cnt_in_src_test_clk" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="pll_dsm_fractional_division" value="1" />
  <parameter name="core_c_counter_2_prst" value="1" />
  <parameter name="core_c_counter_0" value="1" />
  <parameter name="cmu_fpll_dps_en" value="false" />
  <parameter name="hssi_pma_cgb_master_input_select" value="fpll_top" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_auto_clk_sw_en" value="false" />
  <parameter name="core_c_counter_2" value="1" />
  <parameter name="pll_c_counter_2" value="1" />
  <parameter name="core_c_counter_1" value="1" />
  <parameter name="pll_c_counter_3" value="1" />
  <parameter name="l_counter_bitvec" value="2" />
  <parameter name="pll_c_counter_0" value="5" />
  <parameter name="core_c_counter_3" value="1" />
  <parameter name="pll_c_counter_1" value="1" />
  <parameter name="gui_enable_50G_support" value="false" />
  <parameter name="enable_analog_resets" value="0" />
  <parameter name="gui_pll_c_counter_3" value="1" />
  <parameter name="gui_pll_c_counter_2" value="1" />
  <parameter name="core_actual_using_fractional" value="false" />
  <parameter name="device_revision" value="20nm5" />
  <parameter name="f_out_c2_bitvec" value="000000000000000000000000000000000000" />
  <parameter name="gui_outclk0_desired_phase_shift" value="0.0" />
  <parameter name="cmu_fpll_pll_c_counter_2_prst" value="1" />
  <parameter name="gui_enable_clk_bad" value="false" />
  <parameter name="cmu_fpll_pll_test_enable" value="false" />
  <parameter name="cmu_fpll_f_max_pfd_integer" value="800000000" />
  <parameter name="cmu_fpll_cgb_div" value="1" />
  <parameter name="cmu_fpll_pll_c0_pllcout_enable" value="true" />
  <parameter name="cmu_fpll_f_min_vco" value="6000000000" />
  <parameter name="cmu_fpll_initial_settings" value="true" />
  <parameter name="cmu_fpll_compensation_mode" value="direct" />
  <parameter name="core_c_counter_2_fine_dly" value="0 ps" />
  <parameter name="gui_actual_refclk_frequency" value="100.0" />
  <parameter name="enable_ext_lockdetect_ports" value="0" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_clk_loss_sw_en" value="false" />
  <parameter name="device" value="Unknown" />
  <parameter name="cmu_fpll_f_max_div_two_bypass" value="1" />
  <parameter name="hssi_pcie_c_counter_0_fine_dly" value="0 ps" />
  <parameter name="mcgb_aux_clkin_cnt" value="0" />
  <parameter name="cmu_fpll_vco_frequency" value="10000.0 MHz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_iqclk_sel"
     value="power_down" />
  <parameter name="device_family" value="Arria 10" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk0_logical_to_physical_mapping"
     value="lvpecl" />
  <parameter name="gui_outclk1_actual_phase_shift_deg" value="0.0" />
  <parameter name="gui_number_of_output_clocks" value="1" />
  <parameter name="cmu_fpll_silicon_rev" value="20nm5" />
  <parameter name="cmu_fpll_primary_use" value="tx" />
  <parameter name="cmu_fpll_pll_c_counter_3_in_src" value="m_cnt_in_src_test_clk" />
  <parameter name="cmu_fpll_fpll_hclk_out_enable" value="fpll_hclk_out_enable" />
  <parameter name="pll_m_counter" value="50" />
  <parameter name="cmu_fpll_pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="cmu_fpll_f_max_pfd_fractional" value="800000000" />
  <parameter name="cmu_fpll_fpll_cas_out_enable" value="fpll_cas_out_disable" />
  <parameter name="cmu_fpll_pll_lf_cbig" value="lf_cbig_setting4" />
  <parameter name="enable_pll_reconfig" value="1" />
  <parameter name="gui_outclk3_actual_phase_shift" value="0.0" />
  <parameter name="hssi_cascade_dsm_fractional_division" value="1" />
  <parameter name="set_capability_reg_enable" value="0" />
  <parameter name="cmu_fpll_pll_m_counter_min_tco_enable" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch3_src"
     value="scratch3_power_down" />
  <parameter name="hssi_pcie_c_counter_0_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="mapped_hip_cal_done_port" value="1" />
  <parameter name="gui_fpll_mode" value="2" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="set_csr_soft_logic_enable" value="0" />
  <parameter name="cmu_fpll_pll_ctrl_plniotri_override" value="false" />
  <parameter name="full_actual_outclk0_frequency" value="" />
  <parameter name="gui_outclk3_phase_shift_unit" value="0" />
  <parameter name="c_counter0_bitvec" value="1" />
  <parameter name="full_outclk1_actual_phase_shift" value="" />
  <parameter name="pll_c_counter_1_fine_dly" value="0 ps" />
  <parameter name="gui_outclk0_actual_phase_shift" value="0.0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="cmu_fpll_pll_c_counter_1_min_tco_enable" value="false" />
  <parameter name="enable_cascade_in" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="core_pfd_frequency" value="300.0 MHz" />
  <parameter name="cmu_fpll_pll_c2_pllcout_enable" value="false" />
  <parameter name="pll_c_counter_0_coarse_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_freq"
     value="000000000101111101011110000100000000" />
  <parameter name="cmu_fpll_duty_cycle_1" value="50" />
  <parameter name="cmu_fpll_duty_cycle_2" value="50" />
  <parameter name="cmu_fpll_duty_cycle_3" value="50" />
  <parameter name="hssi_cascade_c_counter" value="1" />
  <parameter name="gui_pll_set_hssi_k_counter" value="1" />
  <parameter name="hssi_pfd_frequency" value="100.0" />
  <parameter name="reference_clock_frequency" value="100.0 MHz" />
  <parameter name="cmu_fpll_is_sdi" value="false" />
  <parameter name="cmu_fpll_power_rail_et" value="0" />
  <parameter name="cmu_fpll_m_counter" value="50" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clk_loss_edge"
     value="pll_clk_loss_both_edges" />
  <parameter name="cmu_fpll_duty_cycle_0" value="50" />
  <parameter name="cmu_fpll_f_out_c3_hz" value="0 hz" />
  <parameter name="n_counter_bitvec" value="1" />
  <parameter name="cmu_fpll_feedback" value="normal" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch0_src"
     value="pll_clkin_1_scratch0_src_vss" />
  <parameter name="cgb_div_bitvec" value="1" />
  <parameter name="full_actual_outclk2_frequency" value="" />
  <parameter name="core_dsm_fractional_division" value="1" />
  <parameter name="pll_clk_loss_edge" value="pll_clk_loss_both_edges" />
  <parameter name="cmu_fpll_m_counter_c0" value="1" />
  <parameter name="pll_c_counter_1_prst" value="1" />
  <parameter name="cmu_fpll_m_counter_c3" value="1" />
  <parameter name="c_counter3_bitvec" value="1" />
  <parameter name="cmu_fpll_m_counter_c2" value="1" />
  <parameter name="gui_pll_set_hssi_n_counter" value="1" />
  <parameter name="cmu_fpll_m_counter_c1" value="1" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_powerdown_mode" value="false" />
  <parameter name="core_c_counter_3_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_sup_mode" value="user_mode" />
  <parameter name="cmu_fpll_pll_core_vreg0_atbsel" value="atb_disabled" />
  <parameter name="gui_desired_outclk0_frequency" value="100.0" />
  <parameter
     name="hssi_pma_cgb_master_tx_ucontrol_reset_pcie"
     value="pcscorehip_controls_mcgb" />
  <parameter name="cmu_fpll_pll_tclk_sel" value="pll_tclk_m_src" />
  <parameter name="gui_self_reset_enabled" value="false" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_pfd_pulse_width"
     value="pulse_width_setting0" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_1_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_c1_pllcout_enable" value="false" />
  <parameter name="pll_c_counter_2_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_bandwidth_range_high" value="1" />
  <parameter name="gui_hssi_calc_output_clock_frequency" value="1250.0" />
  <parameter name="pll_c_counter_2_coarse_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_pll_dprio_fpll_vreg_boost"
     value="fpll_vreg_boost_1_step" />
  <parameter name="pll_c_counter_2_prst" value="1" />
  <parameter name="cmu_fpll_pll_op_mode" value="false" />
  <parameter name="cmu_fpll_pll_fbclk_mux_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="cmu_fpll_pll_fbclk_mux_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="cmu_fpll_pll_m_counter_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_bonding" value="pll_bonding" />
  <parameter name="cmu_fpll_pll_cp_compensation" value="true" />
  <parameter name="hssi_n_counter" value="1" />
  <parameter name="cmu_fpll_pll_dprio_force_inter_sel" value="false" />
  <parameter name="enable_pld_mcgb_cal_busy_port" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_2_min_tco_enable" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="gui_enable_manual_hssi_counters" value="false" />
  <parameter name="gui_outclk1_desired_phase_shift" value="0" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter name="cmu_fpll_f_out_c3" value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_f_out_c2" value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_f_out_c1" value="000000000000000000000000000000000000" />
  <parameter name="gui_actual_outclk1_frequency" value="100.0" />
  <parameter name="cmu_fpll_f_out_c0" value="000000011101110011010110010100000000" />
  <parameter name="system_info_device_family" value="Arria 10" />
  <parameter name="calibration_en" value="enable" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter name="pll_c_counter_0_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_rstn_override" value="false" />
  <parameter name="core_c_counter_3_fine_dly" value="0 ps" />
  <parameter name="gui_parameter_values" value="5,1,1,1,2,50,1,10000.0 MHz,1" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="cmu_fpll_reference_clock_frequency_scratch" value="100000000" />
  <parameter name="cmu_fpll_pll_c_counter_2_fine_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch1_src"
     value="pll_clkin_0_scratch1_src_vss" />
  <parameter name="feedback" value="normal" />
  <parameter name="cmu_fpll_pma_width" value="64" />
  <parameter name="core_c_counter_3_prst" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_3_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_refclk_select_mux_refclk_select0" value="lvpecl" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="cmu_fpll_refclk_select_mux_refclk_select1" value="ref_iqclk0" />
  <parameter name="f_out_c1_bitvec" value="000000000000000000000000000000000000" />
  <parameter name="gui_is_downstream_cascaded_pll" value="false" />
  <parameter name="pll_l_counter" value="2" />
  <parameter name="hssi_cascade_m_counter" value="11" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_cal_vco_count_length"
     value="sel_8b_count" />
  <parameter name="compensation_mode" value="direct" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1_dyn_high_bits" value="0" />
  <parameter name="cmu_fpll_f_max_band_9" value="1" />
  <parameter
     name="hssi_pma_cgb_master_cgb_enable_iqtxrxclk"
     value="disable_iqtxrxclk" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_fpll_refclk_source"
     value="normal_refclk" />
  <parameter name="cmu_fpll_f_max_band_6" value="6075045000" />
  <parameter name="pma_width" value="64" />
  <parameter name="cmu_fpll_f_max_band_5" value="5762211000" />
  <parameter name="cmu_fpll_f_max_band_8" value="14025000000" />
  <parameter name="cmu_fpll_f_max_band_7" value="6374148000" />
  <parameter name="gui_outclk0_actual_phase_shift_deg" value="0.0" />
  <parameter name="cmu_fpll_f_max_vco" value="12500000000" />
  <parameter name="gui_refclk_index" value="0" />
  <parameter name="gui_pll_set_hssi_l_counter" value="1" />
  <parameter name="enable_mcgb_debug_ports_parameters" value="0" />
  <parameter name="enable_hip_options" value="0" />
  <parameter name="gui_pll_dsm_fractional_division" value="1" />
  <parameter name="mcgb_in_clk_freq" value="2500.0" />
  <parameter
     name="cmu_fpll_pll_c_counter_0_in_src"
     value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_pll_unlock_fltr_cfg" value="2" />
  <parameter name="gui_enable_low_f_support" value="false" />
  <parameter name="pma_width_bitvec" value="64" />
  <parameter name="cmu_fpll_f_min_band_0" value="7000000000" />
  <parameter name="cmu_fpll_pll_cal_status" value="false" />
  <parameter name="cmu_fpll_f_min_band_2" value="4287223000" />
  <parameter name="pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="cmu_fpll_f_min_band_1" value="3861860000" />
  <parameter name="cmu_fpll_pll_extra_csr" value="0" />
  <parameter name="gui_actual_outclk3_frequency" value="100.0" />
  <parameter name="cmu_fpll_f_max_band_2" value="4688476000" />
  <parameter name="cmu_fpll_f_min_band_8" value="6374148000" />
  <parameter name="hssi_cascade_c_counter_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_f_max_band_1" value="4287223000" />
  <parameter name="cmu_fpll_f_min_band_7" value="6075045000" />
  <parameter name="cmu_fpll_f_max_band_4" value="5423191000" />
  <parameter name="cmu_fpll_f_max_band_3" value="5072700000" />
  <parameter name="cmu_fpll_f_min_band_9" value="1" />
  <parameter name="cmu_fpll_f_min_band_4" value="5072700000" />
  <parameter
     name="output_freq_bitvec"
     value="000010010101000000101111100100000000" />
  <parameter name="cmu_fpll_f_min_band_3" value="4688476000" />
  <parameter name="cmu_fpll_f_max_band_0" value="3861860000" />
  <parameter name="cmu_fpll_f_min_band_6" value="5762211000" />
  <parameter name="hssi_pma_cgb_master_prot_mode" value="pcie_gen2_tx" />
  <parameter name="cmu_fpll_f_min_band_5" value="5423191000" />
  <parameter name="cmu_fpll_pll_ref_buf_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_core_cali_ref_off" value="true" />
  <parameter name="cmu_fpll_pll_l_counter_enable" value="true" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="cmu_fpll_pll_core_cali_vco_off" value="true" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="cmu_fpll_set_fpll_input_freq_range" value="0" />
  <parameter name="phase_shift_0" value="0 ps" />
  <parameter name="gui_outclk2_actual_phase_shift" value="0 ps" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_fpll_a10" />
  <parameter name="mcgb_enable_iqtxrxclk" value="disable_iqtxrxclk" />
  <parameter name="gui_enable_fractional" value="false" />
  <parameter name="gui_bw_sel" value="high" />
  <parameter
     name="refclk_freq_bitvec"
     value="000000000101111101011110000100000000" />
  <parameter name="cmu_fpll_pll_vccr_pd_en" value="true" />
  <parameter name="pll_actual_using_fractional" value="false" />
  <parameter name="silicon_rev" value="false" />
  <parameter name="cmu_fpll_calibration_en" value="enable" />
  <parameter name="full_outclk3_actual_phase_shift" value="" />
  <parameter name="core_m_counter" value="11" />
  <parameter name="phase_shift_3" value="0 ps" />
  <parameter name="phase_shift_2" value="0 ps" />
  <parameter name="pll_c_counter_1_in_src" value="m_cnt_in_src_test_clk" />
  <parameter name="phase_shift_1" value="0 ps" />
  <parameter name="gui_enable_pld_cal_busy_port" value="1" />
  <parameter name="cmu_fpll_pll_dprio_base_addr" value="256" />
  <parameter name="hssi_pma_cgb_master_cgb_power_down" value="normal_cgb" />
  <parameter name="pll_c_counter_3_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0_dyn_high_bits" value="0" />
  <parameter name="pll_c_counter_3_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0_fix" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_0_min_tco_enable" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_pll_m_counter" value="1" />
  <parameter name="full_actual_outclk3_frequency" value="" />
  <parameter name="core_c_counter_0_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_m_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="output_clock_frequency_0" value="500 MHz" />
  <parameter name="output_clock_frequency_1" value="0 ps" />
  <parameter name="temp_bw_sel" value="high" />
  <parameter name="refclk_select1" value="ref_iqclk0" />
  <parameter name="gui_outclk1_phase_shift_unit" value="0" />
  <parameter name="refclk_select0" value="lvpecl" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch0_src"
     value="pll_clkin_0_scratch0_src_vss" />
  <parameter name="output_clock_frequency_2" value="0 ps" />
  <parameter name="output_clock_frequency_3" value="0 ps" />
  <parameter name="cmu_fpll_pll_n_counter" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_pll_datarate" value="5000.0" />
  <parameter name="pll_c_counter_0_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="core_n_counter" value="1" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_clk_sel_override" value="normal" />
  <parameter name="cmu_fpll_pfd_freq" value="000000000101111101011110000100000000" />
  <parameter name="hssi_pcie_c_counter_0_prst" value="1" />
  <parameter name="cmu_fpll_pll_cp_current_setting" value="cp_current_setting26" />
  <parameter name="gui_silicon_rev" value="20nm5es" />
  <parameter name="cmu_fpll_pll_dprio_broadcast_en" value="false" />
  <parameter name="dbg_capability_reg_enable" value="0" />
  <parameter
     name="cmu_fpll_pll_vco_freq_band_0_fix_high"
     value="pll_vco_freq_band_0_fix_high_0" />
  <parameter name="pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting0" />
  <parameter name="hssi_pma_cgb_master_vccdreg_output" value="vccdreg_nominal" />
  <parameter
     name="cmu_fpll_pll_dprio_fpll_vreg1_boost"
     value="fpll_vreg1_boost_1_step" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_pfd_delay_compensation"
     value="normal_delay" />
  <parameter name="gui_iqtxrxclk_outclk_index" value="0" />
  <parameter name="cmu_fpll_pll_core_vccdreg_fw" value="vreg_fw5" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="core_c_counter_0_prst" value="1" />
  <parameter name="cmu_fpll_pll_cp_lf_order" value="lf_2nd_order" />
  <parameter name="hssi_cascade_c_counter_prst" value="1" />
  <parameter name="hssi_pma_cgb_master_observe_cgb_clocks" value="observe_nothing" />
  <parameter name="m_counter_bitvec" value="50" />
  <parameter name="pll_sw_refclk_src" value="pll_sw_refclk_src_clk_0" />
  <parameter name="cmu_fpll_pll_core_vccdreg_fb" value="vreg_fb5" />
  <parameter name="cmu_fpll_is_pa_core" value="false" />
  <parameter name="hssi_pcie_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="enable_fb_comp_bonding" value="0" />
  <parameter name="cmu_fpll_pll_cmu_rstn_value" value="true" />
  <parameter
     name="gui_parameter_list"
     value="C-counter-0,C-counter-1,C-counter-2,C-counter-3,L-counter,M-counter,N-counter,VCO Frequency,pll_dsm_fractional_division" />
  <parameter name="cmu_fpll_output_tolerance" value="0" />
  <parameter name="gui_enable_hip_cal_done_port" value="1" />
  <parameter name="gui_pll_c_counter_1" value="1" />
  <parameter name="gui_pll_c_counter_0" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch3_src"
     value="scratch3_power_down" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk0_logical_to_physical_mapping"
     value="lvpecl" />
  <parameter name="pll_c_counter_3_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_3_ph_mux_prst" value="0" />
  <parameter name="core_vco_frequency_adv" value="300.0 MHz" />
  <parameter name="c_counter2_bitvec" value="1" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="cmu_fpll_pll_m_counter_fine_dly" value="0 ps" />
  <parameter name="gui_enable_active_clk" value="false" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="gui_refclk_cnt" value="1" />
  <parameter name="hssi_cascade_vco_frequency" value="300.0 MHz" />
  <parameter name="core_c_counter_1_ph_mux_prst" value="0" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="cmu_fpll_hssi_output_clock_frequency" value="2500.0 MHz" />
  <parameter name="hssi_output_clock_frequency" value="2500.0 MHz" />
  <parameter name="core_c_counter_0_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1_fix" value="1" />
  <parameter name="core_c_counter_2_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_reference_clock_frequency" value="100.0" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1" value="pll_freq_band0_1" />
  <parameter name="support_mode" value="user_mode" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0" value="pll_freq_band0" />
  <parameter name="hssi_cascade_c_counter_coarse_dly" value="0 ps" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/fpll_g3.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/fpll_g3.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="top_DUT_altera_pcie_a10_hip_191_5igssfy" as="fpll_g3" />
  <messages>
   <message level="Info" culprit="top_DUT">"Generating: fpll_g3"</message>
   <message level="Info" culprit="top_DUT">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
  </messages>
 </entity>
 <entity kind="altera_pcie_a10_hip" version="19.1" name="lcpll_g3xn">
  <parameter name="enable_atx_to_fpll_cascade_out" value="0" />
  <parameter name="hssi_pma_cgb_master_input_select" value="fpll_top" />
  <parameter name="refclk_cnt" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_pma_lc_refclk_select_mux_powerdown_mode" value="powerup" />
  <parameter name="manual_list" value="" />
  <parameter name="output_clock_frequency" value="4000.0 MHz" />
  <parameter name="prot_mode" value="PCIe Gen 3" />
  <parameter name="enable_analog_resets" value="0" />
  <parameter name="device_revision" value="20nm5" />
  <parameter name="atx_pll_primary_use" value="hssi_x1" />
  <parameter name="atx_pll_tank_band" value="lc_band3" />
  <parameter name="fb_select_fnl" value="direct_fb" />
  <parameter name="enable_16G_path" value="0" />
  <parameter name="set_l_cascade_counter" value="15" />
  <parameter name="refclk_index" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch4_src"
     value="scratch4_src_lvpecl" />
  <parameter name="atx_pll_lf_cbig_size" value="lf_cbig_setting4" />
  <parameter
     name="rcfg_param_labels"
     value="rcfg_debug,Enable dynamic reconfiguration,Enable Native PHY Debug Master Endpoint,Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE,Enable avmm_busy port,Enable capability registers,Set user-defined IP identifier,Enable control and status registers,enable_pld_atx_cal_busy_port,Support mode,Protocol mode,Bandwidth,Number of PLL reference clocks,Selected reference clock source,Primary PLL clock output buffer,Enable PLL GX clock output port,Enable PLL GT clock output port,Enable PCIe clock output port,Enable cascade clock output port,Enable calibration status ports for HIP,Enable PCIe hard IP calibration,PLL output frequency,PLL integer reference clock frequency,PLL fractional reference clock frequency,PLL fractional reference clock frequency,Multiply factor (M-Counter),Divide factor (N-Counter),Divide factor (L-Counter),Divide factor (L-Cascade Counter),predivide factor (L-Cascade Predivider),Fractional multiply factor (K),Include Master Clock Generation Block,Clock division factor,Enable x6/xN non-bonded high-speed clock output port,Enable PCIe clock switch interface,Number of auxiliary MCGB clock input ports.,Enable bonding clock output ports,Enable feedback compensation bonding,PMA interface width,enable_pld_mcgb_cal_busy_port" />
  <parameter name="atx_pll_initial_settings" value="true" />
  <parameter name="l_cascade_predivider" value="1" />
  <parameter
     name="auto_list"
     value="61.538462 {m 65 effective_m 65 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 62.500000 {m 64 effective_m 64 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 63.492063 {m 63 effective_m 63 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 64.516129 {m 62 effective_m 62 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 65.573770 {m 61 effective_m 61 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 66.666667 {m 60 effective_m 60 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 67.796610 {m 59 effective_m 59 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 68.965517 {m 58 effective_m 58 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 70.175439 {m 57 effective_m 57 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 71.428571 {m 56 effective_m 56 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 72.727273 {m 55 effective_m 55 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 74.074074 {m 54 effective_m 54 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 75.471698 {m 53 effective_m 53 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 76.923077 {m 52 effective_m 52 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 78.431373 {m 51 effective_m 51 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 80.000000 {m 50 effective_m 50 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 81.632653 {m 49 effective_m 49 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 83.333333 {m 48 effective_m 48 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 85.106383 {m 47 effective_m 47 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 86.956522 {m 46 effective_m 46 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 88.888889 {m 45 effective_m 45 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 90.909091 {m 44 effective_m 44 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 93.023256 {m 43 effective_m 43 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 95.238095 {m 42 effective_m 42 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 97.560976 {m 41 effective_m 41 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 100.000000 {m 40 effective_m 40 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 102.564103 {m 39 effective_m 39 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 105.263158 {m 38 effective_m 38 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 108.108108 {m 37 effective_m 37 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 111.111111 {m 36 effective_m 36 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 114.285714 {m 35 effective_m 35 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 117.647059 {m 34 effective_m 34 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 121.212121 {m 33 effective_m 33 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 125.000000 {m 32 effective_m 32 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 129.032258 {m 31 effective_m 31 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 133.333333 {m 30 effective_m 30 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 137.931034 {m 29 effective_m 29 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 142.857143 {m 28 effective_m 28 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 148.148148 {m 27 effective_m 27 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 153.846154 {m 26 effective_m 26 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 160.000000 {m 25 effective_m 25 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 166.666667 {m 24 effective_m 24 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 173.913043 {m 23 effective_m 23 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 181.818182 {m 22 effective_m 22 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 190.476190 {m 21 effective_m 21 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 200.000000 {m 20 effective_m 20 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 210.526316 {m 19 effective_m 19 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 222.222222 {m 18 effective_m 18 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 235.294118 {m 17 effective_m 17 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 250.000000 {m 16 effective_m 16 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 266.666667 {m 15 effective_m 15 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 285.714286 {m 14 effective_m 14 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 307.692308 {m 13 effective_m 13 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 333.333333 {m 12 effective_m 12 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 363.636364 {m 11 effective_m 11 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 400.000000 {m 10 effective_m 10 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 444.444444 {m 9 effective_m 9 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 500.000000 {m 8 effective_m 8 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0}" />
  <parameter name="atx_pll_is_cascaded_pll" value="false" />
  <parameter name="hssi_refclk_divider_iostandard" value="lvpecl" />
  <parameter name="atx_pll_dsm_fractional_division" value="1" />
  <parameter name="atx_pll_is_otn" value="false" />
  <parameter name="enable_16G_buffer_fnl" value="false" />
  <parameter name="enable_ext_lockdetect_ports" value="0" />
  <parameter name="atx_pll_tank_voltage_fine" value="vreg_setting5" />
  <parameter name="enable_hip_cal_done_port" value="1" />
  <parameter name="enable_debug_ports_parameters" value="0" />
  <parameter name="device" value="Unknown" />
  <parameter name="atx_pll_dsm_ecn_test_en" value="false" />
  <parameter name="atx_pll_device_variant" value="device1" />
  <parameter name="hssi_pma_cgb_master_datarate" value="8000000000 bps" />
  <parameter name="ref_clk_div" value="1" />
  <parameter name="set_l_cascade_predivider" value="1" />
  <parameter name="atx_pll_f_min_tank_2" value="11400000000 Hz" />
  <parameter name="atx_pll_f_min_tank_1" value="8800000000 Hz" />
  <parameter name="set_output_clock_frequency" value="4000.0" />
  <parameter name="atx_pll_f_min_tank_0" value="6500000000 Hz" />
  <parameter name="atx_pll_pm_speed_grade" value="e2" />
  <parameter name="mcgb_aux_clkin_cnt" value="1" />
  <parameter name="atx_pll_tank_voltage_coarse" value="vreg_setting_coarse0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="device_family" value="Arria VI" />
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter name="atx_pll_cp_compensation_enable" value="true" />
  <parameter name="atx_pll_power_mode" value="low_power" />
  <parameter name="feedback_clock_frequency_fnl" value="156.25" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_step_size" value="0" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="output_clock_datarate" value="8000.0" />
  <parameter name="enable_pll_reconfig" value="1" />
  <parameter name="atx_pll_f_max_pfd_fractional" value="0 hz" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_expected_voltage" value="0" />
  <parameter name="set_capability_reg_enable" value="0" />
  <parameter name="atx_pll_dsm_fractional_value_ready" value="pll_k_ready" />
  <parameter name="atx_pll_regulator_bypass" value="reg_enable" />
  <parameter
     name="atx_pll_xcpvco_xchgpmplf_cp_current_boost"
     value="normal_setting" />
  <parameter name="k_counter" value="1" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter name="atx_pll_cp_current_setting" value="cp_current_setting26" />
  <parameter name="mapped_hip_cal_done_port" value="1" />
  <parameter name="set_csr_soft_logic_enable" value="0" />
  <parameter name="atx_pll_output_clock_frequency" value="4000000000 Hz" />
  <parameter name="atx_pll_f_max_ref" value="800000000 Hz" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_refclk_src"
     value="src_lvpecl" />
  <parameter name="message_level" value="error" />
  <parameter name="hssi_refclk_divider_sup_mode" value="user_mode" />
  <parameter name="hssi_refclk_divider_clkbuf_sel" value="high_vcm" />
  <parameter name="enable_fb_comp_bonding_fnl" value="0" />
  <parameter name="atx_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_refclk_divider_enable_lvpecl" value="lvpecl_enable" />
  <parameter name="atx_pll_dprio_vreg_boost_step_size" value="0" />
  <parameter name="is_c10" value="0" />
  <parameter name="bw_sel" value="high" />
  <parameter
     name="rcfg_params"
     value="rcfg_debug,enable_pll_reconfig,rcfg_jtag_enable,rcfg_separate_avmm_busy,rcfg_enable_avmm_busy_port,set_capability_reg_enable,set_user_identifier,set_csr_soft_logic_enable,enable_pld_atx_cal_busy_port,support_mode,prot_mode,bw_sel,refclk_cnt,refclk_index,primary_pll_buffer,enable_8G_path,enable_16G_path,enable_pcie_clk,enable_cascade_out,enable_hip_cal_done_port,set_hip_cal_en,set_output_clock_frequency,set_auto_reference_clock_frequency,set_manual_reference_clock_frequency,set_fref_clock_frequency,set_m_counter,set_ref_clk_div,set_l_counter,set_l_cascade_counter,set_l_cascade_predivider,set_k_counter,enable_mcgb,mcgb_div,enable_hfreq_clk,enable_mcgb_pcie_clksw,mcgb_aux_clkin_cnt,enable_bonding_clks,enable_fb_comp_bonding,pma_width,enable_pld_mcgb_cal_busy_port" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_step_size" value="0" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="atx_pll_cp_testmode" value="cp_normal" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter name="rcfg_param_vals1" value="" />
  <parameter name="atx_pll_dprio_lc_vreg_boost_expected_voltage" value="0" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="atx_pll_dprio_vreg1_boost_step_size" value="0" />
  <parameter name="atx_pll_f_min_vco" value="7200000000 Hz" />
  <parameter name="test_mode" value="0" />
  <parameter name="hssi_refclk_divider_vcm_pup" value="pup_off" />
  <parameter name="atx_pll_underrange_voltage" value="under_setting4" />
  <parameter name="atx_pll_output_regulator_supply" value="vreg1v_setting0" />
  <parameter name="vco_freq" value="8000.0 MHz" />
  <parameter name="atx_pll_f_max_lcnt_fpll_cascading" value="1200000000" />
  <parameter name="atx_pll_powerdown_mode" value="powerup" />
  <parameter name="set_manual_reference_clock_frequency" value="200.0" />
  <parameter name="atx_pll_l_counter" value="2" />
  <parameter name="set_fref_clock_frequency" value="156.25" />
  <parameter name="atx_pll_l_counter_scratch" value="1" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="atx_pll_power_rail_et" value="950" />
  <parameter name="dbg_embedded_debug_enable" value="0" />
  <parameter name="atx_pll_cal_status" value="cal_in_progress" />
  <parameter name="is_protocol_PCIe" value="1" />
  <parameter name="enable_8G_path" value="0" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_scratch" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch3_src"
     value="scratch3_src_lvpecl" />
  <parameter name="atx_pll_cgb_div" value="1" />
  <parameter name="prot_mode_fnl" value="pcie_gen3_tx" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="atx_pll_hclk_divide" value="50" />
  <parameter name="enable_hfreq_clk" value="0" />
  <parameter name="atx_pll_silicon_rev" value="20nm5" />
  <parameter name="atx_pll_clk_high_perf_voltage" value="0" />
  <parameter name="atx_pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_scratch" value="0" />
  <parameter name="atx_pll_iqclk_mux_sel" value="iqtxrxclk0" />
  <parameter
     name="hssi_pma_cgb_master_tx_ucontrol_reset_pcie"
     value="pcscorehip_controls_mcgb" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="enable_pld_atx_cal_busy_port" value="1" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="set_l_counter" value="16" />
  <parameter name="hssi_pma_cgb_master_op_mode" value="enabled" />
  <parameter name="atx_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="atx_pll_f_min_pfd" value="61440000 Hz" />
  <parameter name="hssi_refclk_divider_clk_divider" value="div2_off" />
  <parameter name="m_counter" value="40" />
  <parameter name="atx_pll_ref_clk_div" value="1" />
  <parameter name="enable_pld_mcgb_cal_busy_port" value="0" />
  <parameter name="atx_pll_enable_idle_atx_pll_support" value="idle_none" />
  <parameter name="rcfg_param_vals0" value="" />
  <parameter name="atx_pll_enable_lc_calibration" value="true" />
  <parameter name="atx_pll_pfd_pulse_width" value="pulse_width_setting0" />
  <parameter name="atx_pll_expected_lc_boost_voltage" value="0" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter name="primary_pll_buffer" value="GX clock output buffer" />
  <parameter name="set_altera_xcvr_atx_pll_a10_calibration_en" value="1" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter name="rcfg_txt_file_enable" value="0" />
  <parameter name="calibration_en" value="enable" />
  <parameter name="enable_mcgb" value="1" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="atx_pll_calibration_mode" value="cal_off" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="atx_pll_is_sdi" value="false" />
  <parameter
     name="gui_parameter_values"
     value="1,2,40,1,select_vco_output,1,4000.0 MHz,8000.0 MHz,8000.0 Mbps" />
  <parameter name="atx_pll_dprio_lc_vreg_boost_scratch" value="0" />
  <parameter name="atx_pll_reference_clock_frequency" value="100000000 Hz" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="iqclk_mux_sel" value="iqtxrxclk0" />
  <parameter name="set_m_counter" value="24" />
  <parameter name="pma_speedgrade" value="e2" />
  <parameter name="enable_fractional" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch2_src"
     value="scratch2_src_lvpecl" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="atx_pll_clk_low_power_voltage" value="0" />
  <parameter name="atx_pll_vccdreg_clk" value="vreg_clk5" />
  <parameter name="hssi_refclk_divider_optimal" value="true" />
  <parameter name="generate_docs" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_iqclk_sel"
     value="power_down" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter
     name="hssi_pma_cgb_master_cgb_enable_iqtxrxclk"
     value="disable_iqtxrxclk" />
  <parameter name="pma_width" value="32" />
  <parameter name="atx_pll_clk_mid_power_voltage" value="0" />
  <parameter name="reference_clock_frequency_fnl" value="100.000000 MHz" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="enable_cascade_out" value="0" />
  <parameter name="atx_pll_lc_atb" value="atb_selectdisable" />
  <parameter name="enable_mcgb_debug_ports_parameters" value="0" />
  <parameter name="datarate" value="8000.0 Mbps" />
  <parameter name="mapped_primary_pll_buffer" value="GX clock output buffer" />
  <parameter name="hip_cal_en" value="enable" />
  <parameter name="atx_pll_cp_lf_order" value="lf_3rd_order" />
  <parameter name="atx_pll_min_fractional_percentage" value="0" />
  <parameter name="enable_hip_options" value="0" />
  <parameter name="mcgb_in_clk_freq" value="4000.0" />
  <parameter name="effective_m_counter" value="1" />
  <parameter name="mapped_output_clock_frequency" value="4000.0 MHz" />
  <parameter name="atx_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="atx_pll_f_max_vco" value="14400000000 Hz" />
  <parameter name="atx_pll_f_min_ref" value="61440000 Hz" />
  <parameter name="atx_pll_enable_lc_vreg_calibration" value="true" />
  <parameter name="atx_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="check_output_ports_pll" value="0" />
  <parameter name="hssi_pma_cgb_master_silicon_rev" value="20nm5" />
  <parameter name="dsm_mode" value="dsm_mode_integer" />
  <parameter name="atx_pll_overrange_voltage" value="over_setting0" />
  <parameter name="hssi_pma_cgb_master_prot_mode" value="pcie_gen3_tx" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="atx_pll_dprio_lc_vreg1_boost_scratch" value="0" />
  <parameter name="atx_pll_cascadeclk_test" value="cascadetest_off" />
  <parameter name="hssi_pma_lc_refclk_select_mux_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_atx_pll_a10" />
  <parameter name="set_hip_cal_en" value="1" />
  <parameter name="enable_mcgb_pcie_clksw" value="1" />
  <parameter name="mcgb_enable_iqtxrxclk" value="disable_iqtxrxclk" />
  <parameter name="check_output_ports_mcgb" value="0" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="atx_pll_bonding" value="pll_bonding" />
  <parameter name="atx_pll_dprio_lc_vreg1_boost_expected_voltage" value="0" />
  <parameter name="atx_pll_enable_hclk" value="hclk_disabled" />
  <parameter name="silicon_rev" value="false" />
  <parameter name="hssi_pma_cgb_master_x1_div_m_sel" value="divbypass" />
  <parameter name="atx_pll_lc_mode" value="lccmu_normal" />
  <parameter name="atx_pll_sup_mode" value="user_mode" />
  <parameter name="set_auto_reference_clock_frequency" value="100.0" />
  <parameter name="atx_pll_lc_to_fpll_l_counter_scratch" value="1" />
  <parameter name="atx_pll_vco_freq" value="8000000000 Hz" />
  <parameter name="atx_pll_l_counter_enable" value="true" />
  <parameter name="enable_bonding_clks" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="mcgb_div" value="1" />
  <parameter name="mcgb_div_fnl" value="1" />
  <parameter name="hssi_pma_cgb_master_cgb_power_down" value="normal_cgb" />
  <parameter name="atx_pll_d2a_voltage" value="d2a_setting_4" />
  <parameter name="atx_pll_side" value="side_unknown" />
  <parameter name="hssi_refclk_divider_powerdown_mode" value="powerup" />
  <parameter name="primary_use" value="hssi_x1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch1_src"
     value="scratch1_src_lvpecl" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="0" />
  <parameter name="atx_pll_bw_sel" value="high" />
  <parameter name="set_ref_clk_div" value="1" />
  <parameter name="atx_pll_pfd_delay_compensation" value="normal_delay" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_pma_cgb_master_ser_mode" value="thirty_two_bit" />
  <parameter name="atx_pll_f_max_pfd" value="800000000 Hz" />
  <parameter name="mcgb_out_datarate" value="8000.0" />
  <parameter name="atx_pll_dsm_ecn_bypass" value="false" />
  <parameter name="set_k_counter" value="2000000000" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="atx_pll_bonding_mode" value="cpri_bonding" />
  <parameter name="l_cascade_counter" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter name="hssi_refclk_divider_sel_pldclk" value="iqclk_sel_lvpecl" />
  <parameter name="atx_pll_f_max_x1" value="8700000000 Hz" />
  <parameter name="atx_pll_max_fractional_percentage" value="100" />
  <parameter
     name="hssi_refclk_divider_core_clk_lvpecl"
     value="core_clk_lvpecl_off" />
  <parameter name="atx_pll_pma_width" value="32" />
  <parameter name="atx_pll_tank_sel" value="lctank0" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="enable_manual_configuration" value="1" />
  <parameter name="l_counter" value="2" />
  <parameter name="enable_8G_buffer_fnl" value="true" />
  <parameter name="atx_pll_fb_select" value="direct_fb" />
  <parameter name="hssi_refclk_divider_term_tristate" value="tristate_off" />
  <parameter name="enable_pcie_clk" value="1" />
  <parameter name="dbg_capability_reg_enable" value="0" />
  <parameter name="hssi_pma_cgb_master_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="hssi_pma_lc_refclk_select_mux_silicon_rev" value="20nm5" />
  <parameter name="atx_pll_lf_ripplecap" value="lf_ripple_cap_0" />
  <parameter name="dbg_stat_soft_logic_enable" value="0" />
  <parameter name="atx_pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting0" />
  <parameter name="atx_pll_f_max_tank_2" value="14400000000 Hz" />
  <parameter name="atx_pll_f_max_tank_1" value="11400000000 Hz" />
  <parameter name="atx_pll_f_max_tank_0" value="8800000000 Hz" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="hssi_pma_cgb_master_observe_cgb_clocks" value="observe_nothing" />
  <parameter
     name="pll_setting"
     value="refclk {100.000000 MHz} m_cnt 40 n_cnt 1 l_cnt 2 k_cnt 1 l_cascade 1 l_cascade_predivider 1 outclk {4000.0 MHz}" />
  <parameter name="lc_refclk_select" value="0" />
  <parameter name="rcfg_debug" value="0" />
  <parameter name="atx_pll_vccdreg_fb" value="vreg_fb8" />
  <parameter name="atx_pll_prot_mode" value="pcie_gen3_tx" />
  <parameter name="atx_pll_n_counter_scratch" value="1" />
  <parameter name="atx_pll_vco_bypass_enable" value="false" />
  <parameter name="atx_pll_datarate" value="8000000000 bps" />
  <parameter name="atx_pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="enable_fb_comp_bonding" value="0" />
  <parameter name="atx_pll_lc_to_fpll_l_counter" value="lcounter_setting0" />
  <parameter name="hssi_pma_cgb_master_input_select_gen3" value="lcpll_top" />
  <parameter
     name="gui_parameter_list"
     value="K counter (valid in fractional mode),L counter (valid in non-cascade mode),M counter,N counter,L cascade predivider/VCO divider(valid in cascade mode) ,L cascade counter (valid in cascade mode),PLL output frequency,vco_freq,datarate" />
  <parameter name="atx_pll_fpll_refclk_selection" value="select_vco_output" />
  <parameter name="atx_pll_m_counter" value="40" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_expected_voltage" value="0" />
  <parameter name="select_manual_config" value="false" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="atx_pll_vccdreg_fw" value="vreg_fw5" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch0_src"
     value="scratch0_src_lvpecl" />
  <parameter name="atx_pll_f_max_vco_fractional" value="0 hz" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="atx_pll_lf_resistance" value="lf_setting1" />
  <parameter name="hssi_refclk_divider_silicon_rev" value="20nm5" />
  <parameter name="support_mode" value="user_mode" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/lcpll_g3xn.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_pcie_a10_hip_191/synth/lcpll_g3xn.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="top_DUT_altera_pcie_a10_hip_191_5igssfy"
     as="lcpll_g3xn" />
  <messages>
   <message level="Info" culprit="top_DUT">"Generating: lcpll_g3xn"</message>
   <message level="Info" culprit="top_DUT">"Generating: top_DUT_altera_xcvr_atx_pll_a10_191_5xrbkaa"</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_native_a10"
   version="19.1"
   name="top_DUT_altera_xcvr_native_a10_191_o3savxa">
  <parameter name="enable_ports_rx_prbs" value="0" />
  <parameter name="cdr_pll_f_max_pfd" value="350000000 Hz" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reset_n" value="reset_n" />
  <parameter name="pma_rx_buf_xrx_path_uc_rx_rstb" value="rx_reset_on" />
  <parameter name="enable_port_tx_enh_frame" value="0" />
  <parameter name="enh_tx_64b66b_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_wordslip" value="frmgen_wordslip_dis" />
  <parameter name="pma_rx_buf_rx_refclk_divider" value="bypass_divider" />
  <parameter name="enh_tx_frmgen_burst_enable" value="0" />
  <parameter name="hssi_krfec_rx_pcs_clr_ctrl" value="both_enabled" />
  <parameter name="hssi_tx_pcs_pma_interface_bypass_pma_txelecidle" value="false" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_odi_step_ctrl_sel" value="dprio_mode" />
  <parameter name="cdr_pll_side" value="side_unknown" />
  <parameter name="pma_adapt_adp_dfe_fxtap10_sgn" value="radp_dfe_fxtap10_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_bs_enc" value="dis_bs_enc_clk_gating" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel"
     value="uhsif_index_cram" />
  <parameter name="anlg_rx_one_stage_enable" value="s1_mode" />
  <parameter name="hssi_10g_rx_pcs_frmsync_flag_type" value="location_only" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_bypass" value="rx_sm_bypass_en" />
  <parameter name="hssi_rx_pcs_pma_interface_block_sel" value="eight_g_pcs" />
  <parameter name="hssi_fifo_rx_pcs_prot_mode" value="non_teng_mode" />
  <parameter name="pma_cgb_ser_powerdown" value="normal_poweron_ser" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_fref_clk_hz"
     value="100000000" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pma_dw_rx"
     value="pcie_g3_dyn_dw_rx" />
  <parameter name="enh_rxfifo_mode" value="Phase compensation" />
  <parameter name="hssi_10g_tx_pcs_distdwn_master" value="distdwn_master_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_prot_mode_tx"
     value="non_teng_mode_tx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_rx"
     value="ctrl_master_rx" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count_multi" value="1" />
  <parameter name="pma_rx_buf_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_rx_enh_frame_lock" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter
     name="cdr_pll_chgpmp_up_pd_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_rx_buf_one_stage_enable" value="non_s1_mode" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="l_std_rx_pld_pcs_width" value="40" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_rx_buf_xrx_path_gt_enabled" value="disable" />
  <parameter name="cdr_pll_pma_width" value="10" />
  <parameter name="enable_port_rx_polinv" value="1" />
  <parameter name="pma_rx_odi_invert_dfe_vref" value="no_inversion" />
  <parameter name="pma_tx_buf_enable_idle_tx_channel_support" value="false" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_scrambler" value="enable" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch2_src"
     value="cdr_clkin_scratch2_src_refclk_iqclk" />
  <parameter name="set_disconnect_analog_resets" value="0" />
  <parameter name="hssi_8g_rx_pcs_hip_mode" value="en_hip" />
  <parameter name="hssi_10g_tx_pcs_compin_sel" value="compin_master" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_adapt_odi_en" value="rodi_en_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en"
     value="hip_rx_enable" />
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_fifo_mode_rx"
     value="reg_rx" />
  <parameter name="l_rcfg_addr_bits" value="13" />
  <parameter
     name="hssi_10g_tx_pcs_enc64b66b_txsm_clken"
     value="enc64b66b_txsm_clk_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_block_sel" value="eightg" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_low_latency_en_rx"
     value="disable" />
  <parameter name="hssi_gen3_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="pma_cgb_x1_clock_source_sel" value="cdr_txpll_t" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pfull" value="23" />
  <parameter name="pma_tx_buf_uc_dcd_cal_status" value="uc_dcd_cal_notdone" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_type" value="bitslip_cnt" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_post_eidle_delay"
     value="cnt_200_cycles" />
  <parameter name="pma_tx_buf_term_p_tune" value="rterm_p0" />
  <parameter name="enh_rx_dispchk_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pldif_hrdrstctl_en" value="enable" />
  <parameter name="pma_rx_buf_lfeq_zero_control" value="lfeq_setting_2" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_low_latency_en_rx"
     value="disable" />
  <parameter name="pma_tx_buf_cpen_ctrl" value="cp_l0" />
  <parameter name="set_embedded_debug_enable" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period"
     value="uhsif_dcn_test_period_4" />
  <parameter name="hssi_10g_rx_pcs_frmsync_bypass" value="frmsync_bypass_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="pma_rx_dfe_oc_sa_d0c0" value="0" />
  <parameter name="enable_port_rx_enh_fifo_align_val" value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="pma_adapt_adp_spec_avg_window" value="radp_spec_avg_window_4" />
  <parameter name="pma_adapt_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_pipeln" value="rx_sm_pipeln_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="cdr_pll_cgb_div" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_err" value="dispgen_err_dis" />
  <parameter name="anlg_link" value="sr" />
  <parameter name="std_rx_word_aligner_fast_sync_status_enable" value="0" />
  <parameter name="l_rcfg_ifaces" value="1" />
  <parameter name="pma_rx_buf_vcm_sel" value="vcm_setting_03" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en"
     value="delay1_clk_disable" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_a_val" value="0" />
  <parameter name="pma_tx_ser_bonding_mode" value="x1_non_bonded" />
  <parameter name="l_enable_rx_std" value="1" />
  <parameter name="pma_tx_buf_uc_skew_cal" value="uc_skew_cal_off" />
  <parameter name="hssi_krfec_rx_pcs_parity_invalid_enum" value="8" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_gen_pat" value="prbs_gen_dis" />
  <parameter name="pma_rx_buf_power_rail_er" value="1030" />
  <parameter name="enable_port_rx_enh_fifo_cnt" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_data_source"
     value="hip_enable" />
  <parameter name="tx_pma_div_clkout_divider" value="0" />
  <parameter name="enable_ports_pipe_hclk" value="1" />
  <parameter name="is_c10" value="0" />
  <parameter name="pma_rx_buf_xrx_path_jtag_lp" value="lp_off" />
  <parameter name="hssi_common_pcs_pma_interface_pcie_hip_mode" value="hip_enable" />
  <parameter name="cdr_pll_fref_mux_select" value="fref_mux_cdr_refclk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock"
     value="uhsif_lkd_segsz_b4lock_16" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_pc_rdclk" value="dis_pc_rdclk_gating" />
  <parameter name="hssi_8g_rx_pcs_phase_comp_rdptr" value="disable_rdptr" />
  <parameter name="hssi_8g_rx_pcs_polinv_8b10b_dec" value="en_polinv_8b10b_dec" />
  <parameter name="enable_port_rx_std_rmfifo_empty" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_wait_send_syncp_fbkp" value="250" />
  <parameter name="pma_tx_buf_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="pma_rx_buf_refclk_en" value="disable" />
  <parameter name="cdr_pll_set_cdr_vco_reset" value="false" />
  <parameter name="cdr_pll_cal_vco_count_length" value="sel_8b_count" />
  <parameter
     name="hssi_tx_pcs_pma_interface_prot_mode_tx"
     value="eightg_g3_pcie_g3_hip_mode_tx" />
  <parameter
     name="hssi_pipe_gen3_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="cdr_pll_f_max_ref" value="800000000 Hz" />
  <parameter name="hssi_tx_pcs_pma_interface_pmagate_en" value="pmagate_dis" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_clk_slip_spacing" value="16" />
  <parameter
     name="hssi_common_pcs_pma_interface_dft_observation_clock_selection"
     value="dft_clk_obsrv_tx0" />
  <parameter name="hssi_10g_rx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_prot_mode_tx"
     value="pcie_g3_capable_tx" />
  <parameter name="pma_tx_buf_jtag_lp" value="lp_off" />
  <parameter name="pma_adapt_adp_dfe_fxtap11_sgn" value="radp_dfe_fxtap11_sgn_0" />
  <parameter name="enh_rx_64b66b_enable" value="0" />
  <parameter name="l_std_rx_word_count" value="4" />
  <parameter name="dbg_embedded_debug_enable" value="0" />
  <parameter name="cdr_pll_sup_mode" value="user_mode" />
  <parameter name="std_rx_word_aligner_pattern" value="380" />
  <parameter name="hssi_10g_rx_pcs_dis_signal_ok" value="dis_signal_ok_en" />
  <parameter name="hssi_common_pcs_pma_interface_wait_clk_on_off_timer" value="0" />
  <parameter name="pma_adapt_odi_vref_sel" value="rodi_vref_sel_0" />
  <parameter name="pma_tx_buf_dcd_clk_div_ctrl" value="dcd_ck_div128" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx"
     value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_ind" value="enable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_pma_dw_tx" value="pma_10b_tx" />
  <parameter name="pma_rx_dfe_oc_sa_adp1" value="0" />
  <parameter name="pma_rx_dfe_oc_sa_adp2" value="0" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="pma_tx_buf_uc_gen4" value="gen4_off" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable"
     value="uhsif_dcn_test_mode_disable" />
  <parameter name="pma_tx_buf_uc_gen3" value="gen3_off" />
  <parameter name="l_std_tx_word_count" value="4" />
  <parameter name="hssi_common_pcs_pma_interface_testout_sel" value="asn_test" />
  <parameter name="enable_port_rx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_fifo_write_ctrl" value="blklock_stops" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g3"
     value="dis_phystatus_rst_toggle_g3" />
  <parameter name="hssi_tx_pcs_pma_interface_sq_wave_num" value="sq_wave_default" />
  <parameter name="hssi_krfec_rx_pcs_receive_order" value="receive_lsb" />
  <parameter name="hssi_8g_rx_pcs_rx_refclk" value="dis_refclk_sel" />
  <parameter name="protocol_mode" value="pipe_g3" />
  <parameter name="enh_rxtxfifo_double_width" value="0" />
  <parameter name="hssi_pipe_gen1_2_phystatus_delay_val" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_fifo_mode_tx"
     value="reg_tx" />
  <parameter name="pma_adapt_adp_ctle_load_value" value="radp_ctle_load_value_0" />
  <parameter name="pma_tx_buf_vod_output_swing_ctrl" value="31" />
  <parameter name="design_environment" value="NATIVE" />
  <parameter name="hssi_8g_rx_pcs_rx_rcvd_clk" value="rcvd_clk_rcvd_clk" />
  <parameter
     name="pma_adapt_adp_spec_trans_filter"
     value="radp_spec_trans_filter_2" />
  <parameter name="hssi_common_pcs_pma_interface_ignore_sigdet_g23" value="false" />
  <parameter name="pma_tx_buf_xtx_path_initial_settings" value="true" />
  <parameter name="enable_port_rx_std_bitslip" value="0" />
  <parameter
     name="pma_cgb_select_done_master_or_slave"
     value="choose_master_pcie_sw_done" />
  <parameter name="hssi_krfec_rx_pcs_signal_ok_en" value="sig_ok_en" />
  <parameter name="pma_tx_buf_uc_txvod_cal" value="uc_tx_vod_cal_off" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_fifo_mode_rx" value="reg_rx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_operating_voltage"
     value="standard" />
  <parameter name="pma_rx_buf_xrx_path_uc_pcie_sw" value="uc_pcie_gen1" />
  <parameter name="cdr_pll_output_clock_frequency" value="2500000000 Hz" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_encoder" value="enable" />
  <parameter
     name="hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en"
     value="true" />
  <parameter
     name="pma_adapt_adp_dfe_clkout_div_sel"
     value="radp_dfe_clkout_div_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_lfsr" value="disable" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_full_thres"
     value="pipe_rm_full_thres" />
  <parameter name="pma_rx_odi_enable_odi" value="power_down_eye" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_err" value="scrm_err_dis" />
  <parameter name="hssi_rx_pcs_pma_interface_clkslip_sel" value="pld" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch1_src"
     value="cdr_clkin_scratch1_src_refclk_iqclk" />
  <parameter name="set_odi_soft_logic_enable" value="0" />
  <parameter
     name="pma_cdr_refclk_inclk3_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_pc_en_counter" value="55" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin"
     value="uhsif_dcn_margin_2" />
  <parameter name="hssi_10g_tx_pcs_txfifo_mode" value="phase_comp" />
  <parameter name="pma_adapt_adp_ctle_en" value="radp_ctle_enable" />
  <parameter name="pma_cgb_sup_mode" value="user_mode" />
  <parameter name="pma_cgb_x1_div_m_sel" value="divbypass" />
  <parameter name="hssi_8g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_8g_tx_pcs_tx_bitslip" value="dis_tx_bitslip" />
  <parameter name="anlg_tx_compensation_en" value="enable" />
  <parameter name="pma_rx_buf_diag_lp_en" value="dlp_off" />
  <parameter name="pma_rx_buf_pm_tx_rx_testmux_select" value="setting0" />
  <parameter name="pma_rx_deser_tdr_mode" value="select_bbpd_data" />
  <parameter name="hssi_krfec_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_mode" value="phase_comp" />
  <parameter name="hssi_8g_tx_pcs_hip_mode" value="en_hip" />
  <parameter name="pma_cgb_ser_mode" value="ten_bit" />
  <parameter name="pma_rx_deser_prot_mode" value="pcie_gen3_rx" />
  <parameter name="l_enable_tx_pcs_dir" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_en"
     value="dft_clk_out_disable" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="hssi_common_pcs_pma_interface_asn_enable" value="en_asn" />
  <parameter name="hssi_10g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_odwidth" value="width_64" />
  <parameter name="hssi_10g_tx_pcs_wr_clk_sel" value="wr_tx_pld_clk" />
  <parameter name="hssi_8g_rx_pcs_wa_rvnumber_data" value="0" />
  <parameter name="hssi_8g_rx_pcs_auto_speed_nego" value="en_asn_g2_freq_scal" />
  <parameter name="pma_tx_ser_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="cdr_refclk_cnt" value="1" />
  <parameter name="pma_tx_buf_term_sel" value="r_r1" />
  <parameter name="enable_port_rx_std_bitrev_ena" value="0" />
  <parameter name="pma_rx_sd_optimal" value="true" />
  <parameter name="enable_port_krfec_rx_enh_frame_diag_status" value="0" />
  <parameter
     name="pma_adapt_adapt_dfe_control_sel"
     value="r_adapt_dfe_control_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_cgb_silicon_rev" value="20nm5es" />
  <parameter name="std_rx_word_aligner_mode" value="synchronous state machine" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_output_sel"
     value="teng_output" />
  <parameter name="hssi_10g_rx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_krfec_tx_pcs_enc_frame_query" value="enc_query_dis" />
  <parameter name="generate_docs" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch4_src"
     value="cdr_clkin_scratch4_src_refclk_iqclk" />
  <parameter name="pma_rx_dfe_optimal" value="true" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_pma_dw_rx" value="pma_10b_rx" />
  <parameter name="std_rx_rmfifo_mode" value="pipe" />
  <parameter name="hssi_10g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_auto_reset_on" value="auto_reset_off" />
  <parameter name="enable_debug_options" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_pair_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="pma_adapt_adapt_dfe_sel" value="r_adapt_dfe_sel_0" />
  <parameter name="pma_cgb_tx_ucontrol_reset" value="disable" />
  <parameter name="hssi_8g_tx_pcs_byte_serializer" value="en_bs_by_4" />
  <parameter name="enable_port_tx_pma_iqtxrx_clkout" value="0" />
  <parameter name="pma_adapt_adp_force_freqlock" value="radp_force_freqlock_off" />
  <parameter
     name="cdr_pll_bbpd_data_pattern_filter_select"
     value="bbpd_data_pat_off" />
  <parameter name="l_anlg_rx_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_rx_odi_v_vert_threshold_scaling" value="scale_3" />
  <parameter name="enable_port_tx_pma_div_clkout" value="0" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel"
     value="pcs_tx_clk" />
  <parameter name="hip_cal_en" value="enable" />
  <parameter name="hssi_10g_tx_pcs_random_disp" value="disable" />
  <parameter name="hssi_10g_tx_pcs_crcgen_err" value="crcgen_err_dis" />
  <parameter name="hssi_krfec_rx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_ver" value="prbs_off" />
  <parameter name="pll_select" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_pipeln" value="enable" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt"
     value="enum_invalid_sh_cnt_10g" />
  <parameter name="hssi_gen3_rx_pcs_mode" value="gen3_func" />
  <parameter name="enable_port_rx_std_wa_a1a2size" value="0" />
  <parameter name="hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn" value="enable" />
  <parameter
     name="hssi_8g_tx_pcs_data_selection_8b10b_encoder_input"
     value="normal_data_path" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="pma_rx_odi_datarate" value="5000000000 bps" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_tx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="hssi_common_pcs_pma_interface_sim_mode" value="disable" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="pma_rx_buf_offset_pd" value="oc_en" />
  <parameter name="cdr_pll_lf_resistor_pd" value="lf_pd_setting3" />
  <parameter name="pma_tx_buf_dcd_detection_en" value="enable" />
  <parameter name="pma_adapt_adp_vga_bypass" value="radp_vga_bypass_1" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="enable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock"
     value="uhsif_lkd_segsz_aflock_512" />
  <parameter name="hssi_10g_tx_pcs_sh_err" value="sh_err_dis" />
  <parameter name="hssi_pipe_gen1_2_txswing" value="dis_txswing" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="tx_pma_clk_div" value="1" />
  <parameter name="enable_port_tx_std_pcfifo_full" value="0" />
  <parameter name="data_rate_bps" value="5000000000 bps" />
  <parameter name="pma_adapt_adp_dfe_fxtap_load" value="radp_dfe_fxtap_load_0" />
  <parameter
     name="pma_cdr_refclk_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="cdr_pll_set_cdr_v2i_enable" value="true" />
  <parameter
     name="hssi_rx_pcs_pma_interface_master_clk_sel"
     value="master_rx_pma_clk" />
  <parameter name="pma_cgb_input_select_gen3" value="unused" />
  <parameter name="pma_mode" value="basic" />
  <parameter name="hssi_8g_tx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="hssi_8g_rx_pcs_wa_rknumber_data" value="3" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="hssi_tx_pcs_pma_interface_uhsif_enable" value="uhsif_disable" />
  <parameter name="adme_pma_mode" value="basic" />
  <parameter name="hssi_10g_rx_pcs_frmsync_pipeln" value="frmsync_pipeln_en" />
  <parameter name="enh_tx_bitslip_enable" value="0" />
  <parameter name="enable_port_rx_enh_fifo_pempty" value="0" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="0" />
  <parameter name="hssi_gen3_rx_pcs_block_sync_sm" value="enable_blk_sync_sm" />
  <parameter name="std_data_mask_count_multi" value="0" />
  <parameter name="hssi_8g_rx_pcs_tx_rx_parallel_loopback" value="dis_plpbk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter name="pma_tx_buf_uc_skew_cal_status" value="uc_skew_cal_notdone" />
  <parameter name="pma_rx_dfe_initial_settings" value="true" />
  <parameter name="pma_tx_buf_calibration_en" value="false" />
  <parameter name="pma_adapt_adp_frame_out_sel" value="radp_frame_out_sel_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock"
     value="uhsif_filt_stepsz_b4lock_2" />
  <parameter name="pma_rx_buf_bodybias_select" value="bodybias_sel1" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_rd" value="rd_empty" />
  <parameter name="display_std_rx_pld_pcs_width" value="32" />
  <parameter name="pma_rx_buf_pdb_rx" value="normal_rx_on" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_c_val" value="0" />
  <parameter name="set_enable_calibration" value="1" />
  <parameter name="pma_adapt_odi_start" value="rodi_start_0" />
  <parameter name="pma_tx_buf_xtx_path_datarate" value="5000000000 bps" />
  <parameter name="l_enable_rx_pcs_dir" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_optimal" value="true" />
  <parameter name="pma_rx_deser_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_dfe_sel_probe_tstmx" value="probe_tstmx_none" />
  <parameter name="pcs_tx_delay1_ctrl" value="delay1_path0" />
  <parameter name="pma_cgb_input_select_xn" value="sel_x6_dn" />
  <parameter name="hssi_10g_rx_pcs_crcchk_inv" value="crcchk_inv_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap_en" value="radp_dfe_fxtap_disable" />
  <parameter name="pma_adapt_adp_ctle_threshold" value="radp_ctle_threshold_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap_hold_en" value="radp_dfe_fxtap_hold" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_distribution"
     value="master_chnl_distr" />
  <parameter name="enable_hard_reset" value="1" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_sd" value="en_eidle_sd" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="pma_tx_buf_compensation_driver_en" value="disable" />
  <parameter name="enable_transparent_pcs" value="0" />
  <parameter name="hssi_pipe_gen1_2_rx_pipe_enable" value="en_pipe3_rx" />
  <parameter name="pma_adapt_adp_dfe_fltap_load" value="radp_dfe_fltap_load_0" />
  <parameter name="enable_std" value="1" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal" value="uc_rx_dfe_cal_off" />
  <parameter name="pma_tx_buf_link" value="sr" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_bds_dec_asn"
     value="dis_bds_dec_asn_clk_gating" />
  <parameter name="hssi_common_pcs_pma_interface_prot_mode" value="pipe_g3" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_sw_fifowr"
     value="dis_sw_fifowr_clk_gating" />
  <parameter name="cdr_pll_ltd_ltr_micro_controller_select" value="ltd_ltr_pcs" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_low_latency_en_tx"
     value="disable" />
  <parameter name="std_tx_bitslip_enable" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_dw_tx" value="pcie_g3_dyn_dw_tx" />
  <parameter name="cdr_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="dbg_stat_soft_logic_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_bitslip_en" value="bitslip_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx"
     value="pipe_g3" />
  <parameter name="hssi_10g_rx_pcs_rx_sh_location" value="msb" />
  <parameter name="hssi_common_pcs_pma_interface_cp_dwn_mstr" value="true" />
  <parameter name="hssi_8g_rx_pcs_wa_rgnumber_data" value="15" />
  <parameter name="cdr_pll_f_max_vco" value="14150000000 Hz" />
  <parameter name="hssi_8g_rx_pcs_rx_clk_free_running" value="en_rx_clk_free_run" />
  <parameter name="cdr_pll_n_counter_scratch" value="1" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_eios" value="dis_eidle_eios" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference2" value="dcc_ref2_3" />
  <parameter
     name="hssi_10g_tx_pcs_enc_64b66b_txsm_bypass"
     value="enc_64b66b_txsm_bypass_en" />
  <parameter name="hssi_krfec_rx_pcs_dv_start" value="with_blklock" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference1" value="dcc_ref1_3" />
  <parameter name="cdr_pll_f_min_gt_channel" value="8700000000 Hz" />
  <parameter name="hssi_common_pld_pcs_interface_hrdrstctrl_en" value="hrst_en" />
  <parameter name="hssi_10g_tx_pcs_comp_cnt" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_distribution"
     value="master_chnl_distr" />
  <parameter name="pma_rx_deser_force_adaptation_outputs" value="normal_outputs" />
  <parameter name="enable_port_pipe_rx_polarity" value="1" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch3_src"
     value="cdr_clkin_scratch3_src_refclk_iqclk" />
  <parameter name="anlg_voltage" value="1_0V" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adapt_mode" value="ctle" />
  <parameter name="std_rx_byterev_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_tx"
     value="ctrl_master_tx" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g12"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_cgb_input_select_x1" value="unused" />
  <parameter name="enable_port_rx_enh_fifo_insert" value="0" />
  <parameter name="hssi_10g_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_tx_pcs_pma_dw" value="ten_bit" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_sw_done" value="true" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_b_val" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_invalid_code_flag_only"
     value="dis_invalid_code_only" />
  <parameter name="pma_rx_dfe_sup_mode" value="user_mode" />
  <parameter name="cdr_refclk_select" value="0" />
  <parameter name="hssi_10g_rx_pcs_dec64b66b_clken" value="dec64b66b_clk_dis" />
  <parameter name="hssi_8g_tx_pcs_revloop_back_rm" value="en_rev_loopback_rx_rm" />
  <parameter name="pma_tx_buf_res_cal_local" value="non_local" />
  <parameter name="enable_port_rx_is_lockedtoref" value="1" />
  <parameter name="enable_ports_rx_manual_cdr_mode" value="1" />
  <parameter name="l_enable_tx_std_iface" value="1" />
  <parameter name="enable_port_rx_signaldetect" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="enable_ports_pipe_rx_elecidle" value="1" />
  <parameter name="anlg_tx_analog_mode" value="user_custom" />
  <parameter name="hssi_8g_rx_pcs_pipe_if_enable" value="en_pipe3_rx" />
  <parameter name="pma_tx_buf_xtx_path_analog_mode" value="user_custom" />
  <parameter name="enable_analog_resets" value="1" />
  <parameter name="hssi_10g_tx_pcs_fifo_reg_fast" value="fifo_reg_fast_dis" />
  <parameter name="hssi_10g_rx_pcs_dispchk_bypass" value="dispchk_bypass_en" />
  <parameter name="pma_rx_sd_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk1_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="device_revision" value="20nm5" />
  <parameter name="rx_pma_dfe_adaptation_mode" value="disabled" />
  <parameter name="l_enable_tx_std" value="1" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_tx_buf_xtx_path_datawidth" value="10" />
  <parameter name="duplex_mode" value="duplex" />
  <parameter name="pma_rx_deser_pcie_gen" value="pcie_gen3_100mhzref" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_dw_rx" value="pcie_g3_dyn_dw_rx" />
  <parameter name="hssi_tx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_shared" value="1" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_dec" value="fxtap_step_no_dec" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_position"
     value="radp_dfe_fltap_position_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_pld_tx_clk_hz" value="0" />
  <parameter name="pma_cgb_scratch3_x1_clock_src" value="unused" />
  <parameter name="pma_rx_deser_datarate" value="5000000000 bps" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_dw_wa" value="en_dw_wa_clk_gating" />
  <parameter name="pma_rx_buf_xrx_path_initial_settings" value="true" />
  <parameter name="hssi_gen3_tx_pcs_tx_gbox_byp" value="enable_gbox" />
  <parameter name="hssi_8g_rx_pcs_rate_match_del_thres" value="pipe_rm_del_thres" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_full" value="full_default" />
  <parameter name="hssi_10g_tx_pcs_scrm_mode" value="async" />
  <parameter name="enable_simple_interface" value="0" />
  <parameter name="enable_port_rx_pma_qpipulldn" value="0" />
  <parameter name="anlg_tx_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="hssi_krfec_tx_pcs_transcode_err" value="trans_err_dis" />
  <parameter name="hssi_8g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_tx_pcs_tx_compliance_controlled_disparity"
     value="en_txcompliance_pipe3p0" />
  <parameter name="hssi_10g_tx_pcs_txfifo_empty" value="empty_default" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset_enable" value="false" />
  <parameter name="hssi_10g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_crcchk_pipeln" value="crcchk_pipeln_en" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_rx"
     value="ctrl_master_rx" />
  <parameter name="hssi_8g_tx_pcs_phfifo_write_clk_sel" value="tx_clk" />
  <parameter name="enable_port_rx_enh_data_valid" value="0" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_encoder" value="en_8b10b_ibm" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_advanced_user_mode_tx"
     value="disable" />
  <parameter name="pma_rx_odi_oc_sa_c180" value="0" />
  <parameter name="pma_tx_buf_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="cdr_pll_chgpmp_testmode" value="cp_test_disable" />
  <parameter
     name="hssi_pipe_gen3_rate_match_pad_insertion"
     value="dis_rm_fifo_pad_ins" />
  <parameter name="pcs_bonding_master" value="3" />
  <parameter name="datapath_select" value="Standard" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok"
     value="force_sig_ok" />
  <parameter name="cdr_pll_requires_gt_capable_channel" value="false" />
  <parameter name="pma_adapt_adp_odi_control_sel" value="radp_odi_control_sel_0" />
  <parameter name="enable_port_tx_analog_reset_ack" value="0" />
  <parameter name="enable_port_rx_enh_fifo_full" value="0" />
  <parameter name="enh_tx_randomdispbit_enable" value="0" />
  <parameter name="enh_rx_frmsync_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_clken" value="scrm_clk_dis" />
  <parameter name="hssi_krfec_tx_pcs_burst_err" value="burst_err_dis" />
  <parameter name="pma_adapt_adp_adapt_rstn" value="radp_adapt_rstn_1" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_odwidth" value="width_64" />
  <parameter name="pma_adapt_adp_dfe_fxtap_bypass" value="radp_dfe_fxtap_bypass_1" />
  <parameter name="enable_reset_sequence" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_rx_dfe_pdb_floattap" value="floattap_dfe_powerdown" />
  <parameter name="pma_adapt_adp_dfe_fxtap4_sgn" value="radp_dfe_fxtap4_sgn_0" />
  <parameter name="pma_tx_buf_duty_cycle_setting_aux" value="dcc2_t32" />
  <parameter name="hssi_8g_rx_pcs_wa_kchar" value="dis_kchar" />
  <parameter name="cdr_pll_set_cdr_vco_speed" value="2" />
  <parameter name="pma_rx_buf_cgm_bias_disable" value="cgmbias_en" />
  <parameter name="hssi_8g_rx_pcs_wa_pd" value="wa_pd_10" />
  <parameter name="hssi_10g_rx_pcs_gbexp_clken" value="gbexp_clk_dis" />
  <parameter name="hssi_10g_tx_pcs_sop_mark" value="sop_mark_dis" />
  <parameter name="hssi_8g_tx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="pma_rx_odi_power_mode" value="mid_power" />
  <parameter name="pma_adapt_odi_spec_sel" value="rodi_spec_sel_0" />
  <parameter name="message_level" value="error" />
  <parameter name="hssi_10g_tx_pcs_stretch_num_stages" value="zero_stage" />
  <parameter name="pma_rx_buf_power_mode_rx" value="mid_power" />
  <parameter name="enable_port_rx_std_rmfifo_full" value="0" />
  <parameter name="cdr_pll_atb_select_control" value="atb_off" />
  <parameter name="enable_port_rx_enh_fifo_align_clr" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count" value="2500" />
  <parameter name="hssi_common_pcs_pma_interface_phfifo_flush_wait" value="36" />
  <parameter name="pma_rx_buf_bodybias_enable" value="bodybias_en" />
  <parameter name="hssi_gen3_rx_pcs_reverse_lpbk" value="rev_lpbk_en" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable"
     value="uhsif_dzt_disable" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_hold_en"
     value="radp_dfe_fltap_not_held" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock"
     value="knum_sh_cnt_postlock_10g" />
  <parameter name="enable_analog_settings" value="0" />
  <parameter name="pma_tx_buf_pm_speed_grade" value="e2" />
  <parameter name="pma_adapt_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_det" value="dis_fixed_patdet" />
  <parameter name="enable_port_krfec_rx_enh_frame" value="0" />
  <parameter name="rcfg_enable" value="1" />
  <parameter name="cdr_pll_cdr_powerdown_mode" value="power_up" />
  <parameter name="hssi_10g_tx_pcs_pld_if_type" value="fifo" />
  <parameter
     name="hssi_10g_tx_pcs_distup_bypass_pipeln"
     value="distup_bypass_pipeln_dis" />
  <parameter name="hssi_10g_rx_pcs_ber_clken" value="ber_clk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter name="enable_port_rx_is_lockedtodata" value="1" />
  <parameter name="pma_cgb_bitslip_enable" value="disable_bitslip" />
  <parameter name="pma_rx_buf_vccela_supply_voltage" value="vccela_1p1v" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pcie_switch" value="false" />
  <parameter name="pma_adapt_odi_mode" value="rodi_mode_0" />
  <parameter name="pma_rx_odi_prot_mode" value="pcie_gen3_rx" />
  <parameter name="pma_adapt_adp_status_sel" value="radp_status_sel_0" />
  <parameter name="enable_port_tx_pma_qpipulldn" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_clken" value="descrm_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="number_physical_bonding_clocks" value="1" />
  <parameter name="pma_adapt_adp_vga_polarity" value="radp_vga_polarity_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value"
     value="0" />
  <parameter name="pma_cdr_refclk_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_port_tx_enh_frame_burst_en" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_static_polarity_inversion"
     value="tx_stat_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_10g_rx_pcs_pld_if_type" value="fifo" />
  <parameter name="cdr_pll_chgpmp_current_dn_pd" value="cp_current_pd_dn_setting4" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion"
     value="tx_dyn_polinv_dis" />
  <parameter name="enable_port_rx_pma_iqtxrx_clkout" value="0" />
  <parameter name="hssi_krfec_rx_pcs_err_mark_type" value="err_mark_10g" />
  <parameter name="enh_tx_frmgen_enable" value="0" />
  <parameter name="pma_rx_dfe_sel_fltapstep_inc" value="fltap_step_no_inc" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_scrm" value="enum_scrm_default" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_g3_prot_mode" value="pipe_g3" />
  <parameter name="cdr_pll_chgpmp_replicate" value="false" />
  <parameter name="pma_rx_odi_oc_sa_c0" value="0" />
  <parameter name="enh_rxfifo_pfull" value="23" />
  <parameter name="anlg_enable_rx_default_ovr" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_test_out_sel" value="rx_test_out0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_hip_mode" value="enable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl"
     value="delay2_path0" />
  <parameter name="pma_rx_sd_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_vref_load" value="radp_vref_load_0" />
  <parameter name="enh_rx_bitslip_enable" value="0" />
  <parameter name="pma_rx_deser_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="pma_rx_buf_bypass_eqz_stages_234" value="bypass_off" />
  <parameter name="hssi_10g_rx_pcs_control_del" value="control_del_none" />
  <parameter name="enh_rxfifo_control_del" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_clk_sel" value="pcs_rx_clk" />
  <parameter name="enable_ports_adaptation" value="0" />
  <parameter name="pma_tx_buf_power_rail_eht" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode" value="tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_rx_buf_xrx_path_datawidth" value="10" />
  <parameter name="hssi_8g_rx_pcs_wa_sync_sm_ctrl" value="pipe_sync_sm" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adp_mode" value="radp_mode_8" />
  <parameter name="pma_adapt_adp_bist_count_rstn" value="radp_bist_count_rstn_0" />
  <parameter name="display_std_tx_pld_pcs_width" value="32" />
  <parameter name="hssi_10g_tx_pcs_tx_sh_location" value="msb" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_spec_sign" value="radp_dfe_spec_sign_0" />
  <parameter name="hssi_10g_tx_pcs_test_mode" value="test_off" />
  <parameter name="cdr_pll_cdr_phaselock_mode" value="no_ignore_lock" />
  <parameter
     name="hssi_8g_rx_pcs_pad_or_edb_error_replace"
     value="replace_edb_dynamic" />
  <parameter name="hssi_8g_tx_pcs_tx_fast_pld_reg" value="dis_tx_fast_pld_reg" />
  <parameter name="hssi_10g_rx_pcs_bitslip_mode" value="bitslip_dis" />
  <parameter name="hssi_10g_tx_pcs_low_latency_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap5_sgn" value="radp_dfe_fxtap5_sgn_0" />
  <parameter name="dbg_prbs_soft_logic_enable" value="0" />
  <parameter name="pma_tx_buf_xtx_path_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_prot_mode" value="disable_mode" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_dw_fifowr"
     value="en_dw_fifowr_clk_gating" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="hssi_8g_tx_pcs_dynamic_clk_switch" value="en_dyn_clk_switch" />
  <parameter name="pma_rx_dfe_sel_oc_en" value="off_canc_disable" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter
     name="rcfg_profile_data1"
     value="enable_skp_ports 1 anlg_voltage 1_0V anlg_link sr support_mode user_mode protocol_mode basic_std_rm pma_mode basic duplex_mode duplex channels 8 set_data_rate 5000 rcfg_iface_enable 0 enable_simple_interface 0 enable_split_interface 0 set_enable_calibration 1 enable_parallel_loopback 0 bonded_mode pma_pcs set_pcs_bonding_master Auto tx_pma_clk_div 1 plls 2 pll_select 0 enable_port_tx_analog_reset_ack 0 enable_port_tx_pma_clkout 0 enable_port_tx_pma_div_clkout 0 tx_pma_div_clkout_divider 0 enable_port_tx_pma_iqtxrx_clkout 0 enable_port_tx_pma_elecidle 0 enable_port_tx_pma_qpipullup 0 enable_port_tx_pma_qpipulldn 0 enable_port_tx_pma_txdetectrx 0 enable_port_tx_pma_rxfound 0 enable_port_rx_seriallpbken_tx 0 number_physical_bonding_clocks 1 cdr_refclk_cnt 1 cdr_refclk_select 0 set_cdr_refclk_freq 125.000 rx_ppm_detect_threshold 1000 rx_pma_ctle_adaptation_mode manual rx_pma_dfe_adaptation_mode disabled rx_pma_dfe_fixed_taps 3 enable_ports_adaptation 0 enable_port_rx_analog_reset_ack 0 enable_port_rx_pma_clkout 0 enable_port_rx_pma_div_clkout 0 rx_pma_div_clkout_divider 0 enable_port_rx_pma_iqtxrx_clkout 0 enable_port_rx_pma_clkslip 0 enable_port_rx_pma_qpipulldn 0 enable_port_rx_is_lockedtodata 1 enable_port_rx_is_lockedtoref 1 enable_ports_rx_manual_cdr_mode 1 enable_ports_rx_manual_ppm 0 enable_port_rx_signaldetect 0 enable_port_rx_seriallpbken 0 enable_ports_rx_prbs 0 std_pcs_pma_width 10 std_low_latency_bypass_enable 0 enable_hip 0 enable_hard_reset 0 set_hip_cal_en 0 std_tx_pcfifo_mode register_fifo std_rx_pcfifo_mode register_fifo enable_port_tx_std_pcfifo_full 0 enable_port_tx_std_pcfifo_empty 0 enable_port_rx_std_pcfifo_full 0 enable_port_rx_std_pcfifo_empty 0 std_tx_byte_ser_mode {Serialize x2} std_rx_byte_deser_mode {Deserialize x2} std_tx_8b10b_enable 1 std_tx_8b10b_disp_ctrl_enable 1 std_rx_8b10b_enable 1 std_rx_rmfifo_mode {basic (single width)} std_rx_rmfifo_pattern_n 0 std_rx_rmfifo_pattern_p 0 enable_port_rx_std_rmfifo_full 0 enable_port_rx_std_rmfifo_empty 0 pcie_rate_match Bypass std_tx_bitslip_enable 0 enable_port_tx_std_bitslipboundarysel 0 std_rx_word_aligner_mode {synchronous state machine} std_rx_word_aligner_pattern_len 10 std_rx_word_aligner_pattern 380 std_rx_word_aligner_rknumber 3 std_rx_word_aligner_renumber 16 std_rx_word_aligner_rgnumber 15 std_rx_word_aligner_fast_sync_status_enable 0 enable_port_rx_std_wa_patternalign 0 enable_port_rx_std_wa_a1a2size 0 enable_port_rx_std_bitslipboundarysel 0 enable_port_rx_std_bitslip 0 std_tx_bitrev_enable 0 std_tx_byterev_enable 0 std_tx_polinv_enable 0 enable_port_tx_polinv 0 std_rx_bitrev_enable 0 enable_port_rx_std_bitrev_ena 0 std_rx_byterev_enable 0 enable_port_rx_std_byterev_ena 0 std_rx_polinv_enable 0 enable_port_rx_polinv 1 enable_port_rx_std_signaldetect 0 enable_ports_pipe_sw 1 enable_ports_pipe_hclk 1 enable_ports_pipe_g3_analog 1 enable_ports_pipe_rx_elecidle 1 enable_port_pipe_rx_polarity 1 enh_pcs_pma_width 40 enh_pld_pcs_width 40 enh_low_latency_enable 0 enh_rxtxfifo_double_width 0 enh_txfifo_mode {Phase compensation} enh_txfifo_pfull 11 enh_txfifo_pempty 2 enable_port_tx_enh_fifo_full 0 enable_port_tx_enh_fifo_pfull 0 enable_port_tx_enh_fifo_empty 0 enable_port_tx_enh_fifo_pempty 0 enable_port_tx_enh_fifo_cnt 0 enh_rxfifo_mode {Phase compensation} enh_rxfifo_pfull 23 enh_rxfifo_pempty 2 enh_rxfifo_align_del 0 enh_rxfifo_control_del 0 enable_port_rx_enh_data_valid 0 enable_port_rx_enh_fifo_full 0 enable_port_rx_enh_fifo_pfull 0 enable_port_rx_enh_fifo_empty 0 enable_port_rx_enh_fifo_pempty 0 enable_port_rx_enh_fifo_cnt 0 enable_port_rx_enh_fifo_del 0 enable_port_rx_enh_fifo_insert 0 enable_port_rx_enh_fifo_rd_en 0 enable_port_rx_enh_fifo_align_val 0 enable_port_rx_enh_fifo_align_clr 0 enh_tx_frmgen_enable 0 enh_tx_frmgen_mfrm_length 2048 enh_tx_frmgen_burst_enable 0 enable_port_tx_enh_frame 0 enable_port_tx_enh_frame_diag_status 0 enable_port_tx_enh_frame_burst_en 0 enh_rx_frmsync_enable 0 enh_rx_frmsync_mfrm_length 2048 enable_port_rx_enh_frame 0 enable_port_rx_enh_frame_lock 0 enable_port_rx_enh_frame_diag_status 0 enh_tx_crcgen_enable 0 enh_tx_crcerr_enable 0 enh_rx_crcchk_enable 0 enable_port_rx_enh_crc32_err 0 enable_port_rx_enh_highber 0 enable_port_rx_enh_highber_clr_cnt 0 enable_port_rx_enh_clr_errblk_count 0 enh_tx_64b66b_enable 0 enh_rx_64b66b_enable 0 enh_tx_sh_err 0 enh_tx_scram_enable 0 enh_tx_scram_seed 0 enh_rx_descram_enable 0 enh_tx_dispgen_enable 0 enh_rx_dispchk_enable 0 enh_tx_randomdispbit_enable 0 enh_rx_blksync_enable 0 enable_port_rx_enh_blk_lock 0 enh_tx_bitslip_enable 0 enh_tx_polinv_enable 0 enh_rx_bitslip_enable 0 enh_rx_polinv_enable 0 enable_port_tx_enh_bitslip 0 enable_port_rx_enh_bitslip 0 enh_rx_krfec_err_mark_enable 0 enh_rx_krfec_err_mark_type 10G enh_tx_krfec_burst_err_enable 0 enh_tx_krfec_burst_err_len 1 enable_port_krfec_tx_enh_frame 0 enable_port_krfec_rx_enh_frame 0 enable_port_krfec_rx_enh_frame_diag_status 0 pcs_direct_width 8 enable_analog_settings 0 anlg_tx_analog_mode user_custom anlg_enable_tx_default_ovr 0 anlg_tx_vod_output_swing_ctrl 0 anlg_tx_pre_emp_sign_pre_tap_1t fir_pre_1t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_1t 0 anlg_tx_pre_emp_sign_pre_tap_2t fir_pre_2t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_2t 0 anlg_tx_pre_emp_sign_1st_post_tap fir_post_1t_neg anlg_tx_pre_emp_switching_ctrl_1st_post_tap 0 anlg_tx_pre_emp_sign_2nd_post_tap fir_post_2t_neg anlg_tx_pre_emp_switching_ctrl_2nd_post_tap 0 anlg_tx_slew_rate_ctrl slew_r7 anlg_tx_compensation_en enable anlg_tx_term_sel r_r1 anlg_enable_rx_default_ovr 0 anlg_rx_one_stage_enable s1_mode anlg_rx_eq_dc_gain_trim stg2_gain7 anlg_rx_adp_ctle_acgain_4s radp_ctle_acgain_4s_1 anlg_rx_adp_ctle_eqz_1s_sel radp_ctle_eqz_1s_sel_3 anlg_rx_adp_vga_sel radp_vga_sel_2 anlg_rx_adp_dfe_fxtap1 radp_dfe_fxtap1_0 anlg_rx_adp_dfe_fxtap2 radp_dfe_fxtap2_0 anlg_rx_adp_dfe_fxtap3 radp_dfe_fxtap3_0 anlg_rx_adp_dfe_fxtap4 radp_dfe_fxtap4_0 anlg_rx_adp_dfe_fxtap5 radp_dfe_fxtap5_0 anlg_rx_adp_dfe_fxtap6 radp_dfe_fxtap6_0 anlg_rx_adp_dfe_fxtap7 radp_dfe_fxtap7_0 anlg_rx_adp_dfe_fxtap8 radp_dfe_fxtap8_0 anlg_rx_adp_dfe_fxtap9 radp_dfe_fxtap9_0 anlg_rx_adp_dfe_fxtap10 radp_dfe_fxtap10_0 anlg_rx_adp_dfe_fxtap11 radp_dfe_fxtap11_0 anlg_rx_term_sel r_r1" />
  <parameter
     name="rcfg_profile_data0"
     value="enable_skp_ports 1 anlg_voltage 1_0V anlg_link sr support_mode user_mode protocol_mode pipe_g3 pma_mode basic duplex_mode duplex channels 8 set_data_rate 5000 rcfg_iface_enable 0 enable_simple_interface 0 enable_split_interface 0 set_enable_calibration 1 enable_parallel_loopback 0 bonded_mode pma_pcs set_pcs_bonding_master Auto tx_pma_clk_div 1 plls 2 pll_select 0 enable_port_tx_analog_reset_ack 0 enable_port_tx_pma_clkout 0 enable_port_tx_pma_div_clkout 0 tx_pma_div_clkout_divider 0 enable_port_tx_pma_iqtxrx_clkout 0 enable_port_tx_pma_elecidle 0 enable_port_tx_pma_qpipullup 0 enable_port_tx_pma_qpipulldn 0 enable_port_tx_pma_txdetectrx 0 enable_port_tx_pma_rxfound 0 enable_port_rx_seriallpbken_tx 0 number_physical_bonding_clocks 1 cdr_refclk_cnt 1 cdr_refclk_select 0 set_cdr_refclk_freq 125.000 rx_ppm_detect_threshold 1000 rx_pma_ctle_adaptation_mode manual rx_pma_dfe_adaptation_mode disabled rx_pma_dfe_fixed_taps 3 enable_ports_adaptation 0 enable_port_rx_analog_reset_ack 0 enable_port_rx_pma_clkout 0 enable_port_rx_pma_div_clkout 0 rx_pma_div_clkout_divider 0 enable_port_rx_pma_iqtxrx_clkout 0 enable_port_rx_pma_clkslip 0 enable_port_rx_pma_qpipulldn 0 enable_port_rx_is_lockedtodata 1 enable_port_rx_is_lockedtoref 1 enable_ports_rx_manual_cdr_mode 1 enable_ports_rx_manual_ppm 0 enable_port_rx_signaldetect 0 enable_port_rx_seriallpbken 0 enable_ports_rx_prbs 0 std_pcs_pma_width 10 std_low_latency_bypass_enable 0 enable_hip 1 enable_hard_reset 1 set_hip_cal_en 0 std_tx_pcfifo_mode register_fifo std_rx_pcfifo_mode register_fifo enable_port_tx_std_pcfifo_full 0 enable_port_tx_std_pcfifo_empty 0 enable_port_rx_std_pcfifo_full 0 enable_port_rx_std_pcfifo_empty 0 std_tx_byte_ser_mode {Serialize x4} std_rx_byte_deser_mode {Deserialize x4} std_tx_8b10b_enable 1 std_tx_8b10b_disp_ctrl_enable 1 std_rx_8b10b_enable 1 std_rx_rmfifo_mode pipe std_rx_rmfifo_pattern_n 192892 std_rx_rmfifo_pattern_p 855683 enable_port_rx_std_rmfifo_full 0 enable_port_rx_std_rmfifo_empty 0 pcie_rate_match {600 ppm} std_tx_bitslip_enable 0 enable_port_tx_std_bitslipboundarysel 0 std_rx_word_aligner_mode {synchronous state machine} std_rx_word_aligner_pattern_len 10 std_rx_word_aligner_pattern 380 std_rx_word_aligner_rknumber 3 std_rx_word_aligner_renumber 16 std_rx_word_aligner_rgnumber 15 std_rx_word_aligner_fast_sync_status_enable 0 enable_port_rx_std_wa_patternalign 0 enable_port_rx_std_wa_a1a2size 0 enable_port_rx_std_bitslipboundarysel 0 enable_port_rx_std_bitslip 0 std_tx_bitrev_enable 0 std_tx_byterev_enable 0 std_tx_polinv_enable 0 enable_port_tx_polinv 0 std_rx_bitrev_enable 0 enable_port_rx_std_bitrev_ena 0 std_rx_byterev_enable 0 enable_port_rx_std_byterev_ena 0 std_rx_polinv_enable 0 enable_port_rx_polinv 1 enable_port_rx_std_signaldetect 0 enable_ports_pipe_sw 1 enable_ports_pipe_hclk 1 enable_ports_pipe_g3_analog 1 enable_ports_pipe_rx_elecidle 1 enable_port_pipe_rx_polarity 1 enh_pcs_pma_width 40 enh_pld_pcs_width 40 enh_low_latency_enable 0 enh_rxtxfifo_double_width 0 enh_txfifo_mode {Phase compensation} enh_txfifo_pfull 11 enh_txfifo_pempty 2 enable_port_tx_enh_fifo_full 0 enable_port_tx_enh_fifo_pfull 0 enable_port_tx_enh_fifo_empty 0 enable_port_tx_enh_fifo_pempty 0 enable_port_tx_enh_fifo_cnt 0 enh_rxfifo_mode {Phase compensation} enh_rxfifo_pfull 23 enh_rxfifo_pempty 2 enh_rxfifo_align_del 0 enh_rxfifo_control_del 0 enable_port_rx_enh_data_valid 0 enable_port_rx_enh_fifo_full 0 enable_port_rx_enh_fifo_pfull 0 enable_port_rx_enh_fifo_empty 0 enable_port_rx_enh_fifo_pempty 0 enable_port_rx_enh_fifo_cnt 0 enable_port_rx_enh_fifo_del 0 enable_port_rx_enh_fifo_insert 0 enable_port_rx_enh_fifo_rd_en 0 enable_port_rx_enh_fifo_align_val 0 enable_port_rx_enh_fifo_align_clr 0 enh_tx_frmgen_enable 0 enh_tx_frmgen_mfrm_length 2048 enh_tx_frmgen_burst_enable 0 enable_port_tx_enh_frame 0 enable_port_tx_enh_frame_diag_status 0 enable_port_tx_enh_frame_burst_en 0 enh_rx_frmsync_enable 0 enh_rx_frmsync_mfrm_length 2048 enable_port_rx_enh_frame 0 enable_port_rx_enh_frame_lock 0 enable_port_rx_enh_frame_diag_status 0 enh_tx_crcgen_enable 0 enh_tx_crcerr_enable 0 enh_rx_crcchk_enable 0 enable_port_rx_enh_crc32_err 0 enable_port_rx_enh_highber 0 enable_port_rx_enh_highber_clr_cnt 0 enable_port_rx_enh_clr_errblk_count 0 enh_tx_64b66b_enable 0 enh_rx_64b66b_enable 0 enh_tx_sh_err 0 enh_tx_scram_enable 0 enh_tx_scram_seed 0 enh_rx_descram_enable 0 enh_tx_dispgen_enable 0 enh_rx_dispchk_enable 0 enh_tx_randomdispbit_enable 0 enh_rx_blksync_enable 0 enable_port_rx_enh_blk_lock 0 enh_tx_bitslip_enable 0 enh_tx_polinv_enable 0 enh_rx_bitslip_enable 0 enh_rx_polinv_enable 0 enable_port_tx_enh_bitslip 0 enable_port_rx_enh_bitslip 0 enh_rx_krfec_err_mark_enable 0 enh_rx_krfec_err_mark_type 10G enh_tx_krfec_burst_err_enable 0 enh_tx_krfec_burst_err_len 1 enable_port_krfec_tx_enh_frame 0 enable_port_krfec_rx_enh_frame 0 enable_port_krfec_rx_enh_frame_diag_status 0 pcs_direct_width 8 enable_analog_settings 0 anlg_tx_analog_mode user_custom anlg_enable_tx_default_ovr 0 anlg_tx_vod_output_swing_ctrl 0 anlg_tx_pre_emp_sign_pre_tap_1t fir_pre_1t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_1t 0 anlg_tx_pre_emp_sign_pre_tap_2t fir_pre_2t_neg anlg_tx_pre_emp_switching_ctrl_pre_tap_2t 0 anlg_tx_pre_emp_sign_1st_post_tap fir_post_1t_neg anlg_tx_pre_emp_switching_ctrl_1st_post_tap 0 anlg_tx_pre_emp_sign_2nd_post_tap fir_post_2t_neg anlg_tx_pre_emp_switching_ctrl_2nd_post_tap 0 anlg_tx_slew_rate_ctrl slew_r7 anlg_tx_compensation_en enable anlg_tx_term_sel r_r1 anlg_enable_rx_default_ovr 0 anlg_rx_one_stage_enable s1_mode anlg_rx_eq_dc_gain_trim stg2_gain7 anlg_rx_adp_ctle_acgain_4s radp_ctle_acgain_4s_1 anlg_rx_adp_ctle_eqz_1s_sel radp_ctle_eqz_1s_sel_3 anlg_rx_adp_vga_sel radp_vga_sel_2 anlg_rx_adp_dfe_fxtap1 radp_dfe_fxtap1_0 anlg_rx_adp_dfe_fxtap2 radp_dfe_fxtap2_0 anlg_rx_adp_dfe_fxtap3 radp_dfe_fxtap3_0 anlg_rx_adp_dfe_fxtap4 radp_dfe_fxtap4_0 anlg_rx_adp_dfe_fxtap5 radp_dfe_fxtap5_0 anlg_rx_adp_dfe_fxtap6 radp_dfe_fxtap6_0 anlg_rx_adp_dfe_fxtap7 radp_dfe_fxtap7_0 anlg_rx_adp_dfe_fxtap8 radp_dfe_fxtap8_0 anlg_rx_adp_dfe_fxtap9 radp_dfe_fxtap9_0 anlg_rx_adp_dfe_fxtap10 radp_dfe_fxtap10_0 anlg_rx_adp_dfe_fxtap11 radp_dfe_fxtap11_0 anlg_rx_term_sel r_r1" />
  <parameter name="enable_port_rx_std_byterev_ena" value="0" />
  <parameter name="hssi_8g_tx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="enable_port_rx_std_signaldetect" value="0" />
  <parameter name="tx_enable" value="1" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_adapt_adp_ctle_scale_en" value="radp_ctle_scale_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_pwr_scaling_clk"
     value="pma_tx_clk" />
  <parameter name="pma_adapt_sup_mode" value="user_mode" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_trans_dec" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap2_sgn" value="radp_dfe_fxtap2_sgn_0" />
  <parameter name="cdr_pll_pm_speed_grade" value="e2" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="hssi_krfec_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter name="hssi_10g_tx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="pma_adapt_adp_vref_polarity" value="radp_vref_polarity_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_pld_rx_clk_hz" value="0" />
  <parameter name="pma_rx_dfe_dft_en" value="dft_enalbe" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk"
     value="dis_sw_pc_wrclk_gating" />
  <parameter name="pma_tx_buf_term_code" value="rterm_code7" />
  <parameter name="hssi_8g_tx_pcs_force_kchar" value="dis_force_kchar" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="pma_tx_ser_ser_clk_divtx_user_sel" value="divtx_user_off" />
  <parameter name="pma_adapt_adp_dfe_cycle" value="radp_dfe_cycle_6" />
  <parameter name="pma_tx_buf_calibration_resistor_value" value="res_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_observation_in_pld_core"
     value="internal_sw_wa_clk" />
  <parameter name="hssi_8g_tx_pcs_txclk_freerun" value="en_freerun_tx" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="pma_rx_buf_xrx_path_optimal" value="true" />
  <parameter name="cdr_pll_lpd_counter" value="2" />
  <parameter name="pma_tx_ser_ser_powerdown" value="normal_poweron_ser" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_prot_mode_rx"
     value="non_teng_mode_rx" />
  <parameter name="enable_upi_pipeline_options" value="0" />
  <parameter name="hssi_8g_rx_pcs_rx_pcs_urst" value="en_rx_pcs_urst" />
  <parameter name="l_enable_rx_enh" value="0" />
  <parameter name="hssi_10g_rx_pcs_blksync_pipeln" value="blksync_pipeln_dis" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="std_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel"
     value="sel_sig_det" />
  <parameter name="pma_rx_buf_xrx_path_prot_mode" value="pcie_gen3_rx" />
  <parameter name="enable_pcie_data_mask_option" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_mode" value="async" />
  <parameter name="cdr_pll_is_cascaded_pll" value="false" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="enable_port_tx_pma_clkout" value="0" />
  <parameter name="hssi_gen3_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="cdr_pll_txpll_hclk_driver_enable" value="false" />
  <parameter
     name="cdr_pll_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="pma_adapt_initial_settings" value="true" />
  <parameter
     name="hssi_common_pcs_pma_interface_force_freqdet"
     value="force_freqdet_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx"
     value="disable" />
  <parameter
     name="pma_adapt_adp_bist_auxpath_en"
     value="radp_bist_auxpath_disable" />
  <parameter name="enable_port_rx_pma_clkslip" value="0" />
  <parameter name="pma_cgb_datarate" value="5000000000 bps" />
  <parameter name="enh_tx_polinv_enable" value="0" />
  <parameter name="cdr_pll_vco_freq" value="5000000000 Hz" />
  <parameter name="rx_pma_dfe_fixed_taps" value="3" />
  <parameter name="l_pcs_pma_width" value="10" />
  <parameter name="pma_cgb_bonding_mode" value="x1_non_bonded" />
  <parameter name="pma_rx_odi_silicon_rev" value="20nm5es" />
  <parameter name="hssi_pipe_gen1_2_prot_mode" value="pipe_g3" />
  <parameter name="pma_rx_odi_initial_settings" value="true" />
  <parameter name="pma_tx_buf_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="enable_port_rx_seriallpbken_tx" value="0" />
  <parameter name="pma_adapt_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent_enable" value="false" />
  <parameter
     name="hssi_common_pcs_pma_interface_sigdet_wait_counter_multi"
     value="1" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_a_val" value="0" />
  <parameter name="cdr_pll_vco_overrange_voltage" value="vco_overrange_off" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_native_a10" />
  <parameter name="rx_pma_ctle_adaptation_mode" value="one-time" />
  <parameter name="cdr_pll_lpfd_counter" value="1" />
  <parameter
     name="hssi_rx_pcs_pma_interface_prot_mode_rx"
     value="eightg_g3_pcie_g3_hip_mode_rx" />
  <parameter name="pma_adapt_datarate" value="5000000000 bps" />
  <parameter name="anlg_tx_slew_rate_ctrl" value="slew_r7" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent" value="0" />
  <parameter name="hssi_krfec_rx_pcs_parity_valid_num" value="4" />
  <parameter name="hssi_10g_tx_pcs_frmgen_burst" value="frmgen_burst_dis" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pyld_ins" value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_rxvalid_mask"
     value="rxvalid_mask_en" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_num" value="0" />
  <parameter name="pma_rx_buf_eq_bw_sel" value="eq_bw_1" />
  <parameter name="hssi_8g_rx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="cdr_pll_m_counter" value="50" />
  <parameter name="cdr_pll_pd_fastlock_mode" value="false" />
  <parameter name="pma_adapt_adp_vga_en" value="radp_vga_enable" />
  <parameter name="enable_port_rx_std_bitslipboundarysel" value="0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_clken" value="frmsync_clk_dis" />
  <parameter name="pma_tx_buf_power_rail_et" value="1030" />
  <parameter name="hssi_10g_tx_pcs_crcgen_clken" value="crcgen_clk_dis" />
  <parameter name="pma_tx_buf_xtx_path_prot_mode" value="pcie_gen3_tx" />
  <parameter name="pma_tx_buf_xtx_path_bonding_mode" value="x6_xn_bonded" />
  <parameter name="pma_adapt_adp_lfeq_fb_sel" value="radp_lfeq_fb_sel_0" />
  <parameter name="cdr_pll_loopback_mode" value="loopback_disabled" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter name="enable_parallel_loopback" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_pwr_scaling_clk"
     value="pma_rx_clk" />
  <parameter name="hssi_pipe_gen1_2_rxdetect_bypass" value="dis_rxdetect_bypass" />
  <parameter name="pma_rx_odi_sup_mode" value="user_mode" />
  <parameter name="hssi_fifo_tx_pcs_prot_mode" value="non_teng_mode" />
  <parameter name="pma_adapt_adp_4s_ctle_bypass" value="radp_4s_ctle_bypass_0" />
  <parameter name="hssi_pipe_gen1_2_elec_idle_delay_val" value="3" />
  <parameter name="pma_rx_buf_offset_cancellation_fine" value="fine_setting_00" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value"
     value="0" />
  <parameter name="set_data_rate" value="5000" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_disp_ctrl" value="en_disp_ctrl" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset" value="0" />
  <parameter name="hssi_krfec_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="enh_txfifo_mode" value="Phase compensation" />
  <parameter name="adme_tx_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_dfe_fxtap3_sgn" value="radp_dfe_fxtap3_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_phase_comp_rdptr" value="disable_rdptr" />
  <parameter name="cdr_pll_lf_ripple_cap" value="lf_no_ripple" />
  <parameter name="pma_adapt_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="dbg_odi_soft_logic_enable" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_num_fixed_pat" value="8" />
  <parameter name="hssi_10g_tx_pcs_tx_testbus_sel" value="tx_fifo_testbus1" />
  <parameter name="pma_adapt_adp_onetime_dfe" value="radp_onetime_dfe_0" />
  <parameter name="pma_rx_buf_iostandard" value="hssi_diffio" />
  <parameter name="pma_cgb_scratch1_x1_clock_src" value="unused" />
  <parameter name="pma_tx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_port_tx_enh_fifo_cnt" value="0" />
  <parameter name="hssi_8g_rx_pcs_rate_match" value="pipe_rm" />
  <parameter name="l_std_tx_pld_pcs_width" value="40" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="enable_port_tx_enh_fifo_empty" value="0" />
  <parameter name="enable_port_tx_pma_elecidle" value="0" />
  <parameter name="enable_port_tx_polinv" value="0" />
  <parameter name="hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask" value="en_rxvalid_mask" />
  <parameter name="hssi_pipe_gen1_2_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="hssi_fifo_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_output_sel"
     value="teng_output" />
  <parameter
     name="hssi_common_pcs_pma_interface_wait_pipe_synchronizing"
     value="23" />
  <parameter name="pma_adapt_adp_ctle_scale" value="radp_ctle_scale_0" />
  <parameter name="anlg_rx_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_krfec_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enh_tx_dispgen_enable" value="0" />
  <parameter name="enh_rx_krfec_err_mark_enable" value="0" />
  <parameter name="anlg_enable_tx_default_ovr" value="0" />
  <parameter name="pcs_tx_delay2_ctrl" value="delay2_path0" />
  <parameter name="pma_cgb_prot_mode" value="pcie_gen3_tx" />
  <parameter name="pma_cdr_refclk_powerdown_mode" value="powerup" />
  <parameter name="hssi_tx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_test_mode" value="test_off" />
  <parameter name="hssi_10g_rx_pcs_prot_mode" value="disable_mode" />
  <parameter name="pma_rx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_split_interface" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_sel"
     value="teng_rx_dft_clk" />
  <parameter name="pcie_rate_match" value="600 ppm" />
  <parameter name="enable_port_tx_pma_rxfound" value="0" />
  <parameter name="cdr_pll_fref_clklow_div" value="1" />
  <parameter name="pma_tx_buf_term_n_tune" value="rterm_n0" />
  <parameter
     name="cdr_pll_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="pma_tx_buf_duty_cycle_input_polarity" value="dcc_input_pos" />
  <parameter name="pma_tx_buf_rx_det_output_sel" value="rx_det_pcie_out" />
  <parameter name="cdr_pll_reverse_serial_loopback" value="no_loopback" />
  <parameter name="hssi_gen3_tx_pcs_tx_bitslip" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_syndrm" value="enable" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel" value="func_clk" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_uc_txvod_cal_status" value="uc_tx_vod_cal_notdone" />
  <parameter name="std_low_latency_bypass_enable" value="0" />
  <parameter name="enable_skp_ports" value="1" />
  <parameter name="hssi_8g_rx_pcs_wa_renumber_data" value="16" />
  <parameter name="pma_tx_buf_uc_vcc_setting" value="vcc_setting1" />
  <parameter name="enh_tx_krfec_burst_err_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_crcflag_pipeln" value="crcflag_pipeln_en" />
  <parameter name="cdr_pll_vco_underrange_voltage" value="vco_underange_off" />
  <parameter name="pma_adapt_rrx_pcie_eqz" value="rrx_pcie_eqz_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_pat" value="disable" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_error_replace_pad" value="replace_edb" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_descrm" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errcorrect" value="disable" />
  <parameter name="pma_adapt_odi_rstn" value="rodi_rstn_0" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="hssi_gen3_rx_pcs_lpbk_force" value="lpbk_frce_en" />
  <parameter name="hssi_10g_tx_pcs_crcgen_bypass" value="crcgen_bypass_en" />
  <parameter name="validation_rule_select" value="" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_pma_dw_rx"
     value="pcie_g3_dyn_dw_rx" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo" value="enable_rm_fifo_600ppm" />
  <parameter name="pma_tx_buf_xtx_path_optimal" value="true" />
  <parameter
     name="cdr_pll_set_cdr_vco_speed_pciegen3"
     value="cdr_vco_max_speedbin_pciegen3" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="pma_rx_buf_rx_vga_oc_en" value="vga_cal_off" />
  <parameter name="hssi_8g_rx_pcs_wa_rosnumber_data" value="0" />
  <parameter name="l_std_tx_field_width" value="11" />
  <parameter name="cdr_pll_initial_settings" value="true" />
  <parameter name="pma_tx_ser_ser_clk_mon" value="disable_clk_mon" />
  <parameter name="pma_tx_buf_xtx_path_tx_pll_clk_hz" value="2500000000" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="pma_cdr_refclk_xmux_refclk_src" value="refclk_iqclk" />
  <parameter name="pma_rx_buf_lfeq_enable" value="non_lfeq_mode" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_txdetectrx" value="false" />
  <parameter name="enable_port_rx_enh_crc32_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_indv" value="indv_en" />
  <parameter name="hssi_10g_rx_pcs_wrfifo_clken" value="wrfifo_clk_dis" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_c_val" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_ac_pwr_rules_en"
     value="disable" />
  <parameter
     name="rcfg_param_labels"
     value="VCCR_GXB and VCCT_GXB supply voltage for the Transceiver,Tranceiver Link Type,Protocol support mode,Transceiver configuration rules,PMA configuration rules,Transceiver mode,Number of data channels,Data rate,Enable datapath and interface reconfiguration,Enable simplified data interface,Provide separate interface for each channel,Enable calibration,Enable parallel loopback,Enable UPI Pipeline Options,Delay1 setting,Delay1 mode,Delay2 setting,TX channel bonding mode,PCS TX channel bonding master,TX local clock division factor,Number of TX PLL clock inputs per channel,Initial TX PLL clock input selection,Enable tx_analog_reset_ack port,Enable tx_pma_clkout port,Enable tx_pma_div_clkout port,tx_pma_div_clkout division factor,Enable tx_pma_iqtxrx_clkout port,Enable tx_pma_elecidle port,Enable tx_pma_qpipullup port (QPI),Enable tx_pma_qpipulldn port (QPI),Enable tx_pma_txdetectrx port (QPI),Enable tx_pma_rxfound port (QPI),Enable rx_seriallpbken port,Number of physical bonding clock ports to use.,Number of CDR reference clocks,Selected CDR reference clock,Selected CDR reference clock frequency,PPM detector threshold,CTLE mode,DFE mode,Number of fixed dfe taps,Enable adaptation control ports,Enable rx_analog_reset_ack port,Enable rx_pma_clkout port,Enable rx_pma_div_clkout port,rx_pma_div_clkout division factor,Enable rx_pma_iqtxrx_clkout port,Enable rx_pma_clkslip port,Enable rx_pma_qpipulldn port (QPI),Enable rx_is_lockedtodata port,Enable rx_is_lockedtoref port,Enable rx_set_locktodata and rx_set_locktoref ports,Enable rx_fref and rx_clklow ports,Enable rx_signaldetect port,Enable rx_seriallpbken port,Enable PRBS verifier control and status ports,Standard PCS / PMA interface width,Enable &apos;Standard PCS&apos; low latency mode,Enable PCIe hard IP support,Enable hard reset controller (HIP),Enable PCIe hard IP calibration,TX FIFO mode,RX FIFO mode,Enable tx_std_pcfifo_full port,Enable tx_std_pcfifo_empty port,Enable rx_std_pcfifo_full port,Enable rx_std_pcfifo_empty port,TX byte serializer mode,RX byte deserializer mode,Enable TX 8B/10B encoder,Enable TX 8B/10B disparity control,Enable RX 8B/10B decoder,RX rate match FIFO mode,RX rate match insert/delete -ve pattern (hex),RX rate match insert/delete +ve pattern (hex),Enable rx_std_rmfifo_full port,Enable rx_std_rmfifo_empty port,PCI Express Gen 3 rate match FIFO mode,Enable TX bitslip,Enable tx_std_bitslipboundarysel port,RX word aligner mode,RX word aligner pattern length,RX word aligner pattern (hex),Number of word alignment patterns to achieve sync,Number of invalid data words to lose sync,Number of valid data words to decrement error count,Enable fast sync status reporting for deterministic latency SM,Enable rx_std_wa_patternalign port,Enable rx_std_wa_a1a2size port,Enable rx_std_bitslipboundarysel port,Enable rx_bitslip port,Enable TX bit reversal,Enable TX byte reversal,Enable TX polarity inversion,Enable tx_polinv port,Enable RX bit reversal,Enable rx_std_bitrev_ena port,Enable RX byte reversal,Enable rx_std_byterev_ena port,Enable RX polarity inversion,Enable rx_polinv port,Enable rx_std_signaldetect port,Enable PCIe dynamic datarate switch ports,Enable PCIe pipe_hclk_in and pipe_hclk_out ports,Enable PCIe Gen 3 analog control ports,Enable PCIe electrical idle control and status ports,Enable PCIe pipe_rx_polarity port,Enhanced PCS / PMA interface width,FPGA fabric / Enhanced PCS interface width,Enable &apos;Enhanced PCS&apos; low latency mode,Enable RX/TX FIFO double width mode,TX FIFO mode,TX FIFO partially full threshold,TX FIFO partially empty threshold,Enable tx_enh_fifo_full port,Enable tx_enh_fifo_pfull port,Enable tx_enh_fifo_empty port,Enable tx_enh_fifo_pempty port,Enable tx_enh_fifo_cnt port,RX FIFO mode,RX FIFO partially full threshold,RX FIFO partially empty threshold,Enable RX FIFO alignment word deletion (Interlaken),Enable RX FIFO control word deletion (Interlaken),Enable rx_enh_data_valid port,Enable rx_enh_fifo_full port,Enable rx_enh_fifo_pfull port,Enable rx_enh_fifo_empty port,Enable rx_enh_fifo_pempty port,Enable rx_enh_fifo_cnt port,Enable rx_enh_fifo_del port (10GBASE-R),Enable rx_enh_fifo_insert port (10GBASE-R),Enable rx_enh_fifo_rd_en port,Enable rx_enh_fifo_align_val port (Interlaken),Enable rx_enh_fifo_align_clr port (Interlaken),Enable Interlaken frame generator,Frame generator metaframe length,Enable frame generator burst control,Enable tx_enh_frame port,Enable tx_enh_frame_diag_status port,Enable tx_enh_frame_burst_en port,Enable Interlaken frame synchronizer,Frame synchronizer metaframe length,Enable rx_enh_frame port,Enable rx_enh_frame_lock port,Enable rx_enh_frame_diag_status port,Enable Interlaken TX CRC-32 generator,Enable Interlaken TX CRC-32 generator error insertion,Enable Interlaken RX CRC-32 checker,Enable rx_enh_crc32_err port,Enable rx_enh_highber port (10GBASE-R),Enable rx_enh_highber_clr_cnt port (10GBASE-R),Enable rx_enh_clr_errblk_count port (10GBASE-R &amp; FEC),Enable rx_enh_clr_errblk_count port (10GBASE-R),Enable TX 64b/66b encoder,Enable RX 64b/66b decoder,Enable TX sync header error insertion,Enable TX scrambler (10GBASE-R/Interlaken),TX scrambler seed (10GBASE-R/Interlaken),Enable RX descrambler (10GBASE-R/Interlaken),Enable Interlaken TX disparity generator,Enable Interlaken RX disparity checker,Enable Interlaken TX random disparity bit,Enable RX block synchronizer,Enable rx_enh_blk_lock port,Enable TX data bitslip,Enable TX data polarity inversion,Enable RX data bitslip,Enable RX data polarity inversion,Enable tx_enh_bitslip port,Enable rx_bitslip port,Enable RX KR-FEC error marking,Error marking type,Enable KR-FEC TX error insertion,KR-FEC TX error insertion spacing,Enable tx_enh_frame port,Enable rx_enh_frame port,Enable rx_enh_frame_diag_status port,PCS Direct interface width,Include PMA analog settings in configuration files,Analog Mode (Intel-recommended Default Setting Rules),Override Intel-recommended Analog Mode Default Settings,Output Swing Level (VOD),Pre-Emphasis First Pre-Tap Polarity,Pre-Emphasis First Pre-Tap Magnitude,Pre-Emphasis Second Pre-Tap Polarity,Pre-Emphasis Second Pre-Tap Magnitude,Pre-Emphasis First Post-Tap Polarity,Pre-Emphasis First Post-Tap Magnitude,Pre-Emphasis Second Post-Tap Polarity,Pre-Emphasis Second Post-Tap Magnitude,Slew Rate Control,High-Speed Compensation,On-Chip Termination,Override Intel-recommended Default Settings,CTLE (Continuous Time Linear Equalizer) mode,DC Gain Control of High Gain Mode CTLE,AC Gain Control of High Gain Mode CTLE,AC Gain Control of High Data Rate Mode CTLE,Variable Gain Amplifier (VGA) Voltage Swing Select,Decision Feedback Equalizer (DFE) Fixed Tap 1 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 2 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 3 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 4 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 5 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 6 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 7 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 8 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 9 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 10 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 11 Co-efficient,On-Chip Termination" />
  <parameter name="pma_rx_deser_deser_powerdown" value="deser_power_up" />
  <parameter name="pcs_tx_delay1_data_sel" value="one_ff_delay" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="enable" />
  <parameter name="pma_cgb_cgb_power_down" value="normal_cgb" />
  <parameter name="pma_tx_ser_clk_divtx_deskew" value="deskew_delay8" />
  <parameter name="pma_rx_buf_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_dfe_fltap_bypass" value="radp_dfe_fltap_bypass_1" />
  <parameter name="hssi_8g_rx_pcs_byte_deserializer" value="en_bds_by_4" />
  <parameter name="hssi_8g_rx_pcs_gen3_tx_clk_sel" value="tx_pma_clk" />
  <parameter name="std_tx_byterev_enable" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_empty_thres"
     value="pipe_rm_empty_thres" />
  <parameter name="hssi_gen3_rx_pcs_rx_b4gb_par_lpbk" value="b4gb_par_lpbk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_prot_mode_tx"
     value="pipe_g3_tx" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_early_eios" value="false" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_pma_dw_tx"
     value="pcie_g3_dyn_dw_tx" />
  <parameter name="enable_port_rx_enh_highber" value="0" />
  <parameter name="enh_tx_krfec_burst_err_len" value="1" />
  <parameter name="pma_cgb_observe_cgb_clocks" value="observe_nothing" />
  <parameter name="enh_rx_crcchk_enable" value="0" />
  <parameter name="l_split_iface" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_knum_sync" value="knum_sync_default" />
  <parameter name="pma_tx_buf_jtag_drv_sel" value="drv1" />
  <parameter name="hssi_10g_tx_pcs_wrfifo_clken" value="wrfifo_clk_dis" />
  <parameter name="l_enable_rx_enh_iface" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="anlg_rx_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="pma_tx_buf_tri_driver" value="tri_driver_disable" />
  <parameter name="enable_port_tx_enh_bitslip" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_bypass" value="descrm_bypass_en" />
  <parameter name="cdr_pll_position" value="position_unknown" />
  <parameter name="pma_rx_deser_clkdivrx_user_mode" value="clkdivrx_user_disabled" />
  <parameter name="hssi_10g_tx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="pma_tx_buf_link_tx" value="sr" />
  <parameter name="cdr_pll_fb_select" value="direct_fb" />
  <parameter name="pma_tx_buf_vreg_output" value="vccdreg_nominal" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_transparent_pcs_rx"
     value="disable" />
  <parameter name="pma_rx_buf_xrx_path_uc_cal_enable" value="rx_cal_off" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="hssi_10g_rx_pcs_align_del" value="align_del_dis" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_idwidth" value="width_64" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_rd"
     value="en_dw_rm_rdclk_gating" />
  <parameter name="hssi_krfec_rx_pcs_bypass_gb" value="bypass_dis" />
  <parameter name="hssi_10g_rx_pcs_crcchk_clken" value="crcchk_clk_dis" />
  <parameter name="enh_tx_scram_enable" value="0" />
  <parameter name="l_protocol_mode" value="pipe_g3" />
  <parameter name="cdr_pll_set_cdr_input_freq_range" value="0" />
  <parameter name="pma_tx_buf_rx_det_pdb" value="rx_det_on" />
  <parameter name="enh_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_common_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_rx_buf_initial_settings" value="true" />
  <parameter name="rcfg_multi_enable" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pldif_hrdrstctl_en" value="enable" />
  <parameter name="pma_rx_buf_eq_dc_gain_trim" value="no_dc_gain" />
  <parameter name="std_rx_rmfifo_pattern_n" value="192892" />
  <parameter name="std_rx_rmfifo_pattern_p" value="855683" />
  <parameter name="hssi_10g_tx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_8g_rx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="hssi_8g_tx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_10g_rx_pcs_descrm_pipeln" value="enable" />
  <parameter name="pma_cgb_pcie_gen3_bitwidth" value="pciegen3_wide" />
  <parameter name="pma_rx_odi_v_vert_sel" value="plus" />
  <parameter name="hssi_krfec_rx_pcs_blksync_cor_en" value="detect" />
  <parameter name="hssi_10g_tx_pcs_master_clk_sel" value="master_tx_pma_clk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock"
     value="uhsif_filt_cntthr_b4lock_8" />
  <parameter name="disable_continuous_dfe" value="false" />
  <parameter name="hssi_common_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="rcfg_params"
     value="anlg_voltage,anlg_link,support_mode,protocol_mode,pma_mode,duplex_mode,channels,set_data_rate,rcfg_iface_enable,enable_simple_interface,enable_split_interface,set_enable_calibration,enable_parallel_loopback,enable_upi_pipeline_options,pcs_tx_delay1_ctrl,pcs_tx_delay1_data_sel,pcs_tx_delay2_ctrl,bonded_mode,set_pcs_bonding_master,tx_pma_clk_div,plls,pll_select,enable_port_tx_analog_reset_ack,enable_port_tx_pma_clkout,enable_port_tx_pma_div_clkout,tx_pma_div_clkout_divider,enable_port_tx_pma_iqtxrx_clkout,enable_port_tx_pma_elecidle,enable_port_tx_pma_qpipullup,enable_port_tx_pma_qpipulldn,enable_port_tx_pma_txdetectrx,enable_port_tx_pma_rxfound,enable_port_rx_seriallpbken_tx,number_physical_bonding_clocks,cdr_refclk_cnt,cdr_refclk_select,set_cdr_refclk_freq,rx_ppm_detect_threshold,rx_pma_ctle_adaptation_mode,rx_pma_dfe_adaptation_mode,rx_pma_dfe_fixed_taps,enable_ports_adaptation,enable_port_rx_analog_reset_ack,enable_port_rx_pma_clkout,enable_port_rx_pma_div_clkout,rx_pma_div_clkout_divider,enable_port_rx_pma_iqtxrx_clkout,enable_port_rx_pma_clkslip,enable_port_rx_pma_qpipulldn,enable_port_rx_is_lockedtodata,enable_port_rx_is_lockedtoref,enable_ports_rx_manual_cdr_mode,enable_ports_rx_manual_ppm,enable_port_rx_signaldetect,enable_port_rx_seriallpbken,enable_ports_rx_prbs,std_pcs_pma_width,std_low_latency_bypass_enable,enable_hip,enable_hard_reset,set_hip_cal_en,std_tx_pcfifo_mode,std_rx_pcfifo_mode,enable_port_tx_std_pcfifo_full,enable_port_tx_std_pcfifo_empty,enable_port_rx_std_pcfifo_full,enable_port_rx_std_pcfifo_empty,std_tx_byte_ser_mode,std_rx_byte_deser_mode,std_tx_8b10b_enable,std_tx_8b10b_disp_ctrl_enable,std_rx_8b10b_enable,std_rx_rmfifo_mode,std_rx_rmfifo_pattern_n,std_rx_rmfifo_pattern_p,enable_port_rx_std_rmfifo_full,enable_port_rx_std_rmfifo_empty,pcie_rate_match,std_tx_bitslip_enable,enable_port_tx_std_bitslipboundarysel,std_rx_word_aligner_mode,std_rx_word_aligner_pattern_len,std_rx_word_aligner_pattern,std_rx_word_aligner_rknumber,std_rx_word_aligner_renumber,std_rx_word_aligner_rgnumber,std_rx_word_aligner_fast_sync_status_enable,enable_port_rx_std_wa_patternalign,enable_port_rx_std_wa_a1a2size,enable_port_rx_std_bitslipboundarysel,enable_port_rx_std_bitslip,std_tx_bitrev_enable,std_tx_byterev_enable,std_tx_polinv_enable,enable_port_tx_polinv,std_rx_bitrev_enable,enable_port_rx_std_bitrev_ena,std_rx_byterev_enable,enable_port_rx_std_byterev_ena,std_rx_polinv_enable,enable_port_rx_polinv,enable_port_rx_std_signaldetect,enable_ports_pipe_sw,enable_ports_pipe_hclk,enable_ports_pipe_g3_analog,enable_ports_pipe_rx_elecidle,enable_port_pipe_rx_polarity,enh_pcs_pma_width,enh_pld_pcs_width,enh_low_latency_enable,enh_rxtxfifo_double_width,enh_txfifo_mode,enh_txfifo_pfull,enh_txfifo_pempty,enable_port_tx_enh_fifo_full,enable_port_tx_enh_fifo_pfull,enable_port_tx_enh_fifo_empty,enable_port_tx_enh_fifo_pempty,enable_port_tx_enh_fifo_cnt,enh_rxfifo_mode,enh_rxfifo_pfull,enh_rxfifo_pempty,enh_rxfifo_align_del,enh_rxfifo_control_del,enable_port_rx_enh_data_valid,enable_port_rx_enh_fifo_full,enable_port_rx_enh_fifo_pfull,enable_port_rx_enh_fifo_empty,enable_port_rx_enh_fifo_pempty,enable_port_rx_enh_fifo_cnt,enable_port_rx_enh_fifo_del,enable_port_rx_enh_fifo_insert,enable_port_rx_enh_fifo_rd_en,enable_port_rx_enh_fifo_align_val,enable_port_rx_enh_fifo_align_clr,enh_tx_frmgen_enable,enh_tx_frmgen_mfrm_length,enh_tx_frmgen_burst_enable,enable_port_tx_enh_frame,enable_port_tx_enh_frame_diag_status,enable_port_tx_enh_frame_burst_en,enh_rx_frmsync_enable,enh_rx_frmsync_mfrm_length,enable_port_rx_enh_frame,enable_port_rx_enh_frame_lock,enable_port_rx_enh_frame_diag_status,enh_tx_crcgen_enable,enh_tx_crcerr_enable,enh_rx_crcchk_enable,enable_port_rx_enh_crc32_err,enable_port_rx_enh_highber,enable_port_rx_enh_highber_clr_cnt,enable_port_rx_enh_clr_errblk_count,enable_port_rx_enh_clr_errblk_count_c10,enh_tx_64b66b_enable,enh_rx_64b66b_enable,enh_tx_sh_err,enh_tx_scram_enable,enh_tx_scram_seed,enh_rx_descram_enable,enh_tx_dispgen_enable,enh_rx_dispchk_enable,enh_tx_randomdispbit_enable,enh_rx_blksync_enable,enable_port_rx_enh_blk_lock,enh_tx_bitslip_enable,enh_tx_polinv_enable,enh_rx_bitslip_enable,enh_rx_polinv_enable,enable_port_tx_enh_bitslip,enable_port_rx_enh_bitslip,enh_rx_krfec_err_mark_enable,enh_rx_krfec_err_mark_type,enh_tx_krfec_burst_err_enable,enh_tx_krfec_burst_err_len,enable_port_krfec_tx_enh_frame,enable_port_krfec_rx_enh_frame,enable_port_krfec_rx_enh_frame_diag_status,pcs_direct_width,enable_analog_settings,anlg_tx_analog_mode,anlg_enable_tx_default_ovr,anlg_tx_vod_output_swing_ctrl,anlg_tx_pre_emp_sign_pre_tap_1t,anlg_tx_pre_emp_switching_ctrl_pre_tap_1t,anlg_tx_pre_emp_sign_pre_tap_2t,anlg_tx_pre_emp_switching_ctrl_pre_tap_2t,anlg_tx_pre_emp_sign_1st_post_tap,anlg_tx_pre_emp_switching_ctrl_1st_post_tap,anlg_tx_pre_emp_sign_2nd_post_tap,anlg_tx_pre_emp_switching_ctrl_2nd_post_tap,anlg_tx_slew_rate_ctrl,anlg_tx_compensation_en,anlg_tx_term_sel,anlg_enable_rx_default_ovr,anlg_rx_one_stage_enable,anlg_rx_eq_dc_gain_trim,anlg_rx_adp_ctle_acgain_4s,anlg_rx_adp_ctle_eqz_1s_sel,anlg_rx_adp_vga_sel,anlg_rx_adp_dfe_fxtap1,anlg_rx_adp_dfe_fxtap2,anlg_rx_adp_dfe_fxtap3,anlg_rx_adp_dfe_fxtap4,anlg_rx_adp_dfe_fxtap5,anlg_rx_adp_dfe_fxtap6,anlg_rx_adp_dfe_fxtap7,anlg_rx_adp_dfe_fxtap8,anlg_rx_adp_dfe_fxtap9,anlg_rx_adp_dfe_fxtap10,anlg_rx_adp_dfe_fxtap11,anlg_rx_term_sel" />
  <parameter name="hssi_pipe_gen3_mode" value="pipe_g3" />
  <parameter name="std_rx_byte_deser_mode" value="Deserialize x4" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="pma_adapt_adp_dfe_bw" value="radp_dfe_bw_3" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter
     name="rcfg_param_vals1"
     value="1_0V,sr,user_mode,basic_std_rm,basic,duplex,8,5000,0,0,0,1,0,0,delay1_path0,one_ff_delay,delay2_path0,pma_pcs,Auto,1,2,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,125.000,1000,manual,disabled,3,0,0,0,0,0,0,0,0,1,1,1,0,0,0,0,10,0,0,0,0,register_fifo,register_fifo,0,0,0,0,Serialize x2,Deserialize x2,1,1,1,basic (single width),0,0,0,0,Bypass,0,0,synchronous state machine,10,380,3,16,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,1,1,1,1,40,40,0,0,Phase compensation,11,2,0,0,0,0,0,Phase compensation,23,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2048,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10G,0,1,0,0,0,8,0,user_custom,0,0,fir_pre_1t_neg,0,fir_pre_2t_neg,0,fir_post_1t_neg,0,fir_post_2t_neg,0,slew_r7,enable,r_r1,0,s1_mode,stg2_gain7,radp_ctle_acgain_4s_1,radp_ctle_eqz_1s_sel_3,radp_vga_sel_2,radp_dfe_fxtap1_0,radp_dfe_fxtap2_0,radp_dfe_fxtap3_0,radp_dfe_fxtap4_0,radp_dfe_fxtap5_0,radp_dfe_fxtap6_0,radp_dfe_fxtap7_0,radp_dfe_fxtap8_0,radp_dfe_fxtap9_0,radp_dfe_fxtap10_0,radp_dfe_fxtap11_0,r_r1" />
  <parameter name="pma_tx_buf_swing_level" value="lv" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="cdr_pll_power_mode" value="mid_power" />
  <parameter name="pma_rx_buf_cdrclk_to_cgb" value="cdrclk_2cgb_dis" />
  <parameter
     name="hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass"
     value="dec_64b66b_rxsm_bypass_en" />
  <parameter name="hssi_10g_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enable_port_tx_std_bitslipboundarysel" value="0" />
  <parameter name="pma_rx_deser_sdclk_enable" value="true" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="l_pll_settings_key" value="100.000000" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control"
     value="uhsif_dft_dz_det_val_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion"
     value="rx_dyn_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_inclk4_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="pma_cgb_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="enable_port_rx_seriallpbken" value="0" />
  <parameter name="pma_rx_buf_datarate" value="5000000000 bps" />
  <parameter name="pma_rx_dfe_oc_sa_d1c0" value="0" />
  <parameter name="hssi_8g_rx_pcs_sup_mode" value="user_mode" />
  <parameter
     name="hssi_krfec_tx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_loop_filter_bias_select" value="lpflt_bias_7" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_sync" value="enum_sync_default" />
  <parameter name="enable_pcs_dir" value="0" />
  <parameter name="l_anlg_tx_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter name="pma_adapt_adp_bist_odi_dfe_sel" value="radp_bist_odi_dfe_sel_0" />
  <parameter name="pma_tx_buf_xtx_path_pma_tx_divclk_hz" value="500000000" />
  <parameter name="hssi_krfec_tx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_uhsif_tx_clk_hz"
     value="0" />
  <parameter name="pma_adapt_adp_vref_en" value="radp_vref_enable" />
  <parameter name="pma_adapt_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="enable_port_rx_enh_bitslip" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value"
     value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="pma_rx_buf_rx_atb_select" value="atb_disable" />
  <parameter name="enable_port_tx_pma_qpipullup" value="0" />
  <parameter name="hssi_10g_rx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="plls" value="2" />
  <parameter name="adme_data_rate" value="5000000000" />
  <parameter
     name="hssi_common_pld_pcs_interface_pcs_testbus_block_sel"
     value="pma_if" />
  <parameter name="pma_adapt_adp_1s_ctle_bypass" value="radp_1s_ctle_bypass_0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_clken" value="frmgen_clk_dis" />
  <parameter name="cdr_pll_iqclk_mux_sel" value="power_down" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_compensation"
     value="en_compensation" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="enable_pcie_dfe_ip" value="false" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_10g_rx_pcs_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g12" value="5" />
  <parameter name="pma_rx_buf_xrx_path_pma_rx_divclk_hz" value="500000000" />
  <parameter name="hssi_gen3_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="pma_cdr_refclk_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_compensation"
     value="en_compensation" />
  <parameter name="pma_rx_sd_sd_pdb" value="sd_on" />
  <parameter
     name="hssi_8g_tx_pcs_clock_observation_in_pld_core"
     value="internal_refclk_b" />
  <parameter name="hssi_10g_rx_pcs_stretch_num_stages" value="zero_stage" />
  <parameter name="hssi_8g_tx_pcs_txpcs_urst" value="en_txpcs_urst" />
  <parameter name="l_rcfg_datapath_message" value="0" />
  <parameter name="pma_tx_ser_control_clk_divtx" value="no_dft_control_clkdivtx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_pipe_gen3_sup_mode" value="user_mode" />
  <parameter
     name="hssi_8g_rx_pcs_force_signal_detect"
     value="en_force_signal_detect" />
  <parameter name="pma_rx_dfe_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_advanced_user_mode_rx"
     value="disable" />
  <parameter name="hssi_8g_tx_pcs_refclk_b_clk_sel" value="tx_pma_clock" />
  <parameter name="hssi_rx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_b_val" value="0" />
  <parameter name="enable_port_rx_pma_div_clkout" value="0" />
  <parameter
     name="rcfg_param_vals0"
     value="1_0V,sr,user_mode,pipe_g3,basic,duplex,8,5000,0,0,0,1,0,0,delay1_path0,one_ff_delay,delay2_path0,pma_pcs,Auto,1,2,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,125.000,1000,manual,disabled,3,0,0,0,0,0,0,0,0,1,1,1,0,0,0,0,10,0,1,1,0,register_fifo,register_fifo,0,0,0,0,Serialize x4,Deserialize x4,1,1,1,pipe,192892,855683,0,0,600 ppm,0,0,synchronous state machine,10,380,3,16,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,1,1,1,1,40,40,0,0,Phase compensation,11,2,0,0,0,0,0,Phase compensation,23,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2048,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10G,0,1,0,0,0,8,0,user_custom,0,0,fir_pre_1t_neg,0,fir_pre_2t_neg,0,fir_post_1t_neg,0,fir_post_2t_neg,0,slew_r7,enable,r_r1,0,s1_mode,stg2_gain7,radp_ctle_acgain_4s_1,radp_ctle_eqz_1s_sel_3,radp_vga_sel_2,radp_dfe_fxtap1_0,radp_dfe_fxtap2_0,radp_dfe_fxtap3_0,radp_dfe_fxtap4_0,radp_dfe_fxtap5_0,radp_dfe_fxtap6_0,radp_dfe_fxtap7_0,radp_dfe_fxtap8_0,radp_dfe_fxtap9_0,radp_dfe_fxtap10_0,radp_dfe_fxtap11_0,r_r1" />
  <parameter name="l_tx_pld_pcs_width" value="40" />
  <parameter name="hssi_8g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="pma_rx_sd_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_rx_pcs_phase_compensation_fifo" value="register_fifo" />
  <parameter
     name="pma_adapt_adp_ctle_sweep_direction"
     value="radp_ctle_sweep_direction_1" />
  <parameter name="hssi_10g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter
     name="pma_tx_buf_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="std_rx_bitrev_enable" value="0" />
  <parameter name="hssi_krfec_tx_pcs_burst_err_len" value="burst_err_len1" />
  <parameter name="hssi_10g_rx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_rx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_det_buckets"
     value="ppm_300_bucket" />
  <parameter name="enable_enh" value="0" />
  <parameter name="pma_rx_odi_clk_dcd_bypass" value="no_bypass" />
  <parameter name="hssi_gen3_tx_pcs_mode" value="gen3_func" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pma_rx_clk_hz"
     value="500000000" />
  <parameter name="pma_rx_buf_act_isource_disable" value="isrc_en" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_p" value="0" />
  <parameter name="hssi_10g_rx_pcs_fast_path" value="fast_path_en" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_cycle_window"
     value="radp_ctle_adapt_cycle_window_7" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_n" value="sa_os_cal_in_0" />
  <parameter name="enable_port_rx_pma_clkout" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter
     name="hssi_rx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="enable_advanced_upi_options" value="0" />
  <parameter name="l_enable_reve_support" value="1" />
  <parameter name="pma_rx_buf_xrx_path_analog_mode" value="user_custom" />
  <parameter
     name="hssi_10g_tx_pcs_fifo_double_write"
     value="fifo_double_write_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_cnt_rst"
     value="ppm_cnt_rst_dis" />
  <parameter name="pma_rx_buf_vga_bandwidth_select" value="vga_bw_1" />
  <parameter name="pma_speedgrade" value="e2" />
  <parameter name="pma_rx_buf_power_rail_eht" value="0" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="cdr_pll_clklow_mux_select" value="clklow_mux_cdr_fbclk" />
  <parameter name="pma_rx_dfe_pdb_fxtap4t7" value="fxtap4t7_powerdown" />
  <parameter name="hssi_8g_rx_pcs_sync_sm_idle_eios" value="en_syncsm_idle" />
  <parameter name="pma_rx_deser_deser_factor" value="10" />
  <parameter
     name="hssi_common_pcs_pma_interface_ctrl_plane_bonding"
     value="ctrl_master" />
  <parameter name="pma_adapt_adp_vref_bypass" value="radp_vref_bypass_0" />
  <parameter name="pma_rx_buf_xrx_path_jtag_hys" value="hys_increase_disable" />
  <parameter name="cdr_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hip_en" value="enable" />
  <parameter name="pma_adapt_adp_dfe_fxtap9_sgn" value="radp_dfe_fxtap9_sgn_0" />
  <parameter name="hssi_tx_pld_pcs_interface_pcs_tx_clk_source" value="eightg" />
  <parameter
     name="pma_adapt_adp_bist_datapath_en"
     value="radp_bist_datapath_disable" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_iei" value="dis_eidle_iei" />
  <parameter name="std_tx_8b10b_enable" value="1" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_start_thres"
     value="pipe_rm_start_thres" />
  <parameter name="pma_adapt_odi_dfe_spec_en" value="rodi_dfe_spec_en_0" />
  <parameter name="hssi_8g_rx_pcs_ibm_invalid_code" value="dis_ibm_invalid_code" />
  <parameter name="enable_port_tx_enh_fifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel"
     value="one_ff_delay" />
  <parameter name="cdr_pll_diag_loopback_enable" value="false" />
  <parameter name="hssi_tx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="cdr_pll_f_min_pfd" value="50000000 Hz" />
  <parameter name="pma_adapt_adp_vref_vga_level" value="radp_vref_vga_level_13" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_e_val" value="0" />
  <parameter name="pma_rx_buf_xrx_path_datarate" value="5000000000 bps" />
  <parameter name="anlg_tx_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="pma_adapt_adp_dfe_fxtap6_sgn" value="radp_dfe_fxtap6_sgn_0" />
  <parameter name="std_pcs_pma_width" value="10" />
  <parameter name="pma_rx_buf_xrx_path_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="pma_tx_buf_cdr_cp_calibration_en" value="cdr_cp_cal_disable" />
  <parameter name="cdr_pll_lf_resistor_pfd" value="lf_pfd_setting3" />
  <parameter name="pma_rx_buf_pm_tx_rx_cvp_mode" value="cvp_off" />
  <parameter
     name="hssi_krfec_rx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_empty" value="empty_default" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal_status" value="uc_rx_dfe_cal_notdone" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_loc" value="disable" />
  <parameter name="pma_tx_buf_uc_dcd_cal" value="uc_dcd_cal_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter name="hssi_common_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rx_clk2" value="tx_pma_clock_clk2" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="pma_adapt_adp_vref_bw" value="radp_vref_bw_1" />
  <parameter name="cdr_pll_set_cdr_vco_speed_fix" value="117" />
  <parameter name="hssi_10g_tx_pcs_frmgen_mfrm_length" value="2048" />
  <parameter name="pma_rx_buf_input_vcm_sel" value="high_vcm" />
  <parameter name="hssi_rx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="enable_ports_pipe_sw" value="1" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="hssi_8g_rx_pcs_eightb_tenb_decoder" value="en_8b10b_ibm" />
  <parameter name="hssi_10g_rx_pcs_blksync_bypass" value="blksync_bypass_en" />
  <parameter name="pma_rx_sd_prot_mode" value="pcie_gen3_rx" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pfull" value="11" />
  <parameter name="l_std_tx_word_width" value="8" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_idwidth" value="width_64" />
  <parameter name="set_pcs_bonding_master" value="Auto" />
  <parameter name="pma_adapt_adp_vref_dfe_spec_en" value="radp_vref_dfe_spec_en_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_fifo_mode_rx" value="fifo_rx" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_pipeln" value="tx_sm_pipeln_en" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="pma_cgb_xn_clock_source_sel" value="sel_xn_up" />
  <parameter name="enable_port_rx_enh_fifo_empty" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_prot_mode_tx"
     value="eightg_g3_pcie_g3_hip_mode_tx" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mask" value="prbsmask128" />
  <parameter name="hssi_common_pcs_pma_interface_ppm_gen1_2_cnt" value="cnt_32k" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_cp_cal"
     value="dcd_cp_cal_disable" />
  <parameter name="enh_rxfifo_pempty" value="2" />
  <parameter name="enable_physical_bonding_clocks" value="0" />
  <parameter name="pma_tx_buf_datarate" value="5000000000 bps" />
  <parameter name="enable_ports_rx_manual_ppm" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_rx_deser_rst_n_adapt_odi" value="no_rst_adapt_odi" />
  <parameter name="anlg_rx_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="hssi_krfec_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="anlg_rx_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="cdr_pll_disable_up_dn" value="true" />
  <parameter name="anlg_rx_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_d_val" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="hssi_krfec_rx_pcs_error_marking_en" value="err_mark_dis" />
  <parameter name="hssi_krfec_tx_pcs_tx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_crcchk_bypass" value="crcchk_bypass_en" />
  <parameter name="pma_adapt_adp_ctle_adapt_bw" value="radp_ctle_adapt_bw_3" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="pma_tx_ser_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_tx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_8g_rx_pcs_rx_wr_clk" value="txfifo_rd_clk" />
  <parameter name="cdr_pll_enable_idle_rx_channel_support" value="false" />
  <parameter name="rx_enable" value="1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_xtx_path_calibration_en" value="false" />
  <parameter name="enable_port_rx_enh_fifo_del" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="hssi_10g_rx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="cdr_pll_reference_clock_frequency" value="100000000 hz" />
  <parameter name="cdr_pll_f_max_cmu_out_freq" value="1" />
  <parameter name="enh_rx_krfec_err_mark_type" value="10G" />
  <parameter name="hssi_common_pcs_pma_interface_ppmsel" value="ppmsel_300" />
  <parameter name="hssi_10g_tx_pcs_gbred_clken" value="gbred_clk_dis" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_fastpath" value="fastpath_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap8_sgn" value="radp_dfe_fxtap8_sgn_0" />
  <parameter name="hssi_8g_rx_pcs_wait_cnt" value="0" />
  <parameter name="std_rx_word_aligner_rvnumber" value="0" />
  <parameter name="cdr_pll_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="hssi_10g_tx_pcs_dv_bond" value="dv_bond_dis" />
  <parameter name="hssi_8g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_blksync_clken" value="blksync_clk_dis" />
  <parameter name="hssi_10g_rx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter name="hssi_10g_rx_pcs_rx_signal_ok_sel" value="synchronized_ver" />
  <parameter name="cdr_pll_uc_ro_cal_status" value="uc_ro_cal_notdone" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_gearbox" value="enable" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter name="cdr_pll_f_min_ref" value="50000000 Hz" />
  <parameter name="pma_cgb_tx_ucontrol_pcie" value="gen1" />
  <parameter name="enh_low_latency_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_reconfig_settings" value="{}" />
  <parameter name="enh_tx_crcerr_enable" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_lpbk_en" value="lpbk_dis" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g3" value="5" />
  <parameter name="hssi_krfec_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_rand_clken" value="rand_clk_dis" />
  <parameter name="pcs_speedgrade" value="e2" />
  <parameter name="pma_adapt_adp_dfe_fxtap7_sgn" value="radp_dfe_fxtap7_sgn_0" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="std_tx_bitrev_enable" value="0" />
  <parameter name="cdr_pll_chgpmp_current_pd" value="cp_current_pd_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_cdr_eidle"
     value="dis_cdr_eidle_clk_gating" />
  <parameter name="pma_adapt_adp_vref_cycle" value="radp_vref_cycle_6" />
  <parameter name="hssi_gen3_tx_pcs_reverse_lpbk" value="rev_lpbk_en" />
  <parameter name="pma_cgb_dprio_cgb_vreg_boost" value="no_voltage_boost" />
  <parameter name="pma_rx_dfe_atb_select" value="atb_disable" />
  <parameter name="pma_rx_dfe_power_mode" value="mid_power" />
  <parameter name="cdr_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_clk_sel" value="tx_pma_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="pma_rx_deser_clkdiv_source" value="vco_bypass_normal" />
  <parameter name="hssi_8g_rx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="std_tx_polinv_enable" value="0" />
  <parameter name="hssi_fifo_tx_pcs_double_write_mode" value="double_write_dis" />
  <parameter name="cdr_pll_chgpmp_current_pfd" value="cp_current_pfd_setting1" />
  <parameter
     name="hssi_gen3_rx_pcs_rx_ins_del_one_skip"
     value="ins_del_one_skip_en" />
  <parameter name="hssi_10g_rx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="hssi_common_pcs_pma_interface_pc_rst_counter" value="23" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk"
     value="en_dw_pc_wrclk_gating" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value"
     value="0" />
  <parameter name="pma_tx_buf_slew_rate_ctrl" value="slew_r5" />
  <parameter name="enable_port_rx_std_pcfifo_empty" value="0" />
  <parameter name="pma_rx_buf_vcm_current_add" value="vcm_current_default" />
  <parameter name="cdr_pll_chgpmp_current_up_pd" value="cp_current_pd_up_setting4" />
  <parameter
     name="pma_adapt_adp_ctle_vref_polarity"
     value="radp_ctle_vref_polarity_0" />
  <parameter name="std_rx_8b10b_enable" value="1" />
  <parameter name="enable_port_rx_enh_frame_diag_status" value="0" />
  <parameter name="pma_cdr_refclk_xpm_iqref_mux_iqclk_sel" value="power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="enh_pld_pcs_width" value="40" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter
     name="cdr_pll_chgpmp_dn_pd_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_8g_rx_pcs_auto_error_replacement" value="en_err_replace" />
  <parameter
     name="hssi_rx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_tx_buf_prot_mode" value="pcie_gen3_tx" />
  <parameter name="enable_port_rx_analog_reset_ack" value="0" />
  <parameter
     name="hssi_10g_rx_pcs_ber_bit_err_total_cnt"
     value="bit_err_total_cnt_10g" />
  <parameter name="pma_tx_buf_duty_cycle_cp_comp_en" value="cp_comp_off" />
  <parameter name="pma_tx_buf_initial_settings" value="true" />
  <parameter name="enable_hip" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_cdr_control" value="en_cdr_ctrl" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_d_val" value="0" />
  <parameter name="cdr_pll_f_max_m_counter" value="1" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_sw_wa" value="dis_sw_wa_clk_gating" />
  <parameter name="cdr_pll_tx_pll_prot_mode" value="txpll_unused" />
  <parameter
     name="pma_tx_buf_chgpmp_dn_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_tx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter name="enable_port_rx_enh_highber_clr_cnt" value="0" />
  <parameter name="hssi_krfec_tx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_polarity" value="dont_care_both_pol" />
  <parameter name="hssi_8g_rx_pcs_wa_boundary_lock_ctrl" value="sync_sm" />
  <parameter
     name="pma_adapt_adp_control_mux_bypass"
     value="radp_control_mux_bypass_0" />
  <parameter name="enh_txfifo_pfull" value="11" />
  <parameter name="pma_tx_buf_user_fir_coeff_ctrl_sel" value="dynamic_ctl" />
  <parameter
     name="pma_adapt_adp_ctle_force_spec_sign"
     value="radp_ctle_force_spec_sign_0" />
  <parameter name="pma_adapt_adp_frame_capture" value="radp_frame_capture_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pma_tx_clk_hz"
     value="500000000" />
  <parameter name="hssi_pipe_gen1_2_hip_mode" value="en_hip" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pempty" value="2" />
  <parameter name="hssi_8g_tx_pcs_force_echar" value="dis_force_echar" />
  <parameter
     name="hssi_pipe_gen1_2_pipe_byte_de_serializer_en"
     value="dont_care_bds" />
  <parameter
     name="pma_tx_buf_chgpmp_up_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_tx_buf_optimal" value="true" />
  <parameter name="pma_adapt_adp_vref_sel" value="radp_vref_sel_21" />
  <parameter name="pma_adapt_adp_frame_odi_sel" value="radp_frame_odi_sel_0" />
  <parameter name="enable_port_tx_enh_frame_diag_status" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_rx_odi_phase_steps_64_vs_128" value="phase_steps_64" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel"
     value="eightg_clk_out" />
  <parameter
     name="pma_tx_buf_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="cdr_pll_bw_sel" value="medium" />
  <parameter name="device" value="Unknown" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel"
     value="eightg_clk_out" />
  <parameter name="enh_tx_frmgen_mfrm_length" value="2048" />
  <parameter name="hssi_10g_rx_pcs_rd_clk_sel" value="rd_rx_pld_clk" />
  <parameter
     name="hssi_common_pcs_pma_interface_ph_fifo_reg_mode"
     value="phfifo_reg_mode_en" />
  <parameter name="hssi_8g_rx_pcs_prot_mode" value="pipe_g3" />
  <parameter name="hssi_10g_rx_pcs_master_clk_sel" value="master_rx_pma_clk" />
  <parameter name="pma_tx_buf_dft_sel" value="dft_disabled" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl"
     value="delay1_path0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_clken" value="dispgen_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_sqwgen_clken" value="sqwgen_clk_dis" />
  <parameter name="pma_adapt_adp_vga_sel" value="radp_vga_sel_4" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp"
     value="true" />
  <parameter name="hssi_common_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="pma_rx_dfe_sel_fltapstep_dec" value="fltap_step_no_dec" />
  <parameter
     name="hssi_8g_rx_pcs_wa_det_latency_sync_status_beh"
     value="dont_care_assert_sync" />
  <parameter
     name="pma_rx_buf_offset_cancellation_coarse"
     value="coarse_setting_00" />
  <parameter name="hssi_10g_tx_pcs_dispgen_bypass" value="dispgen_bypass_en" />
  <parameter name="set_cdr_refclk_freq" value="100.000000" />
  <parameter name="hssi_gen3_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_dispgen_pipeln" value="dispgen_pipeln_dis" />
  <parameter name="set_capability_reg_enable" value="0" />
  <parameter name="hssi_8g_rx_pcs_test_bus_sel" value="tx_testbus" />
  <parameter name="pma_tx_buf_xtx_path_gt_enabled" value="disable" />
  <parameter
     name="pma_adapt_adp_dfe_force_spec_sign"
     value="radp_dfe_force_spec_sign_0" />
  <parameter name="hssi_common_pcs_pma_interface_pma_done_counter" value="175000" />
  <parameter name="set_csr_soft_logic_enable" value="0" />
  <parameter name="hssi_krfec_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_iface_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_fiford" value="dis_fiford_clk_gating" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen" value="non_pcie" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_cnt" value="1" />
  <parameter name="pma_rx_deser_optimal" value="true" />
  <parameter name="hssi_gen3_rx_pcs_block_sync" value="enable_block_sync" />
  <parameter name="anlg_rx_term_sel" value="r_r1" />
  <parameter name="pma_adapt_adp_frame_en" value="radp_frame_en_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_g3_prot_mode" value="pipe_g3" />
  <parameter name="std_rx_word_aligner_rgnumber" value="15" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode" value="rx" />
  <parameter name="hssi_fifo_rx_pcs_double_read_mode" value="double_read_dis" />
  <parameter name="hssi_10g_tx_pcs_gb_pipeln_bypass" value="disable" />
  <parameter name="pma_adapt_adp_dfe_mode" value="radp_dfe_mode_4" />
  <parameter name="hssi_krfec_rx_pcs_low_latency_en" value="disable" />
  <parameter name="rx_ppm_detect_threshold" value="300" />
  <parameter name="hssi_common_pcs_pma_interface_free_run_clk_enable" value="true" />
  <parameter name="hssi_10g_rx_pcs_fifo_double_read" value="fifo_double_read_dis" />
  <parameter name="hssi_10g_rx_pcs_dft_clk_out_sel" value="rx_master_clk" />
  <parameter
     name="hssi_10g_tx_pcs_distdwn_bypass_pipeln"
     value="distdwn_bypass_pipeln_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh"
     value="uhsif_dzt_cnt_thr_2" />
  <parameter name="bonded_mode" value="pma_pcs" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_type" value="bitslip_comb" />
  <parameter name="hssi_8g_rx_pcs_gen3_rx_clk_sel" value="rcvd_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_hiber" value="rx_sm_hiber_en" />
  <parameter name="pma_rx_dfe_oc_sa_c270" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_rd"
     value="dis_sw_rm_rdclk_gating" />
  <parameter name="pma_cgb_bonding_reset_enable" value="disallow_bonding_reset" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_prot_mode_tx"
     value="eightg_and_g3_reg_mode_hip_tx" />
  <parameter name="pma_adapt_adp_bist_spec_en" value="radp_bist_spec_en_0" />
  <parameter name="enable_calibration" value="1" />
  <parameter name="enable_port_tx_pma_txdetectrx" value="0" />
  <parameter name="hssi_10g_tx_pcs_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value"
     value="0" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_sa_cal"
     value="dcd_sa_cal_disable" />
  <parameter name="pma_tx_buf_compensation_en" value="enable" />
  <parameter name="hssi_common_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="l_std_data_mask_count_multi" value="1" />
  <parameter name="hssi_10g_rx_pcs_rdfifo_clken" value="rdfifo_clk_dis" />
  <parameter name="std_tx_byte_ser_mode" value="Serialize x4" />
  <parameter name="hssi_8g_tx_pcs_prot_mode" value="pipe_g3" />
  <parameter
     name="pma_adapt_adp_dfe_vref_polarity"
     value="radp_dfe_vref_polarity_0" />
  <parameter name="pma_rx_dfe_oc_sa_d1c180" value="0" />
  <parameter name="pma_tx_ser_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_tx_powerdown" value="normal_tx_on" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter name="hssi_10g_rx_pcs_rx_scrm_width" value="bit64" />
  <parameter
     name="pma_adapt_adp_vga_sweep_direction"
     value="radp_vga_sweep_direction_1" />
  <parameter name="cdr_pll_lck2ref_delay_control" value="lck2ref_delay_2" />
  <parameter name="cdr_pll_n_counter" value="1" />
  <parameter name="pma_rx_buf_optimal" value="true" />
  <parameter name="pma_rx_sd_sd_threshold" value="sdlv_3" />
  <parameter name="cdr_pll_cdr_odi_select" value="sel_cdr" />
  <parameter name="std_rx_word_aligner_renumber" value="16" />
  <parameter name="channels" value="8" />
  <parameter name="pma_adapt_adp_ctle_window" value="radp_ctle_window_0" />
  <parameter name="hssi_gen3_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mode" value="teng_mode" />
  <parameter name="pma_rx_odi_monitor_bw_sel" value="bw_1" />
  <parameter name="pma_rx_buf_prot_mode" value="pcie_gen3_rx" />
  <parameter name="std_rx_word_aligner_pattern_len" value="10" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en"
     value="delay2_clk_disable" />
  <parameter name="hssi_10g_tx_pcs_dft_clk_out_sel" value="tx_master_clk" />
  <parameter name="hssi_8g_tx_pcs_auto_speed_nego_gen2" value="dis_asn_g2" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_ltr" value="false" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_e_val" value="0" />
  <parameter name="cdr_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_rd" value="n_rd_empty" />
  <parameter
     name="l_pll_settings"
     value="333.333333 {refclk 333.333333 m 15 n 1 lpfd 1 lpd 2 fvco 5000.0} 312.500000 {refclk 312.500000 m 16 n 1 lpfd 1 lpd 2 fvco 5000.0} 294.117647 {refclk 294.117647 m 17 n 1 lpfd 1 lpd 2 fvco 5000.0} 277.777778 {refclk 277.777778 m 18 n 1 lpfd 1 lpd 2 fvco 5000.0} 263.157895 {refclk 263.157895 m 19 n 1 lpfd 1 lpd 2 fvco 5000.0} 250.000000 {refclk 250.000000 m 20 n 1 lpfd 1 lpd 2 fvco 5000.0} 238.095238 {refclk 238.095238 m 21 n 1 lpfd 1 lpd 2 fvco 5000.0} 227.272727 {refclk 227.272727 m 22 n 1 lpfd 1 lpd 2 fvco 5000.0} 217.391304 {refclk 217.391304 m 23 n 1 lpfd 1 lpd 2 fvco 5000.0} 208.333333 {refclk 208.333333 m 24 n 1 lpfd 1 lpd 2 fvco 5000.0} 200.000000 {refclk 200.000000 m 25 n 1 lpfd 1 lpd 2 fvco 5000.0} 192.307692 {refclk 192.307692 m 26 n 1 lpfd 1 lpd 2 fvco 5000.0} 185.185185 {refclk 185.185185 m 27 n 1 lpfd 1 lpd 2 fvco 5000.0} 178.571429 {refclk 178.571429 m 28 n 1 lpfd 1 lpd 2 fvco 5000.0} 172.413793 {refclk 172.413793 m 29 n 1 lpfd 1 lpd 2 fvco 5000.0} 166.666667 {refclk 166.666667 m 30 n 1 lpfd 1 lpd 2 fvco 5000.0} 161.290323 {refclk 161.290323 m 31 n 1 lpfd 1 lpd 2 fvco 5000.0} 156.250000 {refclk 156.250000 m 32 n 1 lpfd 1 lpd 2 fvco 5000.0} 151.515152 {refclk 151.515152 m 33 n 1 lpfd 1 lpd 2 fvco 5000.0} 147.058824 {refclk 147.058824 m 34 n 1 lpfd 1 lpd 2 fvco 5000.0} 142.857143 {refclk 142.857143 m 35 n 1 lpfd 1 lpd 2 fvco 5000.0} 138.888889 {refclk 138.888889 m 36 n 1 lpfd 1 lpd 2 fvco 5000.0} 135.135135 {refclk 135.135135 m 37 n 1 lpfd 1 lpd 2 fvco 5000.0} 131.578947 {refclk 131.578947 m 38 n 1 lpfd 1 lpd 2 fvco 5000.0} 128.205128 {refclk 128.205128 m 39 n 1 lpfd 1 lpd 2 fvco 5000.0} 125.000000 {refclk 125.000000 m 40 n 1 lpfd 1 lpd 2 fvco 5000.0} 121.951220 {refclk 121.951220 m 41 n 1 lpfd 1 lpd 2 fvco 5000.0} 119.047619 {refclk 119.047619 m 42 n 1 lpfd 1 lpd 2 fvco 5000.0} 116.279070 {refclk 116.279070 m 43 n 1 lpfd 1 lpd 2 fvco 5000.0} 113.636364 {refclk 113.636364 m 44 n 1 lpfd 1 lpd 2 fvco 5000.0} 111.111111 {refclk 111.111111 m 45 n 1 lpfd 1 lpd 2 fvco 5000.0} 108.695652 {refclk 108.695652 m 46 n 1 lpfd 1 lpd 2 fvco 5000.0} 106.382979 {refclk 106.382979 m 47 n 1 lpfd 1 lpd 2 fvco 5000.0} 104.166667 {refclk 104.166667 m 48 n 1 lpfd 1 lpd 2 fvco 5000.0} 102.040816 {refclk 102.040816 m 49 n 1 lpfd 1 lpd 2 fvco 5000.0} 100.000000 {refclk 100.000000 m 50 n 1 lpfd 1 lpd 2 fvco 5000.0} 98.039216 {refclk 98.039216 m 51 n 1 lpfd 1 lpd 2 fvco 5000.0} 96.153846 {refclk 96.153846 m 52 n 1 lpfd 1 lpd 2 fvco 5000.0} 94.339623 {refclk 94.339623 m 53 n 1 lpfd 1 lpd 2 fvco 5000.0} 92.592593 {refclk 92.592593 m 54 n 1 lpfd 1 lpd 2 fvco 5000.0} 90.909091 {refclk 90.909091 m 55 n 1 lpfd 1 lpd 2 fvco 5000.0} 89.285714 {refclk 89.285714 m 56 n 1 lpfd 1 lpd 2 fvco 5000.0} 87.719298 {refclk 87.719298 m 57 n 1 lpfd 1 lpd 2 fvco 5000.0} 86.206897 {refclk 86.206897 m 58 n 1 lpfd 1 lpd 2 fvco 5000.0} 84.745763 {refclk 84.745763 m 59 n 1 lpfd 1 lpd 2 fvco 5000.0} 83.333333 {refclk 83.333333 m 60 n 1 lpfd 1 lpd 2 fvco 5000.0} 81.967213 {refclk 81.967213 m 61 n 1 lpfd 1 lpd 2 fvco 5000.0} 80.645161 {refclk 80.645161 m 62 n 1 lpfd 1 lpd 2 fvco 5000.0} 79.365079 {refclk 79.365079 m 63 n 1 lpfd 1 lpd 2 fvco 5000.0} 78.125000 {refclk 78.125000 m 64 n 1 lpfd 1 lpd 2 fvco 5000.0} 76.923077 {refclk 76.923077 m 65 n 1 lpfd 1 lpd 2 fvco 5000.0} 75.757576 {refclk 75.757576 m 66 n 1 lpfd 1 lpd 2 fvco 5000.0} 74.626866 {refclk 74.626866 m 67 n 1 lpfd 1 lpd 2 fvco 5000.0} 73.529412 {refclk 73.529412 m 68 n 1 lpfd 1 lpd 2 fvco 5000.0} 72.463768 {refclk 72.463768 m 69 n 1 lpfd 1 lpd 2 fvco 5000.0} 71.428571 {refclk 71.428571 m 70 n 1 lpfd 1 lpd 2 fvco 5000.0} 70.422535 {refclk 70.422535 m 71 n 1 lpfd 1 lpd 2 fvco 5000.0} 69.444444 {refclk 69.444444 m 72 n 1 lpfd 1 lpd 2 fvco 5000.0} 68.493151 {refclk 68.493151 m 73 n 1 lpfd 1 lpd 2 fvco 5000.0} 67.567568 {refclk 67.567568 m 74 n 1 lpfd 1 lpd 2 fvco 5000.0} 66.666667 {refclk 66.666667 m 75 n 1 lpfd 1 lpd 2 fvco 5000.0} 65.789474 {refclk 65.789474 m 76 n 1 lpfd 1 lpd 2 fvco 5000.0} 64.935065 {refclk 64.935065 m 77 n 1 lpfd 1 lpd 2 fvco 5000.0} 64.102564 {refclk 64.102564 m 78 n 1 lpfd 1 lpd 2 fvco 5000.0} 63.291139 {refclk 63.291139 m 79 n 1 lpfd 1 lpd 2 fvco 5000.0} 62.500000 {refclk 62.500000 m 80 n 1 lpfd 1 lpd 2 fvco 5000.0} 61.728395 {refclk 61.728395 m 81 n 1 lpfd 1 lpd 2 fvco 5000.0} 60.975610 {refclk 60.975610 m 82 n 1 lpfd 1 lpd 2 fvco 5000.0} 60.240964 {refclk 60.240964 m 83 n 1 lpfd 1 lpd 2 fvco 5000.0} 59.523810 {refclk 59.523810 m 84 n 1 lpfd 1 lpd 2 fvco 5000.0} 58.823529 {refclk 58.823529 m 85 n 1 lpfd 1 lpd 2 fvco 5000.0} 58.139535 {refclk 58.139535 m 86 n 1 lpfd 1 lpd 2 fvco 5000.0} 57.471264 {refclk 57.471264 m 87 n 1 lpfd 1 lpd 2 fvco 5000.0} 56.818182 {refclk 56.818182 m 88 n 1 lpfd 1 lpd 2 fvco 5000.0} 56.179775 {refclk 56.179775 m 89 n 1 lpfd 1 lpd 2 fvco 5000.0} 55.555556 {refclk 55.555556 m 90 n 1 lpfd 1 lpd 2 fvco 5000.0} 54.945055 {refclk 54.945055 m 91 n 1 lpfd 1 lpd 2 fvco 5000.0} 54.347826 {refclk 54.347826 m 92 n 1 lpfd 1 lpd 2 fvco 5000.0} 53.763441 {refclk 53.763441 m 93 n 1 lpfd 1 lpd 2 fvco 5000.0} 53.191489 {refclk 53.191489 m 94 n 1 lpfd 1 lpd 2 fvco 5000.0} 52.631579 {refclk 52.631579 m 95 n 1 lpfd 1 lpd 2 fvco 5000.0} 52.083333 {refclk 52.083333 m 96 n 1 lpfd 1 lpd 2 fvco 5000.0} 51.546392 {refclk 51.546392 m 97 n 1 lpfd 1 lpd 2 fvco 5000.0} 51.020408 {refclk 51.020408 m 98 n 1 lpfd 1 lpd 2 fvco 5000.0} 50.505051 {refclk 50.505051 m 99 n 1 lpfd 1 lpd 2 fvco 5000.0} 50.000000 {refclk 50.000000 m 100 n 1 lpfd 1 lpd 2 fvco 5000.0} allowed_ranges {50.000000 50.505051 51.020408 51.546392 52.083333 52.631579 53.191489 53.763441 54.347826 54.945055 55.555556 56.179775 56.818182 57.471264 58.139535 58.823529 59.523810 60.240964 60.975610 61.728395 62.500000 63.291139 64.102564 64.935065 65.789474 66.666667 67.567568 68.493151 69.444444 70.422535 71.428571 72.463768 73.529412 74.626866 75.757576 76.923077 78.125000 79.365079 80.645161 81.967213 83.333333 84.745763 86.206897 87.719298 89.285714 90.909091 92.592593 94.339623 96.153846 98.039216 100.000000 102.040816 104.166667 106.382979 108.695652 111.111111 113.636364 116.279070 119.047619 121.951220 125.000000 128.205128 131.578947 135.135135 138.888889 142.857143 147.058824 151.515152 156.250000 161.290323 166.666667 172.413793 178.571429 185.185185 192.307692 200.000000 208.333333 217.391304 227.272727 238.095238 250.000000 263.157895 277.777778 294.117647 312.500000 333.333333}" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_n" value="192892" />
  <parameter name="anlg_tx_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_speed_grade" value="e2" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_p" value="855683" />
  <parameter name="hssi_10g_tx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_speed_grade" value="e2" />
  <parameter name="hssi_fifo_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk2_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_sigdet_wait_counter" value="2500" />
  <parameter
     name="pma_adapt_adp_ctle_threshold_en"
     value="radp_ctle_threshold_en_0" />
  <parameter name="hssi_10g_tx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control"
     value="uhsif_dft_up_val_0" />
  <parameter name="enable_port_tx_std_pcfifo_empty" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_data" value="380" />
  <parameter name="pma_tx_ser_initial_settings" value="true" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="hssi_krfec_rx_pcs_rx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_rx_testbus_sel" value="rx_fifo_testbus1" />
  <parameter name="hssi_8g_rx_pcs_wa_pld_controlled" value="dis_pld_ctrl" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_consumption"
     value="bundled_master" />
  <parameter name="hssi_8g_rx_pcs_rx_rd_clk" value="rx_clk" />
  <parameter name="hssi_10g_tx_pcs_distup_master" value="distup_master_en" />
  <parameter name="rx_pma_div_clkout_divider" value="0" />
  <parameter name="std_tx_8b10b_disp_ctrl_enable" value="1" />
  <parameter name="pma_adapt_adp_vga_load" value="radp_vga_load_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_pma_dw_rx" value="pma_64b_rx" />
  <parameter name="enable_port_tx_enh_fifo_pempty" value="0" />
  <parameter name="hssi_10g_rx_pcs_clr_errblk_cnt_en" value="disable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_common_pcs_pma_interface_block_sel" value="pcie_gen3" />
  <parameter name="pma_tx_buf_duty_cycle_setting" value="dcc_t32" />
  <parameter name="cdr_pll_optimal" value="true" />
  <parameter
     name="pma_adapt_adp_adapt_control_sel"
     value="radp_adapt_control_sel_0" />
  <parameter name="pma_adapt_adp_ctle_load" value="radp_ctle_load_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_ser_powerdown" value="normal_ser_on" />
  <parameter name="pma_rx_buf_link" value="sr" />
  <parameter name="enh_rx_frmsync_mfrm_length" value="2048" />
  <parameter name="hssi_tx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_adapt_prot_mode" value="pcie_gen3_rx" />
  <parameter name="pma_rx_odi_vert_threshold" value="vert_0" />
  <parameter name="adme_prot_mode" value="pipe_g3" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_loopback_modes" value="lpbk_disable" />
  <parameter name="cdr_pll_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock"
     value="knum_sh_cnt_prelock_10g" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_deassert_early"
     value="deassert_early_en" />
  <parameter name="hssi_10g_rx_pcs_frmsync_mfrm_length" value="2048" />
  <parameter name="pma_adapt_adp_vref_hold_en" value="radp_vref_not_held" />
  <parameter name="pma_rx_buf_qpi_enable" value="non_qpi_mode" />
  <parameter name="pma_rx_odi_sel_oc_en" value="off_canc_disable" />
  <parameter name="l_enable_std_pipe" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_cp_up_mstr" value="true" />
  <parameter name="pma_tx_buf_uc_txvod_cal_cont" value="uc_tx_vod_cal_cont_off" />
  <parameter name="enh_rx_descram_enable" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_phystatus_rst_toggle"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_tx_buf_xtx_path_swing_level" value="lv" />
  <parameter name="pma_tx_buf_silicon_rev" value="20nm5es" />
  <parameter name="pma_tx_buf_xtx_path_clock_divider_ratio" value="1" />
  <parameter name="cdr_pll_f_min_vco" value="4900000000 Hz" />
  <parameter name="hssi_10g_tx_pcs_scrm_bypass" value="scrm_bypass_en" />
  <parameter name="hssi_common_pcs_pma_interface_early_eios_counter" value="50" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pma_dw_tx"
     value="pcie_g3_dyn_dw_tx" />
  <parameter name="anlg_rx_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter name="hssi_8g_rx_pcs_rate_match_ins_thres" value="pipe_rm_ins_thres" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hip_en" value="enable" />
  <parameter name="anlg_rx_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="pma_adapt_adp_ctle_spec_sign" value="radp_ctle_spec_sign_0" />
  <parameter name="hssi_pipe_gen3_bypass_rx_detection_enable" value="false" />
  <parameter name="pma_rx_deser_silicon_rev" value="20nm5es" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="anlg_rx_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="pma_tx_buf_lst" value="atb_disabled" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_fifo_mode_tx" value="reg_tx" />
  <parameter name="hssi_10g_rx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_width" value="bit64" />
  <parameter name="pma_cgb_scratch0_x1_clock_src" value="unused" />
  <parameter name="hssi_pipe_gen3_test_out_sel" value="disable_test_out" />
  <parameter name="pma_rx_dfe_pdb_fixedtap" value="fixtap_dfe_enable" />
  <parameter name="enh_tx_crcgen_enable" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_consumption"
     value="bundled_master" />
  <parameter name="enable_port_krfec_tx_enh_frame" value="0" />
  <parameter name="enable_port_rx_enh_blk_lock" value="0" />
  <parameter name="pma_rx_buf_term_tri_enable" value="disable_tri" />
  <parameter name="hssi_10g_tx_pcs_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_prot_mode_rx"
     value="eightg_g3_pcie_g3_hip_mode_rx" />
  <parameter name="hssi_pipe_gen1_2_tx_pipe_enable" value="en_pipe3_tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_dfe_oc_sa_d0c180" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_true_b2b" value="b2b" />
  <parameter name="pma_rx_sd_sd_output_off" value="13" />
  <parameter name="enable_port_rx_enh_clr_errblk_count" value="0" />
  <parameter name="pma_rx_dfe_datarate" value="5000000000 bps" />
  <parameter name="hssi_10g_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_prot_mode" value="pcie_gen3_rx" />
  <parameter name="pma_cdr_refclk_receiver_detect_src" value="iqclk_src" />
  <parameter name="pma_rx_buf_pm_speed_grade" value="e2" />
  <parameter name="pma_rx_odi_phase_steps_sel" value="step40" />
  <parameter name="enable_ports_pipe_g3_analog" value="1" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_wr"
     value="dis_sw_rm_wrclk_gating" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_master_clk_sel"
     value="master_tx_pma_clk" />
  <parameter name="pma_cgb_tx_ucontrol_en" value="disable" />
  <parameter name="enh_rx_blksync_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_phase_compensation_fifo" value="register_fifo" />
  <parameter name="cdr_pll_pd_l_counter" value="2" />
  <parameter
     name="hssi_gen3_rx_pcs_rate_match_fifo_latency"
     value="regular_latency" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="cdr_pll_primary_use" value="cdr" />
  <parameter name="enable_odi_accelerator" value="0" />
  <parameter name="pma_rx_buf_offset_cal_pd" value="eqz1_en" />
  <parameter name="pma_adapt_adp_ctle_hold_en" value="radp_ctle_not_held" />
  <parameter name="sim_reduced_counters" value="false" />
  <parameter name="pma_rx_buf_offset_cancellation_ctrl" value="volt_0mv" />
  <parameter name="hssi_10g_rx_pcs_ber_xus_timer_window" value="19530" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_blksync" value="enable" />
  <parameter name="pma_rx_buf_xrx_path_sup_mode" value="user_mode" />
  <parameter name="set_hip_cal_en" value="1" />
  <parameter name="std_tx_pcfifo_mode" value="register_fifo" />
  <parameter name="enable_port_rx_enh_frame" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch0_src"
     value="cdr_clkin_scratch0_src_refclk_iqclk" />
  <parameter name="enh_tx_sh_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_pseudo_random" value="all_0" />
  <parameter name="hssi_pipe_gen3_elecidle_delay_g3" value="6" />
  <parameter name="l_enable_tx_enh_iface" value="0" />
  <parameter name="anlg_rx_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="hssi_10g_tx_pcs_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window"
     value="uhsif_dzt_obr_win_16" />
  <parameter name="hssi_common_pcs_pma_interface_asn_clk_enable" value="true" />
  <parameter name="std_rx_pcfifo_mode" value="register_fifo" />
  <parameter name="pma_rx_odi_optimal" value="true" />
  <parameter name="pma_rx_buf_rx_sel_bias_source" value="bias_vcmdrv" />
  <parameter name="pma_tx_buf_duty_cycle_correction_bandwidth" value="dcc_bw_12" />
  <parameter name="enh_tx_scram_seed" value="0" />
  <parameter name="enh_txfifo_pempty" value="2" />
  <parameter name="l_std_rx_word_width" value="8" />
  <parameter name="pma_rx_buf_link_rx" value="sr" />
  <parameter name="hssi_common_pcs_pma_interface_cid_enable" value="en_cid_mode" />
  <parameter name="pma_rx_sd_sd_output_on" value="1" />
  <parameter name="pma_tx_buf_power_mode" value="mid_power" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value"
     value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_force_balign" value="en_force_balign" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_prot_mode_rx"
     value="pipe_g3_rx" />
  <parameter name="pma_rx_deser_bitslip_bypass" value="bs_bypass_yes" />
  <parameter name="hssi_8g_rx_pcs_wa_disp_err_flag" value="en_disp_err_flag" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_tx"
     value="ctrl_master_tx" />
  <parameter name="set_prbs_soft_logic_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_force_align" value="force_align_dis" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_datarate" value="5000000000 bps" />
  <parameter name="cdr_pll_chgpmp_vccreg" value="vreg_fw0" />
  <parameter name="enable_port_rx_enh_fifo_rd_en" value="0" />
  <parameter name="l_channels" value="8" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_ctrl_plane_bonding"
     value="ctrl_master" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_a" value="288230376151711743" />
  <parameter name="l_rx_pld_pcs_width" value="40" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_pma_dw_tx" value="pma_64b_tx" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_b" value="288230376151711743" />
  <parameter name="pma_tx_buf_mcgb_location_for_pcie" value="0" />
  <parameter name="pma_adapt_odi_count_threshold" value="rodi_count_threshold_0" />
  <parameter name="cdr_pll_pcie_gen" value="pcie_gen3_100mhzref" />
  <parameter name="enh_rxfifo_align_del" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en"
     value="uhsif_lpbk_dis" />
  <parameter name="l_std_rx_field_width" value="16" />
  <parameter name="pma_rx_sd_link" value="sr" />
  <parameter name="rcfg_profile_select" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_ppm_lock" value="false" />
  <parameter name="hssi_10g_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_gen3_clk_en" value="enable_clk" />
  <parameter name="pma_cgb_initial_settings" value="true" />
  <parameter name="pma_cgb_scratch2_x1_clock_src" value="unused" />
  <parameter name="pma_rx_dfe_prot_mode" value="pcie_gen3_rx" />
  <parameter
     name="hssi_common_pcs_pma_interface_cp_cons_sel"
     value="cp_cons_master" />
  <parameter name="pma_tx_buf_low_power_en" value="disable" />
  <parameter name="enable_port_rx_enh_clr_errblk_count_c10" value="0" />
  <parameter name="hssi_8g_rx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_8g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_clklow_clk_hz"
     value="100000000" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_wr"
     value="en_dw_rm_wrclk_gating" />
  <parameter name="hssi_tx_pcs_pma_interface_tx_pma_data_sel" value="pcie_gen3" />
  <parameter name="pma_rx_dfe_oc_sa_c90" value="0" />
  <parameter name="cdr_pll_gpon_lck2ref_control" value="gpon_lck2ref_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_prot_mode_rx"
     value="pcie_g3_capable_rx" />
  <parameter
     name="pma_tx_buf_duty_cycle_correction_bandwidth_dn"
     value="dcd_bw_dn_0" />
  <parameter name="pma_tx_buf_rx_det" value="mode_0" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_bypass" value="tx_sm_bypass_en" />
  <parameter name="pma_adapt_adp_bist_mode" value="radp_bist_mode_0" />
  <parameter name="dbg_capability_reg_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_hip_mode" value="enable" />
  <parameter name="enh_pcs_pma_width" value="40" />
  <parameter name="pma_adapt_adp_vga_threshold" value="radp_vga_threshold_4" />
  <parameter name="l_enable_tx_enh" value="0" />
  <parameter name="hssi_pipe_gen3_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_txfifo_full" value="full_default" />
  <parameter name="enable_port_rx_std_wa_patternalign" value="0" />
  <parameter name="hssi_10g_tx_pcs_rdfifo_clken" value="rdfifo_clk_dis" />
  <parameter name="cdr_pll_uc_ro_cal" value="uc_ro_cal_on" />
  <parameter name="std_rx_word_aligner_rknumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adapt_vga_sel" value="r_adapt_vga_sel_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_static_polarity_inversion"
     value="rx_stat_polinv_dis" />
  <parameter name="hssi_krfec_tx_pcs_transmit_order" value="transmit_lsb" />
  <parameter name="hssi_10g_tx_pcs_crcgen_inv" value="crcgen_inv_en" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pempty" value="2" />
  <parameter name="enable_port_rx_std_pcfifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_low_latency_en_tx"
     value="disable" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_prot_mode_rx"
     value="eightg_and_g3_reg_mode_hip_rx" />
  <parameter name="l_enable_pma_bonding" value="1" />
  <parameter name="hssi_8g_rx_pcs_pma_dw" value="ten_bit" />
  <parameter name="pma_adapt_adapt_vref_sel" value="r_adapt_vref_sel_0" />
  <parameter name="pma_tx_ser_prot_mode" value="pcie_gen3_tx" />
  <parameter name="pma_rx_dfe_pdb" value="dfe_enable" />
  <parameter name="l_enable_rx_std_iface" value="1" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size"
     value="uhsif_dzt_skipsz_4" />
  <parameter name="cdr_pll_pfd_l_counter" value="1" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_oneshot"
     value="radp_ctle_adapt_oneshot_1" />
  <parameter name="anlg_tx_vod_output_swing_ctrl" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_adapt_adp_adapt_start" value="radp_adapt_start_0" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_inc" value="fxtap_step_no_inc" />
  <parameter name="pma_rx_deser_force_clkdiv_for_testing" value="normal_clkdiv" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="hssi_8g_rx_pcs_err_flags_sel" value="err_flags_wa" />
  <parameter name="pma_adapt_adp_dfe_fltap_en" value="radp_dfe_fltap_disable" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter name="pcs_direct_width" value="8" />
  <parameter name="support_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_pipe_if_g3pcs"
     value="pipe_if_g3pcs" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/twentynm_pcs.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/twentynm_pma.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/a10_avmm_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_native_pipe_retry.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/altera_xcvr_native_pcie_dfe_params_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/pcie_mgmt_commands_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/pcie_mgmt_functions_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/pcie_mgmt_program.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/pcie_mgmt_cpu.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/pcie_mgmt_master.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/altera_xcvr_native_pcie_dfe_ip.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/plain_files.txt"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_10g_rx_pcs_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_10g_tx_pcs_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_8g_rx_pcs_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_8g_tx_pcs_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_common_pcs_pma_interface_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_common_pld_pcs_interface_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_gen3_rx_pcs_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_krfec_rx_pcs_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_pipe_gen1_2_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_rx_pcs_pma_interface_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_rx_pld_pcs_interface_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_tx_pcs_pma_interface_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_tx_pld_pcs_interface_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/top_DUT_altera_xcvr_native_a10_191_o3savxa.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_native_rcfg_opt_logic_o3savxa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/twentynm_pcs.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/twentynm_pma.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/a10_avmm_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_native_pipe_retry.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/altera_xcvr_native_pcie_dfe_params_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/pcie_mgmt_commands_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/pcie_mgmt_functions_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/pcie_mgmt_program.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/pcie_mgmt_cpu.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/pcie_mgmt_master.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/altera_xcvr_native_pcie_dfe_ip.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/plain_files.txt"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_10g_rx_pcs_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_10g_tx_pcs_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_8g_rx_pcs_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_8g_tx_pcs_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_common_pcs_pma_interface_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_common_pld_pcs_interface_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_gen3_rx_pcs_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_krfec_rx_pcs_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_pipe_gen1_2_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_rx_pcs_pma_interface_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_rx_pld_pcs_interface_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_tx_pcs_pma_interface_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/rcfg_timing_db/top_DUT_hssi_tx_pld_pcs_interface_rcfg_settings_o3savxa.json"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/top_DUT_altera_xcvr_native_a10_191_o3savxa.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_native_a10_191/synth/alt_xcvr_native_rcfg_opt_logic_o3savxa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="phy_g3x8" as="phy_g3x8" />
  <messages>
   <message level="Info" culprit="top_DUT">"Generating: top_DUT_altera_xcvr_native_a10_191_o3savxa"</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="phy_g3x8">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="phy_g3x8">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="phy_g3x8">Validating reconfiguration profile 0</message>
   <message level="Info" culprit="phy_g3x8">When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.</message>
   <message level="Info" culprit="phy_g3x8"><![CDATA[<html><font color="blue">Note - </font>When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure]]></message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Info" culprit="phy_g3x8">Current IP configuration matches reconfiguration profile 0</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Info" culprit="phy_g3x8">For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.</message>
   <message level="Warning" culprit="phy_g3x8">The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.</message>
   <message level="Info" culprit="phy_g3x8">Building configuration data for reconfiguration profile 1</message>
   <message level="Info" culprit="phy_g3x8">Validating reconfiguration profile 1</message>
   <message level="Info" culprit="phy_g3x8"><![CDATA[<html><font color="blue">Note - </font>When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure]]></message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.</message>
   <message level="Warning" culprit="phy_g3x8">Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.</message>
   <message level="Info" culprit="phy_g3x8">Current IP configuration matches reconfiguration profile 1</message>
   <message level="Info" culprit="phy_g3x8">For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_fpll_a10"
   version="19.1"
   name="altera_xcvr_fpll_a10">
  <parameter name="cmu_fpll_pll_n_counter_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_c_counter_0_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_enable" value="true" />
  <parameter name="core_c_counter_1_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_output_clock_frequency_3" value="0 ps" />
  <parameter name="cmu_fpll_output_clock_frequency_2" value="0 ps" />
  <parameter name="numeric_speed_grade" value="1" />
  <parameter name="cmu_fpll_bw_sel" value="high" />
  <parameter name="cmu_fpll_output_clock_frequency_1" value="0 ps" />
  <parameter name="gui_outclk2_phase_shift_unit" value="0" />
  <parameter
     name="cmu_fpll_fpll_iqtxrxclk_out_enable"
     value="fpll_iqtxrxclk_out_disable" />
  <parameter name="cmu_fpll_pll_tclk_mux_en" value="false" />
  <parameter name="prot_mode" value="pcie_gen2_tx" />
  <parameter name="cmu_fpll_pll_sup_mode" value="user_mode" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0_dyn_low_bits" value="0" />
  <parameter name="f_out_c0_bitvec" value="000000011101110011010110010100000000" />
  <parameter name="cmu_fpll_prot_mode" value="pcie_gen2_tx" />
  <parameter name="cmu_fpll_n_counter" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_3_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_lock_fltr_cfg" value="25" />
  <parameter
     name="cmu_fpll_pll_dprio_clk_vreg_boost"
     value="clk_fpll_vreg_no_voltage_boost" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_iqclk_sel"
     value="power_down" />
  <parameter name="cmu_fpll_max_fractional_percentage" value="99" />
  <parameter name="cmu_fpll_pll_device_variant" value="device1" />
  <parameter name="vco_freq_bitvec" value="001001010100000010111110010000000000" />
  <parameter name="cmu_fpll_pll_dprio_power_iso_en" value="false" />
  <parameter name="hssi_pma_cgb_master_datarate" value="5000000000 bps" />
  <parameter name="cmu_fpll_min_fractional_percentage" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch2_src"
     value="pll_clkin_1_scratch2_src_vss" />
  <parameter name="gui_enable_iqtxrxclk_mode" value="false" />
  <parameter name="device_speed_grade" value="e2" />
  <parameter name="gui_enable_phase_alignment" value="false" />
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter name="pll_c_counter_3_prst" value="1" />
  <parameter name="gui_fractional_f" value="0.0" />
  <parameter name="cmu_fpll_f_min_pfd" value="50000000" />
  <parameter
     name="cmu_fpll_pll_vco_freq_band_1_fix_high"
     value="pll_vco_freq_band_1_fix_high_0" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="cmu_fpll_pll_dsm_ecn_test_en" value="false" />
  <parameter name="hssi_l_counter" value="2" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_actual_outclk0_frequency" value="100.0" />
  <parameter name="cmu_fpll_refclk_select_mux_silicon_rev" value="20nm5es" />
  <parameter name="gui_outclk1_actual_phase_shift" value="0.0" />
  <parameter name="cmu_fpll_pll_iqclk_mux_sel" value="power_down" />
  <parameter name="cmu_fpll_pll_c_counter_0_prst" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch3_src"
     value="pll_clkin_0_scratch3_src_vss" />
  <parameter name="full_outclk2_actual_phase_shift" value="" />
  <parameter name="pll_c_counter_0_prst" value="1" />
  <parameter name="cmu_fpll_pll_lpf_rstn_value" value="lpf_normal" />
  <parameter name="hssi_cascade_c_counter_ph_mux_prst" value="0" />
  <parameter name="gui_pll_set_hssi_m_counter" value="8" />
  <parameter name="set_altera_xcvr_fpll_a10_calibration_en" value="1" />
  <parameter name="gui_fractional_x" value="32" />
  <parameter name="gui_outclk3_actual_phase_shift_deg" value="0.0" />
  <parameter name="is_c10" value="0" />
  <parameter name="cmu_fpll_pll_vco_ph3_value" value="pll_vco_ph3_vss" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch2_src"
     value="pll_clkin_0_scratch2_src_vss" />
  <parameter name="pll_n_counter" value="1" />
  <parameter name="gui_actual_outclk2_frequency" value="100.0" />
  <parameter name="cmu_fpll_pll_cp_testmode" value="cp_normal" />
  <parameter name="cmu_fpll_f_max_pfd_bonded" value="600000000" />
  <parameter name="cmu_fpll_pll_powerdown_mode" value="false" />
  <parameter name="cmu_fpll_pll_c_counter_2_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_ph3_en" value="false" />
  <parameter name="core_c_counter_3_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_m_counter_prst" value="1" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="cmu_fpll_bandwidth_range_low" value="1" />
  <parameter name="cmu_fpll_power_mode" value="low_power" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_manu_clk_sw_en" value="false" />
  <parameter name="cmu_fpll_pll_bw_mode" value="hi_bw" />
  <parameter name="dbg_embedded_debug_enable" value="0" />
  <parameter name="cmu_fpll_datarate" value="5000000000 bps" />
  <parameter name="is_protocol_PCIe" value="1" />
  <parameter name="c_counter1_bitvec" value="1" />
  <parameter name="cmu_fpll_pll_lf_resistance" value="lf_res_setting1" />
  <parameter name="enable_hfreq_clk" value="0" />
  <parameter name="pll_c_counter_2_in_src" value="m_cnt_in_src_test_clk" />
  <parameter name="core_c_counter_1_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="hssi_pcie_c_counter_0_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_ph2_en" value="false" />
  <parameter name="gui_pll_n_counter" value="1" />
  <parameter name="cmu_fpll_out_freq" value="000010010101000000101111100100000000" />
  <parameter name="hssi_l_counter_bypass" value="0" />
  <parameter name="cmu_fpll_out_freq_hz" value="0 hz" />
  <parameter name="cmu_fpll_pll_c_counter_1_prst" value="1" />
  <parameter name="gui_outclk3_desired_phase_shift" value="0" />
  <parameter name="cmu_fpll_fpll_cal_test_sel" value="sel_cal_out_7_to_0" />
  <parameter name="cmu_fpll_pll_c_counter_1_in_src" value="m_cnt_in_src_test_clk" />
  <parameter name="full_actual_outclk1_frequency" value="" />
  <parameter name="gui_outclk2_desired_phase_shift" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch1_src"
     value="pll_clkin_1_scratch1_src_vss" />
  <parameter name="gui_operation_mode" value="0" />
  <parameter name="gui_desired_hssi_cascade_frequency" value="100.0" />
  <parameter name="hssi_pma_cgb_master_op_mode" value="enabled" />
  <parameter name="cmu_fpll_top_or_bottom" value="tb_unknown" />
  <parameter name="hssi_l_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_hssi_output_clock_frequency" value="2500.0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clk_sel_override_value"
     value="select_clk0" />
  <parameter name="hssi_cascade_n_counter" value="1" />
  <parameter name="cmu_fpll_reference_clock_frequency" value="100.0 MHz" />
  <parameter name="cmu_fpll_pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="cmu_fpll_pll_n_counter_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_reconfig_en" value="1" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1_dyn_low_bits" value="0" />
  <parameter name="vco_frequency" value="10000.0 MHz" />
  <parameter name="cmu_fpll_pll_m_counter_ph_mux_prst" value="0" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="cmu_fpll_input_tolerance" value="0" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="cmu_fpll_pll_c_counter_2_ph_mux_prst" value="0" />
  <parameter name="hssi_cascade_pfd_frequency" value="300.0 MHz" />
  <parameter name="pll_c_counter_2_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_output_clock_frequency_0" value="500 MHz" />
  <parameter name="core_c_counter_2_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_pll_m_counter" value="50" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter name="cmu_fpll_pll_dprio_status_select" value="dprio_normal_status" />
  <parameter name="core_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="pll_iqclk_mux_sel" value="power_down" />
  <parameter name="gui_desired_refclk_frequency" value="100.0" />
  <parameter name="pll_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="rcfg_txt_file_enable" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="enable_mcgb" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_3" value="1" />
  <parameter name="cmu_fpll_side" value="side_unknown" />
  <parameter name="cmu_fpll_pll_c_counter_0" value="5" />
  <parameter name="cmu_fpll_pll_dsm_fractional_division" value="1" />
  <parameter name="full_outclk0_actual_phase_shift" value="" />
  <parameter name="cmu_fpll_pll_optimal" value="true" />
  <parameter name="cmu_fpll_pll_c_counter_2" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_1" value="1" />
  <parameter name="cmu_fpll_pll_ctrl_override_setting" value="true" />
  <parameter name="cmu_fpll_pll_c_counter_3_prst" value="1" />
  <parameter name="pfd_frequency" value="100.0 MHz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="f_out_c3_bitvec" value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_vco_freq_hz" value="10000000000" />
  <parameter name="cmu_fpll_pll_nreset_invert" value="false" />
  <parameter name="hssi_actual_using_fractional" value="false" />
  <parameter name="hssi_vco_frequency" value="10000.0" />
  <parameter name="cmu_fpll_is_cascaded_pll" value="false" />
  <parameter name="cmu_fpll_pll_vco_ph2_value" value="pll_vco_ph2_vss" />
  <parameter name="pfd_freq_bitvec" value="000000000101111101011110000100000000" />
  <parameter name="generate_docs" value="0" />
  <parameter name="cmu_fpll_pll_lock_fltr_test" value="pll_lock_fltr_nrm" />
  <parameter name="cmu_fpll_pll_l_counter" value="2" />
  <parameter name="gui_hssi_prot_mode" value="2" />
  <parameter name="gui_desired_outclk2_frequency" value="100.0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_sw_refclk_src"
     value="pll_sw_refclk_src_clk_0" />
  <parameter name="mapped_primary_pll_buffer" value="N/A" />
  <parameter name="hip_cal_en" value="enable" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_src"
     value="pll_clkin_1_src_vss" />
  <parameter name="mapped_output_clock_frequency" value="2500.0 MHz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="cmu_fpll_pll_core_vreg1_atbsel" value="atb_disabled1" />
  <parameter name="cmu_fpll_pll_dsm_fractional_value_ready" value="pll_k_ready" />
  <parameter name="cmu_fpll_enable_idle_fpll_support" value="idle_none" />
  <parameter name="hssi_pma_cgb_master_silicon_rev" value="20nm5" />
  <parameter name="gui_pfd_frequency" value="100.0" />
  <parameter name="core_c_counter_1_fine_dly" value="0 ps" />
  <parameter name="hssi_cascade_actual_using_fractional" value="false" />
  <parameter name="hssi_l_counter_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_pll_vco_ph1_en" value="false" />
  <parameter name="core_c_counter_1_prst" value="1" />
  <parameter name="cmu_fpll_f_max_pfd" value="800000000" />
  <parameter name="enable_mcgb_pcie_clksw" value="0" />
  <parameter name="check_output_ports_mcgb" value="0" />
  <parameter name="cmu_fpll_pll_lf_ripplecap" value="lf_no_ripple" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="cmu_fpll_pll_calibration" value="true" />
  <parameter name="cmu_fpll_pll_dsm_ecn_bypass" value="false" />
  <parameter name="gui_desired_outclk1_frequency" value="100.0" />
  <parameter name="gui_outclk0_phase_shift_unit" value="0" />
  <parameter name="gui_outclk2_actual_phase_shift_deg" value="0 deg" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_fpll_vco_div_by_2_sel"
     value="bypass_divide_by_2" />
  <parameter name="core_c_counter_0_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="hssi_pma_cgb_master_x1_div_m_sel" value="divbypass" />
  <parameter name="hssi_pcie_c_counter_0" value="5" />
  <parameter name="gui_enable_extswitch" value="false" />
  <parameter name="cmu_fpll_pm_speed_grade" value="e2" />
  <parameter name="cmu_fpll_pll_l_counter_bypass" value="false" />
  <parameter name="cmu_fpll_pll_c_counter_0_fine_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch4_src"
     value="pll_clkin_1_scratch4_src_vss" />
  <parameter name="enable_bonding_clks" value="0" />
  <parameter name="mcgb_div" value="1" />
  <parameter name="cmu_fpll_f_out_c2_hz" value="0 hz" />
  <parameter name="cmu_fpll_pll_vco_ph0_en" value="true" />
  <parameter name="mcgb_div_fnl" value="1" />
  <parameter name="primary_use" value="tx" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="0" />
  <parameter name="hssi_dsm_fractional_division" value="0" />
  <parameter name="cmu_fpll_pll_atb" value="atb_selectdisable" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_xpm_cpvco_fpll_xpm_chgpmplf_fpll_cp_current_boost"
     value="normal_setting" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_pma_cgb_master_ser_mode" value="sixty_four_bit" />
  <parameter name="pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="hssi_m_counter" value="50" />
  <parameter name="gui_enable_dps" value="false" />
  <parameter name="gui_enable_manual_config" value="false" />
  <parameter name="core_vco_frequency_basic" value="10000.0" />
  <parameter name="mcgb_out_datarate" value="5000.0" />
  <parameter name="cmu_fpll_pll_c_counter_3_min_tco_enable" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="cmu_fpll_pll_ppm_clk0_src" value="ppm_clk0_vss" />
  <parameter name="cmu_fpll_pll_c_counter_1_coarse_dly" value="0 ps" />
  <parameter name="phase_alignment_check_var" value="false" />
  <parameter name="cmu_fpll_pll_self_reset" value="false" />
  <parameter name="full_actual_refclk_frequency" value="100.0" />
  <parameter name="pll_datarate" value="5000000000 bps" />
  <parameter name="cmu_fpll_f_out_c0_hz" value="0 hz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="cmu_fpll_phase_shift_3" value="0 ps" />
  <parameter name="cmu_fpll_phase_shift_2" value="0 ps" />
  <parameter name="gui_hip_cal_en" value="1" />
  <parameter name="dbg_stat_soft_logic_enable" value="0" />
  <parameter name="cmu_fpll_vco_freq" value="001001010100000010111110010000000000" />
  <parameter name="cmu_fpll_pll_vco_ph1_value" value="pll_vco_ph1_vss" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch3_src"
     value="pll_clkin_1_scratch3_src_vss" />
  <parameter name="cmu_fpll_pll_c_counter_2_in_src" value="m_cnt_in_src_test_clk" />
  <parameter name="cmu_fpll_f_out_c1_hz" value="0 hz" />
  <parameter name="cmu_fpll_l_counter" value="2" />
  <parameter name="cmu_fpll_pll_ppm_clk1_src" value="ppm_clk1_vss" />
  <parameter name="cmu_fpll_f_max_vco_fractional" value="14025000000" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="pll_m_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="core_c_counter_2_coarse_dly" value="0 ps" />
  <parameter name="gui_desired_outclk3_frequency" value="100.0" />
  <parameter name="rcfg_debug" value="0" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_clk_sw_dly" value="0" />
  <parameter name="cmu_fpll_pll_dprio_cvp_inter_sel" value="false" />
  <parameter name="cmu_fpll_phase_shift_1" value="0 ps" />
  <parameter name="cmu_fpll_pll_cmp_buf_dly" value="0 ps" />
  <parameter name="cmu_fpll_phase_shift_0" value="0 ps" />
  <parameter name="cmu_fpll_is_otn" value="false" />
  <parameter name="hssi_cascade_c_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="hssi_l_counter_enable" value="true" />
  <parameter name="hssi_pma_cgb_master_input_select_gen3" value="unused" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="fpll_refclk_select" value="0" />
  <parameter name="cmu_fpll_pll_vco_ph0_value" value="pll_vco_ph0_vss" />
  <parameter name="cmu_fpll_pll_c3_pllcout_enable" value="false" />
  <parameter name="cmu_fpll_analog_mode" value="user_custom" />
  <parameter name="pll_c_counter_1_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting0" />
  <parameter name="cmu_fpll_pll_c_counter_1_ph_mux_prst" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_src"
     value="pll_clkin_0_src_vss" />
  <parameter name="core_c_counter_3_ph_mux_prst" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch4_src"
     value="pll_clkin_0_scratch4_src_vss" />
  <parameter name="pll_c_counter_1_ph_mux_prst" value="0" />
  <parameter name="pll_c_counter_3_in_src" value="m_cnt_in_src_test_clk" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="pll_dsm_fractional_division" value="1" />
  <parameter name="core_c_counter_2_prst" value="1" />
  <parameter name="core_c_counter_0" value="1" />
  <parameter name="cmu_fpll_dps_en" value="false" />
  <parameter name="hssi_pma_cgb_master_input_select" value="fpll_top" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_auto_clk_sw_en" value="false" />
  <parameter name="core_c_counter_2" value="1" />
  <parameter name="pll_c_counter_2" value="1" />
  <parameter name="core_c_counter_1" value="1" />
  <parameter name="pll_c_counter_3" value="1" />
  <parameter name="l_counter_bitvec" value="2" />
  <parameter name="pll_c_counter_0" value="5" />
  <parameter name="core_c_counter_3" value="1" />
  <parameter name="pll_c_counter_1" value="1" />
  <parameter name="gui_enable_50G_support" value="false" />
  <parameter name="enable_analog_resets" value="0" />
  <parameter name="gui_pll_c_counter_3" value="1" />
  <parameter name="gui_pll_c_counter_2" value="1" />
  <parameter name="core_actual_using_fractional" value="false" />
  <parameter name="device_revision" value="20nm5" />
  <parameter name="f_out_c2_bitvec" value="000000000000000000000000000000000000" />
  <parameter name="gui_outclk0_desired_phase_shift" value="0.0" />
  <parameter name="cmu_fpll_pll_c_counter_2_prst" value="1" />
  <parameter name="gui_enable_clk_bad" value="false" />
  <parameter name="cmu_fpll_pll_test_enable" value="false" />
  <parameter name="cmu_fpll_f_max_pfd_integer" value="800000000" />
  <parameter name="cmu_fpll_cgb_div" value="1" />
  <parameter name="cmu_fpll_pll_c0_pllcout_enable" value="true" />
  <parameter name="cmu_fpll_f_min_vco" value="6000000000" />
  <parameter name="cmu_fpll_initial_settings" value="true" />
  <parameter name="cmu_fpll_compensation_mode" value="direct" />
  <parameter name="core_c_counter_2_fine_dly" value="0 ps" />
  <parameter name="gui_actual_refclk_frequency" value="100.0" />
  <parameter name="enable_ext_lockdetect_ports" value="0" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_clk_loss_sw_en" value="false" />
  <parameter name="device" value="Unknown" />
  <parameter name="cmu_fpll_f_max_div_two_bypass" value="1" />
  <parameter name="hssi_pcie_c_counter_0_fine_dly" value="0 ps" />
  <parameter name="mcgb_aux_clkin_cnt" value="0" />
  <parameter name="cmu_fpll_vco_frequency" value="10000.0 MHz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_iqclk_sel"
     value="power_down" />
  <parameter name="device_family" value="Arria 10" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk0_logical_to_physical_mapping"
     value="lvpecl" />
  <parameter name="gui_outclk1_actual_phase_shift_deg" value="0.0" />
  <parameter name="gui_number_of_output_clocks" value="1" />
  <parameter name="cmu_fpll_silicon_rev" value="20nm5" />
  <parameter name="cmu_fpll_primary_use" value="tx" />
  <parameter name="cmu_fpll_pll_c_counter_3_in_src" value="m_cnt_in_src_test_clk" />
  <parameter name="cmu_fpll_fpll_hclk_out_enable" value="fpll_hclk_out_enable" />
  <parameter name="pll_m_counter" value="50" />
  <parameter name="cmu_fpll_pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="cmu_fpll_f_max_pfd_fractional" value="800000000" />
  <parameter name="cmu_fpll_fpll_cas_out_enable" value="fpll_cas_out_disable" />
  <parameter name="cmu_fpll_pll_lf_cbig" value="lf_cbig_setting4" />
  <parameter name="enable_pll_reconfig" value="1" />
  <parameter name="gui_outclk3_actual_phase_shift" value="0.0" />
  <parameter name="hssi_cascade_dsm_fractional_division" value="1" />
  <parameter name="set_capability_reg_enable" value="0" />
  <parameter name="cmu_fpll_pll_m_counter_min_tco_enable" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch3_src"
     value="scratch3_power_down" />
  <parameter name="hssi_pcie_c_counter_0_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="mapped_hip_cal_done_port" value="1" />
  <parameter name="gui_fpll_mode" value="2" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="set_csr_soft_logic_enable" value="0" />
  <parameter name="cmu_fpll_pll_ctrl_plniotri_override" value="false" />
  <parameter name="full_actual_outclk0_frequency" value="" />
  <parameter name="gui_outclk3_phase_shift_unit" value="0" />
  <parameter name="c_counter0_bitvec" value="1" />
  <parameter name="full_outclk1_actual_phase_shift" value="" />
  <parameter name="pll_c_counter_1_fine_dly" value="0 ps" />
  <parameter name="gui_outclk0_actual_phase_shift" value="0.0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="cmu_fpll_pll_c_counter_1_min_tco_enable" value="false" />
  <parameter name="enable_cascade_in" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="core_pfd_frequency" value="300.0 MHz" />
  <parameter name="cmu_fpll_pll_c2_pllcout_enable" value="false" />
  <parameter name="pll_c_counter_0_coarse_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_freq"
     value="000000000101111101011110000100000000" />
  <parameter name="cmu_fpll_duty_cycle_1" value="50" />
  <parameter name="cmu_fpll_duty_cycle_2" value="50" />
  <parameter name="cmu_fpll_duty_cycle_3" value="50" />
  <parameter name="hssi_cascade_c_counter" value="1" />
  <parameter name="gui_pll_set_hssi_k_counter" value="1" />
  <parameter name="hssi_pfd_frequency" value="100.0" />
  <parameter name="reference_clock_frequency" value="100.0 MHz" />
  <parameter name="cmu_fpll_is_sdi" value="false" />
  <parameter name="cmu_fpll_power_rail_et" value="0" />
  <parameter name="cmu_fpll_m_counter" value="50" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clk_loss_edge"
     value="pll_clk_loss_both_edges" />
  <parameter name="cmu_fpll_duty_cycle_0" value="50" />
  <parameter name="cmu_fpll_f_out_c3_hz" value="0 hz" />
  <parameter name="n_counter_bitvec" value="1" />
  <parameter name="cmu_fpll_feedback" value="normal" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch0_src"
     value="pll_clkin_1_scratch0_src_vss" />
  <parameter name="cgb_div_bitvec" value="1" />
  <parameter name="full_actual_outclk2_frequency" value="" />
  <parameter name="core_dsm_fractional_division" value="1" />
  <parameter name="pll_clk_loss_edge" value="pll_clk_loss_both_edges" />
  <parameter name="cmu_fpll_m_counter_c0" value="1" />
  <parameter name="pll_c_counter_1_prst" value="1" />
  <parameter name="cmu_fpll_m_counter_c3" value="1" />
  <parameter name="c_counter3_bitvec" value="1" />
  <parameter name="cmu_fpll_m_counter_c2" value="1" />
  <parameter name="gui_pll_set_hssi_n_counter" value="1" />
  <parameter name="cmu_fpll_m_counter_c1" value="1" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_powerdown_mode" value="false" />
  <parameter name="core_c_counter_3_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_sup_mode" value="user_mode" />
  <parameter name="cmu_fpll_pll_core_vreg0_atbsel" value="atb_disabled" />
  <parameter name="gui_desired_outclk0_frequency" value="100.0" />
  <parameter
     name="hssi_pma_cgb_master_tx_ucontrol_reset_pcie"
     value="pcscorehip_controls_mcgb" />
  <parameter name="cmu_fpll_pll_tclk_sel" value="pll_tclk_m_src" />
  <parameter name="gui_self_reset_enabled" value="false" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_pfd_pulse_width"
     value="pulse_width_setting0" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_1_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_c1_pllcout_enable" value="false" />
  <parameter name="pll_c_counter_2_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_bandwidth_range_high" value="1" />
  <parameter name="gui_hssi_calc_output_clock_frequency" value="1250.0" />
  <parameter name="pll_c_counter_2_coarse_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_pll_dprio_fpll_vreg_boost"
     value="fpll_vreg_boost_1_step" />
  <parameter name="pll_c_counter_2_prst" value="1" />
  <parameter name="cmu_fpll_pll_op_mode" value="false" />
  <parameter name="cmu_fpll_pll_fbclk_mux_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="cmu_fpll_pll_fbclk_mux_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="cmu_fpll_pll_m_counter_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_bonding" value="pll_bonding" />
  <parameter name="cmu_fpll_pll_cp_compensation" value="true" />
  <parameter name="hssi_n_counter" value="1" />
  <parameter name="cmu_fpll_pll_dprio_force_inter_sel" value="false" />
  <parameter name="enable_pld_mcgb_cal_busy_port" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_2_min_tco_enable" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="gui_enable_manual_hssi_counters" value="false" />
  <parameter name="gui_outclk1_desired_phase_shift" value="0" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter name="cmu_fpll_f_out_c3" value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_f_out_c2" value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_f_out_c1" value="000000000000000000000000000000000000" />
  <parameter name="gui_actual_outclk1_frequency" value="100.0" />
  <parameter name="cmu_fpll_f_out_c0" value="000000011101110011010110010100000000" />
  <parameter name="system_info_device_family" value="Arria 10" />
  <parameter name="calibration_en" value="enable" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter name="pll_c_counter_0_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_rstn_override" value="false" />
  <parameter name="core_c_counter_3_fine_dly" value="0 ps" />
  <parameter name="gui_parameter_values" value="5,1,1,1,2,50,1,10000.0 MHz,1" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="cmu_fpll_reference_clock_frequency_scratch" value="100000000" />
  <parameter name="cmu_fpll_pll_c_counter_2_fine_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch1_src"
     value="pll_clkin_0_scratch1_src_vss" />
  <parameter name="feedback" value="normal" />
  <parameter name="cmu_fpll_pma_width" value="64" />
  <parameter name="core_c_counter_3_prst" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_3_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_refclk_select_mux_refclk_select0" value="lvpecl" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="cmu_fpll_refclk_select_mux_refclk_select1" value="ref_iqclk0" />
  <parameter name="f_out_c1_bitvec" value="000000000000000000000000000000000000" />
  <parameter name="gui_is_downstream_cascaded_pll" value="false" />
  <parameter name="pll_l_counter" value="2" />
  <parameter name="hssi_cascade_m_counter" value="11" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_cal_vco_count_length"
     value="sel_8b_count" />
  <parameter name="compensation_mode" value="direct" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1_dyn_high_bits" value="0" />
  <parameter name="cmu_fpll_f_max_band_9" value="1" />
  <parameter
     name="hssi_pma_cgb_master_cgb_enable_iqtxrxclk"
     value="disable_iqtxrxclk" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_fpll_refclk_source"
     value="normal_refclk" />
  <parameter name="cmu_fpll_f_max_band_6" value="6075045000" />
  <parameter name="pma_width" value="64" />
  <parameter name="cmu_fpll_f_max_band_5" value="5762211000" />
  <parameter name="cmu_fpll_f_max_band_8" value="14025000000" />
  <parameter name="cmu_fpll_f_max_band_7" value="6374148000" />
  <parameter name="gui_outclk0_actual_phase_shift_deg" value="0.0" />
  <parameter name="cmu_fpll_f_max_vco" value="12500000000" />
  <parameter name="gui_refclk_index" value="0" />
  <parameter name="gui_pll_set_hssi_l_counter" value="1" />
  <parameter name="enable_mcgb_debug_ports_parameters" value="0" />
  <parameter name="enable_hip_options" value="0" />
  <parameter name="gui_pll_dsm_fractional_division" value="1" />
  <parameter name="mcgb_in_clk_freq" value="2500.0" />
  <parameter
     name="cmu_fpll_pll_c_counter_0_in_src"
     value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_pll_unlock_fltr_cfg" value="2" />
  <parameter name="gui_enable_low_f_support" value="false" />
  <parameter name="pma_width_bitvec" value="64" />
  <parameter name="cmu_fpll_f_min_band_0" value="7000000000" />
  <parameter name="cmu_fpll_pll_cal_status" value="false" />
  <parameter name="cmu_fpll_f_min_band_2" value="4287223000" />
  <parameter name="pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="cmu_fpll_f_min_band_1" value="3861860000" />
  <parameter name="cmu_fpll_pll_extra_csr" value="0" />
  <parameter name="gui_actual_outclk3_frequency" value="100.0" />
  <parameter name="cmu_fpll_f_max_band_2" value="4688476000" />
  <parameter name="cmu_fpll_f_min_band_8" value="6374148000" />
  <parameter name="hssi_cascade_c_counter_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_f_max_band_1" value="4287223000" />
  <parameter name="cmu_fpll_f_min_band_7" value="6075045000" />
  <parameter name="cmu_fpll_f_max_band_4" value="5423191000" />
  <parameter name="cmu_fpll_f_max_band_3" value="5072700000" />
  <parameter name="cmu_fpll_f_min_band_9" value="1" />
  <parameter name="cmu_fpll_f_min_band_4" value="5072700000" />
  <parameter
     name="output_freq_bitvec"
     value="000010010101000000101111100100000000" />
  <parameter name="cmu_fpll_f_min_band_3" value="4688476000" />
  <parameter name="cmu_fpll_f_max_band_0" value="3861860000" />
  <parameter name="cmu_fpll_f_min_band_6" value="5762211000" />
  <parameter name="hssi_pma_cgb_master_prot_mode" value="pcie_gen2_tx" />
  <parameter name="cmu_fpll_f_min_band_5" value="5423191000" />
  <parameter name="cmu_fpll_pll_ref_buf_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_core_cali_ref_off" value="true" />
  <parameter name="cmu_fpll_pll_l_counter_enable" value="true" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="cmu_fpll_pll_core_cali_vco_off" value="true" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="cmu_fpll_set_fpll_input_freq_range" value="0" />
  <parameter name="phase_shift_0" value="0 ps" />
  <parameter name="gui_outclk2_actual_phase_shift" value="0 ps" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_fpll_a10" />
  <parameter name="mcgb_enable_iqtxrxclk" value="disable_iqtxrxclk" />
  <parameter name="gui_enable_fractional" value="false" />
  <parameter name="gui_bw_sel" value="high" />
  <parameter
     name="refclk_freq_bitvec"
     value="000000000101111101011110000100000000" />
  <parameter name="cmu_fpll_pll_vccr_pd_en" value="true" />
  <parameter name="pll_actual_using_fractional" value="false" />
  <parameter name="silicon_rev" value="false" />
  <parameter name="cmu_fpll_calibration_en" value="enable" />
  <parameter name="full_outclk3_actual_phase_shift" value="" />
  <parameter name="core_m_counter" value="11" />
  <parameter name="phase_shift_3" value="0 ps" />
  <parameter name="phase_shift_2" value="0 ps" />
  <parameter name="pll_c_counter_1_in_src" value="m_cnt_in_src_test_clk" />
  <parameter name="phase_shift_1" value="0 ps" />
  <parameter name="gui_enable_pld_cal_busy_port" value="1" />
  <parameter name="cmu_fpll_pll_dprio_base_addr" value="256" />
  <parameter name="hssi_pma_cgb_master_cgb_power_down" value="normal_cgb" />
  <parameter name="pll_c_counter_3_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0_dyn_high_bits" value="0" />
  <parameter name="pll_c_counter_3_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0_fix" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_0_min_tco_enable" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_pll_m_counter" value="1" />
  <parameter name="full_actual_outclk3_frequency" value="" />
  <parameter name="core_c_counter_0_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_m_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="output_clock_frequency_0" value="500 MHz" />
  <parameter name="output_clock_frequency_1" value="0 ps" />
  <parameter name="temp_bw_sel" value="high" />
  <parameter name="refclk_select1" value="ref_iqclk0" />
  <parameter name="gui_outclk1_phase_shift_unit" value="0" />
  <parameter name="refclk_select0" value="lvpecl" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch0_src"
     value="pll_clkin_0_scratch0_src_vss" />
  <parameter name="output_clock_frequency_2" value="0 ps" />
  <parameter name="output_clock_frequency_3" value="0 ps" />
  <parameter name="cmu_fpll_pll_n_counter" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_pll_datarate" value="5000.0" />
  <parameter name="pll_c_counter_0_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="core_n_counter" value="1" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_clk_sel_override" value="normal" />
  <parameter name="cmu_fpll_pfd_freq" value="000000000101111101011110000100000000" />
  <parameter name="hssi_pcie_c_counter_0_prst" value="1" />
  <parameter name="cmu_fpll_pll_cp_current_setting" value="cp_current_setting26" />
  <parameter name="gui_silicon_rev" value="20nm5es" />
  <parameter name="cmu_fpll_pll_dprio_broadcast_en" value="false" />
  <parameter name="dbg_capability_reg_enable" value="0" />
  <parameter
     name="cmu_fpll_pll_vco_freq_band_0_fix_high"
     value="pll_vco_freq_band_0_fix_high_0" />
  <parameter name="pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting0" />
  <parameter name="hssi_pma_cgb_master_vccdreg_output" value="vccdreg_nominal" />
  <parameter
     name="cmu_fpll_pll_dprio_fpll_vreg1_boost"
     value="fpll_vreg1_boost_1_step" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_pfd_delay_compensation"
     value="normal_delay" />
  <parameter name="gui_iqtxrxclk_outclk_index" value="0" />
  <parameter name="cmu_fpll_pll_core_vccdreg_fw" value="vreg_fw5" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="core_c_counter_0_prst" value="1" />
  <parameter name="cmu_fpll_pll_cp_lf_order" value="lf_2nd_order" />
  <parameter name="hssi_cascade_c_counter_prst" value="1" />
  <parameter name="hssi_pma_cgb_master_observe_cgb_clocks" value="observe_nothing" />
  <parameter name="m_counter_bitvec" value="50" />
  <parameter name="pll_sw_refclk_src" value="pll_sw_refclk_src_clk_0" />
  <parameter name="cmu_fpll_pll_core_vccdreg_fb" value="vreg_fb5" />
  <parameter name="cmu_fpll_is_pa_core" value="false" />
  <parameter name="hssi_pcie_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="enable_fb_comp_bonding" value="0" />
  <parameter name="cmu_fpll_pll_cmu_rstn_value" value="true" />
  <parameter
     name="gui_parameter_list"
     value="C-counter-0,C-counter-1,C-counter-2,C-counter-3,L-counter,M-counter,N-counter,VCO Frequency,pll_dsm_fractional_division" />
  <parameter name="cmu_fpll_output_tolerance" value="0" />
  <parameter name="gui_enable_hip_cal_done_port" value="1" />
  <parameter name="gui_pll_c_counter_1" value="1" />
  <parameter name="gui_pll_c_counter_0" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch3_src"
     value="scratch3_power_down" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk0_logical_to_physical_mapping"
     value="lvpecl" />
  <parameter name="pll_c_counter_3_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_3_ph_mux_prst" value="0" />
  <parameter name="core_vco_frequency_adv" value="300.0 MHz" />
  <parameter name="c_counter2_bitvec" value="1" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="cmu_fpll_pll_m_counter_fine_dly" value="0 ps" />
  <parameter name="gui_enable_active_clk" value="false" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="gui_refclk_cnt" value="1" />
  <parameter name="hssi_cascade_vco_frequency" value="300.0 MHz" />
  <parameter name="core_c_counter_1_ph_mux_prst" value="0" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="cmu_fpll_hssi_output_clock_frequency" value="2500.0 MHz" />
  <parameter name="hssi_output_clock_frequency" value="2500.0 MHz" />
  <parameter name="core_c_counter_0_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1_fix" value="1" />
  <parameter name="core_c_counter_2_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_reference_clock_frequency" value="100.0" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1" value="pll_freq_band0_1" />
  <parameter name="support_mode" value="user_mode" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0" value="pll_freq_band0" />
  <parameter name="hssi_cascade_c_counter_coarse_dly" value="0 ps" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/altera_xcvr_fpll_a10.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/a10_avmm_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/alt_xcvr_native_avmm_nf.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/plain_files.txt"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/altera_xcvr_fpll_a10.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/a10_avmm_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/alt_xcvr_native_avmm_nf.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_fpll_a10_191/synth/plain_files.txt"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fpll_g3" as="fpll_g3" />
  <messages>
   <message level="Info" culprit="top_DUT">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="fpll_g3">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_atx_pll_a10"
   version="19.1"
   name="top_DUT_altera_xcvr_atx_pll_a10_191_5xrbkaa">
  <parameter name="enable_atx_to_fpll_cascade_out" value="0" />
  <parameter name="hssi_pma_cgb_master_input_select" value="fpll_top" />
  <parameter name="refclk_cnt" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_pma_lc_refclk_select_mux_powerdown_mode" value="powerup" />
  <parameter name="manual_list" value="" />
  <parameter name="output_clock_frequency" value="4000.0 MHz" />
  <parameter name="prot_mode" value="PCIe Gen 3" />
  <parameter name="enable_analog_resets" value="0" />
  <parameter name="device_revision" value="20nm5" />
  <parameter name="atx_pll_primary_use" value="hssi_x1" />
  <parameter name="atx_pll_tank_band" value="lc_band3" />
  <parameter name="fb_select_fnl" value="direct_fb" />
  <parameter name="enable_16G_path" value="0" />
  <parameter name="set_l_cascade_counter" value="15" />
  <parameter name="refclk_index" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch4_src"
     value="scratch4_src_lvpecl" />
  <parameter name="atx_pll_lf_cbig_size" value="lf_cbig_setting4" />
  <parameter
     name="rcfg_param_labels"
     value="rcfg_debug,Enable dynamic reconfiguration,Enable Native PHY Debug Master Endpoint,Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE,Enable avmm_busy port,Enable capability registers,Set user-defined IP identifier,Enable control and status registers,enable_pld_atx_cal_busy_port,Support mode,Protocol mode,Bandwidth,Number of PLL reference clocks,Selected reference clock source,Primary PLL clock output buffer,Enable PLL GX clock output port,Enable PLL GT clock output port,Enable PCIe clock output port,Enable cascade clock output port,Enable calibration status ports for HIP,Enable PCIe hard IP calibration,PLL output frequency,PLL integer reference clock frequency,PLL fractional reference clock frequency,PLL fractional reference clock frequency,Multiply factor (M-Counter),Divide factor (N-Counter),Divide factor (L-Counter),Divide factor (L-Cascade Counter),predivide factor (L-Cascade Predivider),Fractional multiply factor (K),Include Master Clock Generation Block,Clock division factor,Enable x6/xN non-bonded high-speed clock output port,Enable PCIe clock switch interface,Number of auxiliary MCGB clock input ports.,Enable bonding clock output ports,Enable feedback compensation bonding,PMA interface width,enable_pld_mcgb_cal_busy_port" />
  <parameter name="atx_pll_initial_settings" value="true" />
  <parameter name="l_cascade_predivider" value="1" />
  <parameter
     name="auto_list"
     value="61.538462 {m 65 effective_m 65 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 62.500000 {m 64 effective_m 64 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 63.492063 {m 63 effective_m 63 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 64.516129 {m 62 effective_m 62 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 65.573770 {m 61 effective_m 61 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 66.666667 {m 60 effective_m 60 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 67.796610 {m 59 effective_m 59 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 68.965517 {m 58 effective_m 58 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 70.175439 {m 57 effective_m 57 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 71.428571 {m 56 effective_m 56 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 72.727273 {m 55 effective_m 55 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 74.074074 {m 54 effective_m 54 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 75.471698 {m 53 effective_m 53 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 76.923077 {m 52 effective_m 52 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 78.431373 {m 51 effective_m 51 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 80.000000 {m 50 effective_m 50 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 81.632653 {m 49 effective_m 49 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 83.333333 {m 48 effective_m 48 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 85.106383 {m 47 effective_m 47 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 86.956522 {m 46 effective_m 46 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 88.888889 {m 45 effective_m 45 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 90.909091 {m 44 effective_m 44 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 93.023256 {m 43 effective_m 43 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 95.238095 {m 42 effective_m 42 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 97.560976 {m 41 effective_m 41 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 100.000000 {m 40 effective_m 40 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 102.564103 {m 39 effective_m 39 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 105.263158 {m 38 effective_m 38 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 108.108108 {m 37 effective_m 37 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 111.111111 {m 36 effective_m 36 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 114.285714 {m 35 effective_m 35 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 117.647059 {m 34 effective_m 34 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 121.212121 {m 33 effective_m 33 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 125.000000 {m 32 effective_m 32 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 129.032258 {m 31 effective_m 31 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 133.333333 {m 30 effective_m 30 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 137.931034 {m 29 effective_m 29 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 142.857143 {m 28 effective_m 28 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 148.148148 {m 27 effective_m 27 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 153.846154 {m 26 effective_m 26 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 160.000000 {m 25 effective_m 25 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 166.666667 {m 24 effective_m 24 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 173.913043 {m 23 effective_m 23 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 181.818182 {m 22 effective_m 22 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 190.476190 {m 21 effective_m 21 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 200.000000 {m 20 effective_m 20 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 210.526316 {m 19 effective_m 19 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 222.222222 {m 18 effective_m 18 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 235.294118 {m 17 effective_m 17 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 250.000000 {m 16 effective_m 16 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 266.666667 {m 15 effective_m 15 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 285.714286 {m 14 effective_m 14 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 307.692308 {m 13 effective_m 13 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 333.333333 {m 12 effective_m 12 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 363.636364 {m 11 effective_m 11 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 400.000000 {m 10 effective_m 10 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 444.444444 {m 9 effective_m 9 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0} 500.000000 {m 8 effective_m 8 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank1 tank_band lc_band0}" />
  <parameter name="atx_pll_is_cascaded_pll" value="false" />
  <parameter name="hssi_refclk_divider_iostandard" value="lvpecl" />
  <parameter name="atx_pll_dsm_fractional_division" value="1" />
  <parameter name="atx_pll_is_otn" value="false" />
  <parameter name="enable_16G_buffer_fnl" value="false" />
  <parameter name="enable_ext_lockdetect_ports" value="0" />
  <parameter name="atx_pll_tank_voltage_fine" value="vreg_setting5" />
  <parameter name="enable_hip_cal_done_port" value="1" />
  <parameter name="enable_debug_ports_parameters" value="0" />
  <parameter name="device" value="Unknown" />
  <parameter name="atx_pll_dsm_ecn_test_en" value="false" />
  <parameter name="atx_pll_device_variant" value="device1" />
  <parameter name="hssi_pma_cgb_master_datarate" value="8000000000 bps" />
  <parameter name="ref_clk_div" value="1" />
  <parameter name="set_l_cascade_predivider" value="1" />
  <parameter name="atx_pll_f_min_tank_2" value="11400000000 Hz" />
  <parameter name="atx_pll_f_min_tank_1" value="8800000000 Hz" />
  <parameter name="set_output_clock_frequency" value="4000.0" />
  <parameter name="atx_pll_f_min_tank_0" value="6500000000 Hz" />
  <parameter name="atx_pll_pm_speed_grade" value="e2" />
  <parameter name="mcgb_aux_clkin_cnt" value="1" />
  <parameter name="atx_pll_tank_voltage_coarse" value="vreg_setting_coarse0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="device_family" value="Arria VI" />
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter name="atx_pll_cp_compensation_enable" value="true" />
  <parameter name="atx_pll_power_mode" value="low_power" />
  <parameter name="feedback_clock_frequency_fnl" value="156.25" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_step_size" value="0" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="output_clock_datarate" value="8000.0" />
  <parameter name="enable_pll_reconfig" value="1" />
  <parameter name="atx_pll_f_max_pfd_fractional" value="0 hz" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_expected_voltage" value="0" />
  <parameter name="set_capability_reg_enable" value="0" />
  <parameter name="atx_pll_dsm_fractional_value_ready" value="pll_k_ready" />
  <parameter name="atx_pll_regulator_bypass" value="reg_enable" />
  <parameter
     name="atx_pll_xcpvco_xchgpmplf_cp_current_boost"
     value="normal_setting" />
  <parameter name="k_counter" value="1" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter name="atx_pll_cp_current_setting" value="cp_current_setting26" />
  <parameter name="mapped_hip_cal_done_port" value="1" />
  <parameter name="set_csr_soft_logic_enable" value="0" />
  <parameter name="atx_pll_output_clock_frequency" value="4000000000 Hz" />
  <parameter name="atx_pll_f_max_ref" value="800000000 Hz" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_refclk_src"
     value="src_lvpecl" />
  <parameter name="message_level" value="error" />
  <parameter name="hssi_refclk_divider_sup_mode" value="user_mode" />
  <parameter name="hssi_refclk_divider_clkbuf_sel" value="high_vcm" />
  <parameter name="enable_fb_comp_bonding_fnl" value="0" />
  <parameter name="atx_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_refclk_divider_enable_lvpecl" value="lvpecl_enable" />
  <parameter name="atx_pll_dprio_vreg_boost_step_size" value="0" />
  <parameter name="is_c10" value="0" />
  <parameter name="bw_sel" value="high" />
  <parameter
     name="rcfg_params"
     value="rcfg_debug,enable_pll_reconfig,rcfg_jtag_enable,rcfg_separate_avmm_busy,rcfg_enable_avmm_busy_port,set_capability_reg_enable,set_user_identifier,set_csr_soft_logic_enable,enable_pld_atx_cal_busy_port,support_mode,prot_mode,bw_sel,refclk_cnt,refclk_index,primary_pll_buffer,enable_8G_path,enable_16G_path,enable_pcie_clk,enable_cascade_out,enable_hip_cal_done_port,set_hip_cal_en,set_output_clock_frequency,set_auto_reference_clock_frequency,set_manual_reference_clock_frequency,set_fref_clock_frequency,set_m_counter,set_ref_clk_div,set_l_counter,set_l_cascade_counter,set_l_cascade_predivider,set_k_counter,enable_mcgb,mcgb_div,enable_hfreq_clk,enable_mcgb_pcie_clksw,mcgb_aux_clkin_cnt,enable_bonding_clks,enable_fb_comp_bonding,pma_width,enable_pld_mcgb_cal_busy_port" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_step_size" value="0" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="atx_pll_cp_testmode" value="cp_normal" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter name="rcfg_param_vals1" value="" />
  <parameter name="atx_pll_dprio_lc_vreg_boost_expected_voltage" value="0" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="atx_pll_dprio_vreg1_boost_step_size" value="0" />
  <parameter name="atx_pll_f_min_vco" value="7200000000 Hz" />
  <parameter name="test_mode" value="0" />
  <parameter name="hssi_refclk_divider_vcm_pup" value="pup_off" />
  <parameter name="atx_pll_underrange_voltage" value="under_setting4" />
  <parameter name="atx_pll_output_regulator_supply" value="vreg1v_setting0" />
  <parameter name="vco_freq" value="8000.0 MHz" />
  <parameter name="atx_pll_f_max_lcnt_fpll_cascading" value="1200000000" />
  <parameter name="atx_pll_powerdown_mode" value="powerup" />
  <parameter name="set_manual_reference_clock_frequency" value="200.0" />
  <parameter name="atx_pll_l_counter" value="2" />
  <parameter name="set_fref_clock_frequency" value="156.25" />
  <parameter name="atx_pll_l_counter_scratch" value="1" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="atx_pll_power_rail_et" value="950" />
  <parameter name="dbg_embedded_debug_enable" value="0" />
  <parameter name="atx_pll_cal_status" value="cal_in_progress" />
  <parameter name="is_protocol_PCIe" value="1" />
  <parameter name="enable_8G_path" value="0" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_scratch" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch3_src"
     value="scratch3_src_lvpecl" />
  <parameter name="atx_pll_cgb_div" value="1" />
  <parameter name="prot_mode_fnl" value="pcie_gen3_tx" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="atx_pll_hclk_divide" value="50" />
  <parameter name="enable_hfreq_clk" value="0" />
  <parameter name="atx_pll_silicon_rev" value="20nm5" />
  <parameter name="atx_pll_clk_high_perf_voltage" value="0" />
  <parameter name="atx_pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_scratch" value="0" />
  <parameter name="atx_pll_iqclk_mux_sel" value="iqtxrxclk0" />
  <parameter
     name="hssi_pma_cgb_master_tx_ucontrol_reset_pcie"
     value="pcscorehip_controls_mcgb" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="enable_pld_atx_cal_busy_port" value="1" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="set_l_counter" value="16" />
  <parameter name="hssi_pma_cgb_master_op_mode" value="enabled" />
  <parameter name="atx_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="atx_pll_f_min_pfd" value="61440000 Hz" />
  <parameter name="hssi_refclk_divider_clk_divider" value="div2_off" />
  <parameter name="m_counter" value="40" />
  <parameter name="atx_pll_ref_clk_div" value="1" />
  <parameter name="enable_pld_mcgb_cal_busy_port" value="0" />
  <parameter name="atx_pll_enable_idle_atx_pll_support" value="idle_none" />
  <parameter name="rcfg_param_vals0" value="" />
  <parameter name="atx_pll_enable_lc_calibration" value="true" />
  <parameter name="atx_pll_pfd_pulse_width" value="pulse_width_setting0" />
  <parameter name="atx_pll_expected_lc_boost_voltage" value="0" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter name="primary_pll_buffer" value="GX clock output buffer" />
  <parameter name="set_altera_xcvr_atx_pll_a10_calibration_en" value="1" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter name="rcfg_txt_file_enable" value="0" />
  <parameter name="calibration_en" value="enable" />
  <parameter name="enable_mcgb" value="1" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="atx_pll_calibration_mode" value="cal_off" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="atx_pll_is_sdi" value="false" />
  <parameter
     name="gui_parameter_values"
     value="1,2,40,1,select_vco_output,1,4000.0 MHz,8000.0 MHz,8000.0 Mbps" />
  <parameter name="atx_pll_dprio_lc_vreg_boost_scratch" value="0" />
  <parameter name="atx_pll_reference_clock_frequency" value="100000000 Hz" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="iqclk_mux_sel" value="iqtxrxclk0" />
  <parameter name="set_m_counter" value="24" />
  <parameter name="pma_speedgrade" value="e2" />
  <parameter name="enable_fractional" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch2_src"
     value="scratch2_src_lvpecl" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="atx_pll_clk_low_power_voltage" value="0" />
  <parameter name="atx_pll_vccdreg_clk" value="vreg_clk5" />
  <parameter name="hssi_refclk_divider_optimal" value="true" />
  <parameter name="generate_docs" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_iqclk_sel"
     value="power_down" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter
     name="hssi_pma_cgb_master_cgb_enable_iqtxrxclk"
     value="disable_iqtxrxclk" />
  <parameter name="pma_width" value="32" />
  <parameter name="atx_pll_clk_mid_power_voltage" value="0" />
  <parameter name="reference_clock_frequency_fnl" value="100.000000 MHz" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="enable_cascade_out" value="0" />
  <parameter name="atx_pll_lc_atb" value="atb_selectdisable" />
  <parameter name="enable_mcgb_debug_ports_parameters" value="0" />
  <parameter name="datarate" value="8000.0 Mbps" />
  <parameter name="mapped_primary_pll_buffer" value="GX clock output buffer" />
  <parameter name="hip_cal_en" value="enable" />
  <parameter name="atx_pll_cp_lf_order" value="lf_3rd_order" />
  <parameter name="atx_pll_min_fractional_percentage" value="0" />
  <parameter name="enable_hip_options" value="0" />
  <parameter name="mcgb_in_clk_freq" value="4000.0" />
  <parameter name="effective_m_counter" value="1" />
  <parameter name="mapped_output_clock_frequency" value="4000.0 MHz" />
  <parameter name="atx_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="atx_pll_f_max_vco" value="14400000000 Hz" />
  <parameter name="atx_pll_f_min_ref" value="61440000 Hz" />
  <parameter name="atx_pll_enable_lc_vreg_calibration" value="true" />
  <parameter name="atx_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="check_output_ports_pll" value="0" />
  <parameter name="hssi_pma_cgb_master_silicon_rev" value="20nm5" />
  <parameter name="dsm_mode" value="dsm_mode_integer" />
  <parameter name="atx_pll_overrange_voltage" value="over_setting0" />
  <parameter name="hssi_pma_cgb_master_prot_mode" value="pcie_gen3_tx" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="atx_pll_dprio_lc_vreg1_boost_scratch" value="0" />
  <parameter name="atx_pll_cascadeclk_test" value="cascadetest_off" />
  <parameter name="hssi_pma_lc_refclk_select_mux_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_atx_pll_a10" />
  <parameter name="set_hip_cal_en" value="1" />
  <parameter name="enable_mcgb_pcie_clksw" value="1" />
  <parameter name="mcgb_enable_iqtxrxclk" value="disable_iqtxrxclk" />
  <parameter name="check_output_ports_mcgb" value="0" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="atx_pll_bonding" value="pll_bonding" />
  <parameter name="atx_pll_dprio_lc_vreg1_boost_expected_voltage" value="0" />
  <parameter name="atx_pll_enable_hclk" value="hclk_disabled" />
  <parameter name="silicon_rev" value="false" />
  <parameter name="hssi_pma_cgb_master_x1_div_m_sel" value="divbypass" />
  <parameter name="atx_pll_lc_mode" value="lccmu_normal" />
  <parameter name="atx_pll_sup_mode" value="user_mode" />
  <parameter name="set_auto_reference_clock_frequency" value="100.0" />
  <parameter name="atx_pll_lc_to_fpll_l_counter_scratch" value="1" />
  <parameter name="atx_pll_vco_freq" value="8000000000 Hz" />
  <parameter name="atx_pll_l_counter_enable" value="true" />
  <parameter name="enable_bonding_clks" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="mcgb_div" value="1" />
  <parameter name="mcgb_div_fnl" value="1" />
  <parameter name="hssi_pma_cgb_master_cgb_power_down" value="normal_cgb" />
  <parameter name="atx_pll_d2a_voltage" value="d2a_setting_4" />
  <parameter name="atx_pll_side" value="side_unknown" />
  <parameter name="hssi_refclk_divider_powerdown_mode" value="powerup" />
  <parameter name="primary_use" value="hssi_x1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch1_src"
     value="scratch1_src_lvpecl" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="0" />
  <parameter name="atx_pll_bw_sel" value="high" />
  <parameter name="set_ref_clk_div" value="1" />
  <parameter name="atx_pll_pfd_delay_compensation" value="normal_delay" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_pma_cgb_master_ser_mode" value="thirty_two_bit" />
  <parameter name="atx_pll_f_max_pfd" value="800000000 Hz" />
  <parameter name="mcgb_out_datarate" value="8000.0" />
  <parameter name="atx_pll_dsm_ecn_bypass" value="false" />
  <parameter name="set_k_counter" value="2000000000" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="atx_pll_bonding_mode" value="cpri_bonding" />
  <parameter name="l_cascade_counter" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter name="hssi_refclk_divider_sel_pldclk" value="iqclk_sel_lvpecl" />
  <parameter name="atx_pll_f_max_x1" value="8700000000 Hz" />
  <parameter name="atx_pll_max_fractional_percentage" value="100" />
  <parameter
     name="hssi_refclk_divider_core_clk_lvpecl"
     value="core_clk_lvpecl_off" />
  <parameter name="atx_pll_pma_width" value="32" />
  <parameter name="atx_pll_tank_sel" value="lctank0" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="enable_manual_configuration" value="1" />
  <parameter name="l_counter" value="2" />
  <parameter name="enable_8G_buffer_fnl" value="true" />
  <parameter name="atx_pll_fb_select" value="direct_fb" />
  <parameter name="hssi_refclk_divider_term_tristate" value="tristate_off" />
  <parameter name="enable_pcie_clk" value="1" />
  <parameter name="dbg_capability_reg_enable" value="0" />
  <parameter name="hssi_pma_cgb_master_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="hssi_pma_lc_refclk_select_mux_silicon_rev" value="20nm5" />
  <parameter name="atx_pll_lf_ripplecap" value="lf_ripple_cap_0" />
  <parameter name="dbg_stat_soft_logic_enable" value="0" />
  <parameter name="atx_pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting0" />
  <parameter name="atx_pll_f_max_tank_2" value="14400000000 Hz" />
  <parameter name="atx_pll_f_max_tank_1" value="11400000000 Hz" />
  <parameter name="atx_pll_f_max_tank_0" value="8800000000 Hz" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="hssi_pma_cgb_master_observe_cgb_clocks" value="observe_nothing" />
  <parameter
     name="pll_setting"
     value="refclk {100.000000 MHz} m_cnt 40 n_cnt 1 l_cnt 2 k_cnt 1 l_cascade 1 l_cascade_predivider 1 outclk {4000.0 MHz}" />
  <parameter name="lc_refclk_select" value="0" />
  <parameter name="rcfg_debug" value="0" />
  <parameter name="atx_pll_vccdreg_fb" value="vreg_fb8" />
  <parameter name="atx_pll_prot_mode" value="pcie_gen3_tx" />
  <parameter name="atx_pll_n_counter_scratch" value="1" />
  <parameter name="atx_pll_vco_bypass_enable" value="false" />
  <parameter name="atx_pll_datarate" value="8000000000 bps" />
  <parameter name="atx_pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="enable_fb_comp_bonding" value="0" />
  <parameter name="atx_pll_lc_to_fpll_l_counter" value="lcounter_setting0" />
  <parameter name="hssi_pma_cgb_master_input_select_gen3" value="lcpll_top" />
  <parameter
     name="gui_parameter_list"
     value="K counter (valid in fractional mode),L counter (valid in non-cascade mode),M counter,N counter,L cascade predivider/VCO divider(valid in cascade mode) ,L cascade counter (valid in cascade mode),PLL output frequency,vco_freq,datarate" />
  <parameter name="atx_pll_fpll_refclk_selection" value="select_vco_output" />
  <parameter name="atx_pll_m_counter" value="40" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_expected_voltage" value="0" />
  <parameter name="select_manual_config" value="false" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="atx_pll_vccdreg_fw" value="vreg_fw5" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch0_src"
     value="scratch0_src_lvpecl" />
  <parameter name="atx_pll_f_max_vco_fractional" value="0 hz" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="atx_pll_lf_resistance" value="lf_setting1" />
  <parameter name="hssi_refclk_divider_silicon_rev" value="20nm5" />
  <parameter name="support_mode" value="user_mode" />
  <generatedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/a10_avmm_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/alt_xcvr_atx_pll_rcfg_arb.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/a10_xcvr_atx_pll.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/plain_files.txt"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/top_DUT_altera_xcvr_atx_pll_a10_191_5xrbkaa.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/alt_xcvr_atx_pll_rcfg_opt_logic_5xrbkaa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/a10_avmm_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/alt_xcvr_atx_pll_rcfg_arb.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/a10_xcvr_atx_pll.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/plain_files.txt"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/top_DUT_altera_xcvr_atx_pll_a10_191_5xrbkaa.sv"
       attributes="" />
   <file
       path="/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT/altera_xcvr_atx_pll_a10_191/synth/alt_xcvr_atx_pll_rcfg_opt_logic_5xrbkaa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ebots/intelFPGA_pro/19.2/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="lcpll_g3xn" as="lcpll_g3xn" />
  <messages>
   <message level="Info" culprit="top_DUT">"Generating: top_DUT_altera_xcvr_atx_pll_a10_191_5xrbkaa"</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="lcpll_g3xn">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
  </messages>
 </entity>
</deploy>
