**AND r  
AND n  
AND (HL)**  
This instruction LOGICALLY **AND**'s each bit of both register **A** and the operand together and leaves the result in **A**.  
Z: set according to result  
C: reset (0)  
N: reset (0)  
H: set (1)  
  
**NOTE:** this instruction DOES NOT have a destination specified because it is implied as ALWAYS being register **A**.