Tomas Akenine-Möller , Jacob Ström, Graphics for the masses: a hardware rasterization architecture for mobile phones, ACM SIGGRAPH 2003 Papers, July 27-31, 2003, San Diego, California[doi>10.1145/1201775.882348]
I. Antochi , B. Juurlink , S. Vassiliadis , P. Liuha, Scene Management Models and Overlap Tests for Tile-Based Rendering, Proceedings of the Digital System Design, EUROMICRO Systems, p.424-431, August 31-September 03, 2004[doi>10.1109/DSD.2004.78]
Beyond3D. 2008. Ati rv635 chip details. http://www.beyond3d.com/resources/chip/127.
Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999[doi>10.1109/40.782564]
Butler, H. 2010. Nvidia geforce gtx 480 1,536mb review. http://www.bittech.net/hardware/2010/03/27/nvidia-geforce-gtx-480-1-5gb-review/10.
Randima Fernando, GPU Gems: Programming Techniques, Tips and Tricks for Real-Time Graphics, Pearson Higher Education, 2004
Anantha P. Chandrakasan , William J. Bowhill , Frank Fox, Design of High-Performance Microprocessor Circuits, Wiley-IEEE Press, 2000
Milton Chen , Gordon Stoll , Homan Igehy , Kekoa Proudfoot , Pat Hanrahan, Simple models of the impact of overlap in bucket rendering, Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware, p.105-112, August 31-September 01, 1998, Lisbon, Portugal[doi>10.1145/285305.285318]
Claypool, K. and Claypool, M. 2007. On frame rate and player performance in first person shooter games. Springer Multimedia Syst. J. 13, 1, 3--17.
Michael Cox , Narendra Bhandari, Architectural implications of hardware-accelerated bucket rendering on the PC, Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware, p.25-34, August 03-04, 1997, Los Angeles, California, USA[doi>10.1145/258694.258706]
del Barrio, V. M., Gonzalez, C., Roca, J., Fernandez, A., and R., E. 2006. Attila: a cycle-level executiondriven simulator for modern GPU architectures. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'06). IEEE Computer Society, 231--241.
David Duarte , Yuh-Fang Tsai , Narayanan Vijaykrishnan , Mary Jane Irwin, Evaluating Run-Time Techniques for Leakage Power Reduction, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.31, January 07-11, 2002
Krisztián Flautner , Nam Sung Kim , Steve Martin , David Blaauw , Trevor Mudge, Drowsy caches: simple techniques for reducing leakage power, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Goodhead, P. 2010. Matrix hd 5870 power consumption and thermals. http://www.bittech.net/hardware/graphics/2010/07/15/asus-matrix-hd-5870-graphics-card-review/7.
Yan Gu , Samarjit Chakraborty, Control theory-based DVS for interactive 3D games, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391659]
Yan Gu , Samarjit Chakraborty, A Hybrid DVS Scheme for Interactive 3D Games, Proceedings of the 2008 IEEE Real-Time and Embedded Technology and Applications Symposium, p.3-12, April 22-24, 2008[doi>10.1109/RTAS.2008.33]
Yan Gu , Samarjit Chakraborty , Wei Tsang Ooi, Games are up for DVFS, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147063]
Sunpyo Hong , Hyesoon Kim, An integrated GPU power and performance model, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815998]
Zhigang Hu , Alper Buyuktosunoglu , Viji Srinivasan , Victor Zyuban , Hans Jacobson , Pradip Bose, Microarchitectural techniques for power gating of execution units, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013249]
Homan Igehy , Matthew Eldridge , Kekoa Proudfoot, Prefetching in a texture cache architecture, Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware, p.133-ff., August 31-September 01, 1998, Lisbon, Portugal[doi>10.1145/285305.285321]
ITRS. 2006. International technology roadmap for semiconductors.
Iyer, A. 2006. Demystify power gating and stop leakage cold. http://www.eetimes.com/design/automotive-design/4012054/Demystif'y-power-gating-and-stop-leakage-cold.
Philo Juang , Kevin Skadron , Margaret Martonosi , Zhigang Hu , Douglas W. Clark , Philip W. Diodato , Stefanos Kaxiras, Implementing branch-predictor decay using quasi-static memory cells, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.2, p.180-219, June 2004[doi>10.1145/1011528.1011531]
Praveen Kalla , Xiaobo Sharon Hu , Jörg Henkel, Distance-based recent use (DRU): an enhancement to instruction cache replacement policies for transition energy reduction, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.1, p.69-80, January 2006[doi>10.1109/TVLSI.2005.862716]
Kanter, D. 2008. Nvidia's gt200: Inside a parallel processor. http://www.realworldtech.com/page.cfm? ArticleID=RWT090808195242.
Kao, J. and Chandrakasan, A. 2000. Dual-threshold voltage techniques for low-power digital circuits. IEEE J. Solid-State Circ. 35, 7, 1009--1018.
Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379268]
Khronos. 2010. Opencl overview. http://www.khronos.org/opencl/.
Lindholm, E. and Oberman, S. 2007. Nvidia geforce 8800 gpu. In Hot Chips 19: A Symposium on High Performance Chips.
Yung-Hsiang Lu , Giovanni De Micheli, Comparing System-Level Power Management Policies, IEEE Design & Test, v.18 n.2, p.10-19, March 2001[doi>10.1109/54.914592]
Mantor, M. 2007. Radeon r600, a 2nd generation unified shader architecture. In Hot Chips 19: A Symposium on High Performance Chips.
Bren Mochocki , Kanishka Lahiri , Srihari Cadambi, Power analysis of mobile 3D graphics, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Bren C. Mochocki , Kanishka Lahiri , Srihari Cadambi , X. Sharon Hu, Signature-based workload estimation for mobile 3D graphics, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147062]
Byeong-Gyu Nam , Jeabin Lee , Kwanho Kim , Seung Jin Lee , Hoi-Jun Yoo, A low-power handheld GPU using logarithmic arithmetic and triple DVFS power domains, Proceedings of the 22nd ACM SIGGRAPH/EUROGRAPHICS symposium on Graphics hardware, August 04-05, 2007, San Diego, California
Nvidia. 2010. Cuda zone. http://www.nvidia.com/object/cuda..home..new.html.
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344526]
Pedro V. Sander , Diego Nehab , Joshua Barczak, Fast triangle reordering for vertex locality and reduced overdraw, ACM Transactions on Graphics (TOG), v.26 n.3, July 2007[doi>10.1145/1276377.1276489]
J. W. Sheaffer , D. Luebke , K. Skadron, A flexible simulation framework for graphics architectures, Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware, August 29-30, 2004, Grenoble, France[doi>10.1145/1058129.1058142]
J. W. Sheaffer , K. Skadron , D. P. Luebke, Studying Thermal Management for Graphics-Processor Architectures, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.54-65, March 20-22, 2005[doi>10.1109/ISPASS.2005.1430559]
Sohn, J.-H., Woo, J.-H., Lee, M.-W., Kim, H.-J., Woo, R., and Yoo, H.-J. 2006. A 155-mw 50-m vertices/s graphics processor with fixed-point programmable vertex shader for mobile applications. IEEE J. Solid-State Circ. 41, 5, 1081--1091.
Spille, C., Vötter, R., and Sauter, M. 2010. Geforce gtx 480 and gtx 470 reviewed: Fermi performance benchmarks. http://www.pcgameshardware.comlaid. 7 43498/Geforce-GTX-480-and -GTX -4 70-reviewed- Fermiperformance-benchmarkslReviews/.
Voicu, A. 2008. Ati rv770 - architecture overview. http://www.rage3d.comlreviews/video/atirv770/architecture/.
Po-Han Wang , Yen-Ming Chen , Chia-Lin Yang , Yu-Jung Cheng, A Predictive Shutdown Technique for GPU Shader Processors, IEEE Computer Architecture Letters, v.8 n.1, p.9-12, January 2009[doi>10.1109/L-CA.2009.1]
Ahmed Youssef , Mohab Anis , Mohamed Elmasry, Dynamic Standby Prediction for Leakage Tolerant Microprocessor Functional Units, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.371-384, December 09-13, 2006[doi>10.1109/MICRO.2006.22]
