/*
 * stm32f767xx_spi_driver.h
 *
 *  Created on: Aug 17, 2025
 *      Author: TUF
 */

#ifndef INC_STM32F767XX_SPI_DRIVER_H_
#define INC_STM32F767XX_SPI_DRIVER_H_

#include "stm32f767xx.h"

typedef struct
{
	uint8_t SPI_DeviceMode;
	uint8_t SPI_BusConfig;
	uint8_t SPI_SclkSpeed;
	uint8_t SPI_DFF; //CLCL in f767
	uint8_t SPI_CPOL;
	uint8_t SPI_CPHA;
	uint8_t SPI_SSM;
}SPI_Config_t;

typedef struct
{
	SPI_RegDef_t *pSPIx;
	SPI_Config_t SPIConfig;

	uint8_t *pTxBuffer;  /* To store the app TX buffer address */
	uint8_t *pRxBuffer;  /* To store the app RX buffer address */
	uint32_t TxLen;      /* to store TX len */
	uint32_t RxLen;      /* to store RX len */
	uint8_t  TxState;    /* to store TX state */
	uint8_t  RxState;    /* to store RX state */

}SPI_Handle_t;

/*
 * @SPI_application_state
 */
#define SPI_READY      0
#define SPI_BUSY_IN_RX 1
#define SPI_BUS_IN_TX  2

/*
 * @SPI_DeviceMode
 */
#define SPI_DEVICE_MODE_MASTER  1
#define SPI_DEVICE_MODE_SLAVE   0

/*
 * @SPI_BusConfig
 */
#define SPI_BUS_CONFIG_FD 				1  // full-duplex
#define SPI_BUS_CONFIG_HD 				2  // half-duplex
#define SPI_BUS_CONFIG_SIMPLEX_RXONLY   3  // simplex, Rx only

/*
 * @SPI_SclkSpeed
 */
#define SPI_SCLK_SPEED_DIV2   0 // f_PLK / 2 = 8M
#define SPI_SCLK_SPEED_DIV4   1 // f_PLK / 4
#define SPI_SCLK_SPEED_DIV8   2
#define SPI_SCLK_SPEED_DIV16  3
#define SPI_SCLK_SPEED_DIV32  4
#define SPI_SCLK_SPEED_DIV64  5
#define SPI_SCLK_SPEED_DIV128 6
#define SPI_SCLK_SPEED_DIV256 7

/*
 * @SPI_DFF
 */
#define SPI_DFF_8BITS  0
#define SPI_DFF_16BITS 1

/*
 * @CPOL
 */
#define SPI_CPOL_HIGH 1
#define SPI_CPOL_LOW  0

/*
 * @CPHA
 */
#define SPI_CPHA_HIGH 1
#define SPI_CPHA_LOW  0

/*
 * @SPI_SSM
 */
#define SPI_SSM_EN 1
#define SPI_SSM_DI 0

/*
 * @SPI_FLAG : SPI related status flags definitions, which gives the masking info of SR register
 */
#define SPI_RXNE_FLAG   (1 << SPI_SR_RXNE   )
#define SPI_TXE_FLAG    (1 << SPI_SR_TXE    )
#define SPI_CHSIDE_FLAG (1 << SPI_SR_CHSIDE )
#define SPI_UDR_FLAG    (1 << SPI_SR_UDR    )
#define SPI_CRCERR_FLAG (1 << SPI_SR_CRCERR )
#define SPI_MODF_FLAG   (1 << SPI_SR_MODF   )
#define SPI_OVR_FLAG    (1 << SPI_SR_OVR    )
#define SPI_BSY_FLAG    (1 << SPI_SR_BSY    )
#define SPI_FRE_FLAG    (1 << SPI_SR_FRE    )
#define SPI_FRLVL_FLAG  (1 << SPI_SR_FRLVL  )
#define SPI_FTLVL_FLAG  (1 << SPI_SR_FTLVL  )

#define SPI_READY       0
#define SPI_BUSY_IN_RX  1
#define SPI_BUSY_IN_TX  2

/***************************************************************************************
 * API SUPPORTED BY THIS DRIVER
 * CHECK FUNCTION DETAILS FOR MORE INFORMATIONS
 * ***************************************************************************************/
/*
 *  Peripheral Clock Setup
 */
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi);
/*
 * Init and De-Init
 */
void SPI_Init(SPI_Handle_t *pSPIHandle);
void SPI_DeInit(SPI_RegDef_t *pSPIx); //take base address of peripheral (reset register)

/*
 * Data send and receive
 */
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName);
void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len);
void SPI_ReceiveData(SPI_RegDef_t *pSPIx, uint8_t *pRxBuffer, uint32_t Len);

/*
 * Interrupt based API
 */
uint8_t SPI_SendDataIT(SPI_Handle_t *pSPIHandle, uint8_t *pTxBuffer, uint32_t Len);
void SPI_ReceiveDataIT(SPI_Handle_t *pSPIHandle, uint8_t *pRxBuffer, uint32_t Len);

/*
 * IRQ Configuration and ISR handling
 */
void SPI_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi);
void SPI_IRQPriorityConfig(uint8_t IRQNumber, uint32_t IRQPriority);
void SPI_IRQHandling(SPI_Handle_t *pSPIHandle);

/*
 * Other peripheral control APIs
 */
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi);

#endif /* INC_STM32F767XX_SPI_DRIVER_H_ */
