// Seed: 48958080
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output tri id_2,
    output uwire id_3,
    input uwire id_4,
    output wire id_5,
    input wand id_6,
    output tri id_7,
    input wand id_8,
    input uwire id_9,
    output tri0 id_10
);
  wire id_12, id_13;
endmodule
module module_1 (
    output wor id_0,
    output wand id_1,
    output tri0 id_2,
    output tri id_3,
    input wand id_4,
    output supply1 id_5,
    input uwire id_6,
    output tri1 id_7,
    output tri id_8
);
  tri0 id_10 = 1'h0, id_11;
  module_0(
      id_6, id_6, id_1, id_8, id_6, id_1, id_4, id_7, id_4, id_4, id_2
  );
  wire id_12;
endmodule
