sch2hdl,-intstyle,ise,-family,spartan3e,-flat,-suppress,-vhdl,C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/PID_ENCODER.vhf,-w,C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/PID_ENCODER.sch
