{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500425164015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500425164023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 18 20:46:03 2017 " "Processing started: Tue Jul 18 20:46:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500425164023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500425164023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500425164023 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1500425164463 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 Proj.v(1123) " "Verilog HDL Expression warning at Proj.v(1123): truncated literal to match 1 bits" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1123 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1500425172337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Proj.v 3 3 " "Found 3 design units, including 3 entities, in source file Proj.v" { { "Info" "ISGN_ENTITY_NAME" "1 Proj " "Found entity 1: Proj" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500425172340 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock " "Found entity 2: clock" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500425172340 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_decoder " "Found entity 3: hex_decoder" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500425172340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500425172340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500425172350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500425172350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500425172360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500425172360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500425172369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500425172369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500425172380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500425172380 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Proj.v(184) " "Verilog HDL Instantiation warning at Proj.v(184): instance has no name" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 184 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1500425172385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proj " "Elaborating entity \"Proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500425172622 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "border_initing Proj.v(66) " "Verilog HDL or VHDL warning at Proj.v(66): object \"border_initing\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500425172625 "|Proj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "paddle_initing Proj.v(66) " "Verilog HDL or VHDL warning at Proj.v(66): object \"paddle_initing\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500425172625 "|Proj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ball_initing Proj.v(66) " "Verilog HDL or VHDL warning at Proj.v(66): object \"ball_initing\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500425172625 "|Proj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "block_initing Proj.v(66) " "Verilog HDL or VHDL warning at Proj.v(66): object \"block_initing\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500425172625 "|Proj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wall_count Proj.v(78) " "Verilog HDL or VHDL warning at Proj.v(78): object \"wall_count\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500425172625 "|Proj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "power_1 Proj.v(85) " "Verilog HDL or VHDL warning at Proj.v(85): object \"power_1\" assigned a value but never read" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500425172625 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(235) " "Verilog HDL assignment warning at Proj.v(235): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172627 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Proj.v(242) " "Verilog HDL assignment warning at Proj.v(242): truncated value with size 9 to match size of target (8)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172627 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(247) " "Verilog HDL assignment warning at Proj.v(247): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172627 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(262) " "Verilog HDL assignment warning at Proj.v(262): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172627 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(271) " "Verilog HDL assignment warning at Proj.v(271): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172628 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(272) " "Verilog HDL assignment warning at Proj.v(272): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172628 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(278) " "Verilog HDL assignment warning at Proj.v(278): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172628 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(284) " "Verilog HDL assignment warning at Proj.v(284): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172628 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(290) " "Verilog HDL assignment warning at Proj.v(290): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172628 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(296) " "Verilog HDL assignment warning at Proj.v(296): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172628 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(302) " "Verilog HDL assignment warning at Proj.v(302): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172628 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(309) " "Verilog HDL assignment warning at Proj.v(309): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172628 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(316) " "Verilog HDL assignment warning at Proj.v(316): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172629 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(322) " "Verilog HDL assignment warning at Proj.v(322): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172629 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(328) " "Verilog HDL assignment warning at Proj.v(328): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172629 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(334) " "Verilog HDL assignment warning at Proj.v(334): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172629 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(340) " "Verilog HDL assignment warning at Proj.v(340): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172629 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(346) " "Verilog HDL assignment warning at Proj.v(346): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172629 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(352) " "Verilog HDL assignment warning at Proj.v(352): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172629 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(358) " "Verilog HDL assignment warning at Proj.v(358): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172629 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(364) " "Verilog HDL assignment warning at Proj.v(364): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172629 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(370) " "Verilog HDL assignment warning at Proj.v(370): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172629 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(376) " "Verilog HDL assignment warning at Proj.v(376): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172629 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(382) " "Verilog HDL assignment warning at Proj.v(382): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172629 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(388) " "Verilog HDL assignment warning at Proj.v(388): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172629 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(394) " "Verilog HDL assignment warning at Proj.v(394): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172630 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(400) " "Verilog HDL assignment warning at Proj.v(400): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172630 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(421) " "Verilog HDL assignment warning at Proj.v(421): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172630 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(437) " "Verilog HDL assignment warning at Proj.v(437): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172630 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(445) " "Verilog HDL assignment warning at Proj.v(445): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172630 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(457) " "Verilog HDL assignment warning at Proj.v(457): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172631 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(468) " "Verilog HDL assignment warning at Proj.v(468): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172631 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(480) " "Verilog HDL assignment warning at Proj.v(480): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172631 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(491) " "Verilog HDL assignment warning at Proj.v(491): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172631 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(503) " "Verilog HDL assignment warning at Proj.v(503): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172632 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(514) " "Verilog HDL assignment warning at Proj.v(514): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172632 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(526) " "Verilog HDL assignment warning at Proj.v(526): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172632 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(537) " "Verilog HDL assignment warning at Proj.v(537): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172632 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(549) " "Verilog HDL assignment warning at Proj.v(549): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172633 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(560) " "Verilog HDL assignment warning at Proj.v(560): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172633 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(573) " "Verilog HDL assignment warning at Proj.v(573): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172633 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(584) " "Verilog HDL assignment warning at Proj.v(584): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172634 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(597) " "Verilog HDL assignment warning at Proj.v(597): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172634 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(608) " "Verilog HDL assignment warning at Proj.v(608): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172634 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(621) " "Verilog HDL assignment warning at Proj.v(621): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172634 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(632) " "Verilog HDL assignment warning at Proj.v(632): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172635 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(645) " "Verilog HDL assignment warning at Proj.v(645): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172635 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(656) " "Verilog HDL assignment warning at Proj.v(656): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172635 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(669) " "Verilog HDL assignment warning at Proj.v(669): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172636 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(680) " "Verilog HDL assignment warning at Proj.v(680): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172636 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(683) " "Verilog HDL Case Statement warning at Proj.v(683): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 683 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172636 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(694) " "Verilog HDL Case Statement warning at Proj.v(694): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 694 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172636 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(707) " "Verilog HDL Case Statement warning at Proj.v(707): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 707 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172636 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(718) " "Verilog HDL Case Statement warning at Proj.v(718): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 718 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172636 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(731) " "Verilog HDL Case Statement warning at Proj.v(731): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 731 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172636 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(742) " "Verilog HDL Case Statement warning at Proj.v(742): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 742 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172636 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(755) " "Verilog HDL Case Statement warning at Proj.v(755): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 755 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172636 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(766) " "Verilog HDL Case Statement warning at Proj.v(766): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 766 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172636 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(779) " "Verilog HDL Case Statement warning at Proj.v(779): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 779 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172636 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(790) " "Verilog HDL Case Statement warning at Proj.v(790): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 790 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172636 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(803) " "Verilog HDL Case Statement warning at Proj.v(803): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 803 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172636 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(814) " "Verilog HDL Case Statement warning at Proj.v(814): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 814 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172636 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(827) " "Verilog HDL Case Statement warning at Proj.v(827): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 827 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172637 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(838) " "Verilog HDL Case Statement warning at Proj.v(838): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 838 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172637 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(851) " "Verilog HDL Case Statement warning at Proj.v(851): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 851 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172637 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(862) " "Verilog HDL Case Statement warning at Proj.v(862): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 862 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172637 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(875) " "Verilog HDL Case Statement warning at Proj.v(875): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 875 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172637 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(886) " "Verilog HDL Case Statement warning at Proj.v(886): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 886 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172637 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(899) " "Verilog HDL Case Statement warning at Proj.v(899): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 899 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172637 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(910) " "Verilog HDL Case Statement warning at Proj.v(910): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 910 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172637 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(923) " "Verilog HDL Case Statement warning at Proj.v(923): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 923 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172637 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Proj.v(934) " "Verilog HDL Case Statement warning at Proj.v(934): case item expression never matches the case expression" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 934 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1500425172637 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(958) " "Verilog HDL assignment warning at Proj.v(958): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172637 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(977) " "Verilog HDL assignment warning at Proj.v(977): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172638 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(981) " "Verilog HDL assignment warning at Proj.v(981): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172638 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(993) " "Verilog HDL assignment warning at Proj.v(993): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172638 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1005) " "Verilog HDL assignment warning at Proj.v(1005): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172638 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1024) " "Verilog HDL assignment warning at Proj.v(1024): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172639 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1028) " "Verilog HDL assignment warning at Proj.v(1028): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172639 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1040) " "Verilog HDL assignment warning at Proj.v(1040): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172639 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1052) " "Verilog HDL assignment warning at Proj.v(1052): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172640 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1062) " "Verilog HDL assignment warning at Proj.v(1062): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172640 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1088) " "Verilog HDL assignment warning at Proj.v(1088): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172641 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1095) " "Verilog HDL assignment warning at Proj.v(1095): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172641 "|Proj"}
{ "Warning" "WVRFX_VERI_DIVIDE_BY_ZERO" "Proj.v(1123) " "Verilog HDL warning at Proj.v(1123): expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1123 0 0 } }  } 0 10216 "Verilog HDL warning at %1!s!: expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." 0 0 "Analysis & Synthesis" 0 -1 1500425172641 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1128) " "Verilog HDL assignment warning at Proj.v(1128): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172641 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1130) " "Verilog HDL assignment warning at Proj.v(1130): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172641 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1136) " "Verilog HDL assignment warning at Proj.v(1136): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172641 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1162) " "Verilog HDL assignment warning at Proj.v(1162): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172642 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1163) " "Verilog HDL assignment warning at Proj.v(1163): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172642 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Proj.v(1169) " "Verilog HDL assignment warning at Proj.v(1169): truncated value with size 9 to match size of target (8)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172642 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Proj.v(1184) " "Verilog HDL assignment warning at Proj.v(1184): truncated value with size 9 to match size of target (8)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172642 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1224) " "Verilog HDL assignment warning at Proj.v(1224): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172643 "|Proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Proj.v(1226) " "Verilog HDL assignment warning at Proj.v(1226): truncated value with size 7 to match size of target (6)" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 1226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500425172644 "|Proj"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..8\] Proj.v(21) " "Output port \"LEDR\[17..8\]\" at Proj.v(21) has no driver" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500425172663 "|Proj"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6\] Proj.v(21) " "Output port \"LEDR\[6\]\" at Proj.v(21) has no driver" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500425172663 "|Proj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "Proj.v" "VGA" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500425172861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500425172869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500425172951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500425172956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425172957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425172957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425172957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425172957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425172957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425172957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425172957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425172957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425172957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425172957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425172957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425172957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425172957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425172957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425172957 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500425172957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/db/altsyncram_60g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500425173013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500425173013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500425173014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500425173070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500425173070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_60g1.tdf" "decode2" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/db/altsyncram_60g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500425173070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500425173122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500425173122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_60g1.tdf" "rden_decode_b" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/db/altsyncram_60g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500425173122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500425173175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500425173175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_60g1.tdf" "mux3" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/db/altsyncram_60g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500425173175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500425173183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500425173245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500425173253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425173253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425173253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425173253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425173253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425173253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425173253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425173253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425173253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425173253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425173253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500425173253 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500425173253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500425173257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:comb_9 " "Elaborating entity \"clock\" for hierarchy \"clock:comb_9\"" {  } { { "Proj.v" "comb_9" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500425173266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:H0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:H0\"" {  } { { "Proj.v" "H0" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500425173303 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1500425177409 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500425178083 "|Proj|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1500425178083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1500425178140 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1500425180015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1500425180645 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500425180645 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Proj.v" "" { Text "/courses/courses/cscb58s17/limcryst/PROJ/Project/Proj.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500425181033 "|Proj|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1500425181033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1502 " "Implemented 1502 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1500425181033 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1500425181033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1392 " "Implemented 1392 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1500425181033 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1500425181033 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1500425181033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1500425181033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1292 " "Peak virtual memory: 1292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500425181183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 18 20:46:21 2017 " "Processing ended: Tue Jul 18 20:46:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500425181183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500425181183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500425181183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500425181183 ""}
