HelpInfo,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\LEDTest\hdl\Main.vhd'.||Blink.srr(45);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blink.srr'/linenumber/45||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\LEDTest\component\work\Blink\Blink.vhd'.||Blink.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blink.srr'/linenumber/46||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Blink.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blink.srr'/linenumber/49||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.blink.rtl.||Blink.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blink.srr'/linenumber/50||Blink.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Blink\Blink.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.main.architecture_main.||Blink.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blink.srr'/linenumber/51||Main.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\Main.vhd'/linenumber/23
Implementation;Synthesis||CD638||@W:Signal signal_name1 is undriven. Either assign the signal a value or remove the signal declaration.||Blink.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blink.srr'/linenumber/52||Main.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\Main.vhd'/linenumber/33
Implementation;Synthesis||CD638||@W:Signal signal_name2 is undriven. Either assign the signal a value or remove the signal declaration.||Blink.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blink.srr'/linenumber/53||Main.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Main.vhd'/linenumber/34
Implementation;Synthesis||BN115||@N: Removing instance Main_0 (in view: work.Blink(rtl)) because it does not drive other instances.||Blink.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blink.srr'/linenumber/204||blink.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\Blink\Blink.vhd'/linenumber/59
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist Blink ||Blink.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blink.srr'/linenumber/205||null;null
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Blink.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blink.srr'/linenumber/229||null;null
Implementation;Place and Route;RootName:Blink
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||Blink_layout_log.log;liberoaction://open_report/file/Blink_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Blink
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Blink_generateBitstream.log;liberoaction://open_report/file/Blink_generateBitstream.log||(null);(null)
