{
 "session": {
  "name": "v++_link_vinc",
  "uuid": "cf33d287-ad15-424c-855f-06ed750a9e70",
  "description": "v++  -l -t hw -o vinc.xclbin -f xilinx_u200_xdma_201830_2 rtl_kernel_wizard_1.xo --config config.cfg ",
  "timestamp": "0",
  "report_file": {
   "scheme": "FILE",
   "host": "",
   "port": 0,
   "path": "/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/reports/link/v++_link_vinc_guidance.html",
   "query": "",
   "fragment": "",
   "media_type": "",
   "encoding": "",
   "data": ""
  },
  "proto_file": {
   "scheme": "FILE",
   "host": "",
   "port": 0,
   "path": "/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/v++_link_vinc_guidance.pb",
   "query": "",
   "fragment": "",
   "media_type": "",
   "encoding": "",
   "data": ""
  },
  "build_target": "",
  "config_files": [
   {
    "fileName": "config.cfg",
    "contents": "[connectivity]\nnk=rtl_kernel_wizard_1:1:vinc0\nslr=vinc0:SLR1\nsp=vinc0.m00_axi:DDR[2]\n\n[vivado]\nprop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore\nprop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore\nprop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true\nprop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore\nprop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore"
   }
  ]
 },
 "violation_count": 0,
 "waived_count": 0,
 "affirmation_count": 1,
 "affirmations": {
  "hashmap": {
   "1": {
    "id": 1,
    "rule_key": "SYSLINK-1",
    "examples": {
     "uri": []
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Created top level block diagram design dr.bd.tcl",
     "args": {
      "arg": [
       {
        "string_val": "dr.bd.tcl"
       }
      ]
     }
    },
    "categories": {},
    "extended_categories": {},
    "group": ""
   }
  }
 },
 "specs_affirmed": {
  "hashmap": {
   "SYSLINK-1": {
    "key": "SYSLINK-1",
    "full_name": "system_link Top Level BD Creation",
    "owner": "system_link",
    "raw_msg": "Created top level block diagram design %STR",
    "msg_abbrev": "",
    "msg_id": "0",
    "categories": {},
    "resolution_msg": "",
    "severity": "SEV_FATAL",
    "disposition": "ENABLED",
    "expects": "",
    "affirm_msg": "",
    "dynamic_categories": {},
    "extensible_categories": [],
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   }
  }
 }
}

