// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config12_s (
        ap_ready,
        p_read,
        p_read1,
        ap_return_0,
        ap_return_1
);


output   ap_ready;
input  [14:0] p_read;
input  [14:0] p_read1;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;

wire   [27:0] shl_ln_fu_48_p3;
wire   [27:0] add_ln1245_fu_56_p2;
wire   [27:0] shl_ln1171_1_fu_72_p3;
wire   [27:0] add_ln1245_1_fu_80_p2;

assign add_ln1245_1_fu_80_p2 = ($signed(shl_ln1171_1_fu_72_p3) + $signed(28'd264372224));

assign add_ln1245_fu_56_p2 = (shl_ln_fu_48_p3 + 28'd4063232);

assign ap_ready = 1'b1;

assign ap_return_0 = {{add_ln1245_fu_56_p2[27:12]}};

assign ap_return_1 = {{add_ln1245_1_fu_80_p2[27:12]}};

assign shl_ln1171_1_fu_72_p3 = {{p_read1}, {13'd0}};

assign shl_ln_fu_48_p3 = {{p_read}, {13'd0}};

endmodule //myproject_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config12_s
