{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726257843653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726257843654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 15:04:03 2024 " "Processing started: Fri Sep 13 15:04:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726257843654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726257843654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c tamagochi_fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c tamagochi_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726257843654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726257843741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726257843741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726257847814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726257847814 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Salida.v(19) " "Verilog HDL information at Salida.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "Salida.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/Salida.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726257847814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Salida.v 1 1 " "Found 1 design units, including 1 entities, in source file Salida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Salida " "Found entity 1: Salida" {  } { { "Salida.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/Salida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726257847814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726257847814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlLed.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlLed.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlLed " "Found entity 1: ControlLed" {  } { { "ControlLed.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/ControlLed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726257847815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726257847815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ContadorConTrigger.v 1 1 " "Found 1 design units, including 1 entities, in source file ContadorConTrigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorConTrigger " "Found entity 1: ContadorConTrigger" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/ContadorConTrigger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726257847815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726257847815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ContadorConEcho.v 1 1 " "Found 1 design units, including 1 entities, in source file ContadorConEcho.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorConEcho " "Found entity 1: ContadorConEcho" {  } { { "ContadorConEcho.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/ContadorConEcho.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726257847815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726257847815 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bucleEspera.v(177) " "Verilog HDL information at bucleEspera.v(177): always construct contains both blocking and non-blocking assignments" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 177 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726257847816 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bucleEspera.v(207) " "Verilog HDL information at bucleEspera.v(207): always construct contains both blocking and non-blocking assignments" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 207 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726257847816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bucleEspera.v 1 1 " "Found 1 design units, including 1 entities, in source file bucleEspera.v" { { "Info" "ISGN_ENTITY_NAME" "1 bucleEspera " "Found entity 1: bucleEspera" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726257847816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726257847816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topBtn.v 1 1 " "Found 1 design units, including 1 entities, in source file topBtn.v" { { "Info" "ISGN_ENTITY_NAME" "1 topBtn " "Found entity 1: topBtn" {  } { { "topBtn.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/topBtn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726257847816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726257847816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btnRT.v 1 1 " "Found 1 design units, including 1 entities, in source file btnRT.v" { { "Info" "ISGN_ENTITY_NAME" "1 btnRT " "Found entity 1: btnRT" {  } { { "btnRT.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/btnRT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726257847816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726257847816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btnAntirebote.v 1 1 " "Found 1 design units, including 1 entities, in source file btnAntirebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 btnAntirebote " "Found entity 1: btnAntirebote" {  } { { "btnAntirebote.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/btnAntirebote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726257847817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726257847817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.v 1 1 " "Found 1 design units, including 1 entities, in source file FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 tamagotchi_fsm " "Found entity 1: tamagotchi_fsm" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726257847817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726257847817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topBtn " "Elaborating entity \"topBtn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726257847839 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "btn_salud topBtn.v(98) " "Verilog HDL warning at topBtn.v(98): assignments to btn_salud create a combinational loop" {  } { { "topBtn.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/topBtn.v" 98 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1726257847840 "|topBtn"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "btn_hambre topBtn.v(99) " "Verilog HDL warning at topBtn.v(99): assignments to btn_hambre create a combinational loop" {  } { { "topBtn.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/topBtn.v" 99 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1726257847840 "|topBtn"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "btn_reset topBtn.v(100) " "Verilog HDL warning at topBtn.v(100): assignments to btn_reset create a combinational loop" {  } { { "topBtn.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/topBtn.v" 100 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1726257847840 "|topBtn"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "btn_test topBtn.v(101) " "Verilog HDL warning at topBtn.v(101): assignments to btn_test create a combinational loop" {  } { { "topBtn.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/topBtn.v" 101 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1726257847840 "|topBtn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btnAntirebote btnAntirebote:B_heal " "Elaborating entity \"btnAntirebote\" for hierarchy \"btnAntirebote:B_heal\"" {  } { { "topBtn.v" "B_heal" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/topBtn.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726257847840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 btnAntirebote.v(31) " "Verilog HDL assignment warning at btnAntirebote.v(31): truncated value with size 32 to match size of target (16)" {  } { { "btnAntirebote.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/btnAntirebote.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847840 "|topBtn|btnAntirebote:B_heal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btnRT btnRT:B_rst " "Elaborating entity \"btnRT\" for hierarchy \"btnRT:B_rst\"" {  } { { "topBtn.v" "B_rst" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/topBtn.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726257847841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 btnRT.v(19) " "Verilog HDL assignment warning at btnRT.v(19): truncated value with size 32 to match size of target (30)" {  } { { "btnRT.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/btnRT.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847841 "|topBtn|btnRT:B_rst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tamagotchi_fsm tamagotchi_fsm:U_tamagotchi " "Elaborating entity \"tamagotchi_fsm\" for hierarchy \"tamagotchi_fsm:U_tamagotchi\"" {  } { { "topBtn.v" "U_tamagotchi" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/topBtn.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726257847841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 FSM.v(53) " "Verilog HDL assignment warning at FSM.v(53): truncated value with size 32 to match size of target (23)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847842 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(62) " "Verilog HDL assignment warning at FSM.v(62): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847842 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(70) " "Verilog HDL assignment warning at FSM.v(70): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847842 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 FSM.v(76) " "Verilog HDL assignment warning at FSM.v(76): truncated value with size 4 to match size of target (2)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847842 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(78) " "Verilog HDL assignment warning at FSM.v(78): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847842 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 FSM.v(84) " "Verilog HDL assignment warning at FSM.v(84): truncated value with size 4 to match size of target (2)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847842 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(86) " "Verilog HDL assignment warning at FSM.v(86): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847842 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 FSM.v(92) " "Verilog HDL assignment warning at FSM.v(92): truncated value with size 4 to match size of target (2)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847842 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(94) " "Verilog HDL assignment warning at FSM.v(94): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847842 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 FSM.v(100) " "Verilog HDL assignment warning at FSM.v(100): truncated value with size 4 to match size of target (2)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847843 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(102) " "Verilog HDL assignment warning at FSM.v(102): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847843 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(110) " "Verilog HDL assignment warning at FSM.v(110): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847843 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM.v(112) " "Verilog HDL assignment warning at FSM.v(112): truncated value with size 32 to match size of target (8)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847843 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(119) " "Verilog HDL assignment warning at FSM.v(119): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847843 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM.v(121) " "Verilog HDL assignment warning at FSM.v(121): truncated value with size 32 to match size of target (8)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847843 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(128) " "Verilog HDL assignment warning at FSM.v(128): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847843 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM.v(130) " "Verilog HDL assignment warning at FSM.v(130): truncated value with size 32 to match size of target (8)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847843 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(137) " "Verilog HDL assignment warning at FSM.v(137): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847843 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM.v(139) " "Verilog HDL assignment warning at FSM.v(139): truncated value with size 32 to match size of target (8)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/FSM.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847843 "|topBtn|tamagotchi_fsm:U_tamagotchi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bucleEspera bucleEspera:U_bucleEspera " "Elaborating entity \"bucleEspera\" for hierarchy \"bucleEspera:U_bucleEspera\"" {  } { { "topBtn.v" "U_bucleEspera" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/topBtn.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726257847851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bucleEspera.v(157) " "Verilog HDL assignment warning at bucleEspera.v(157): truncated value with size 32 to match size of target (16)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bucleEspera.v(246) " "Verilog HDL assignment warning at bucleEspera.v(246): truncated value with size 32 to match size of target (3)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bucleEspera.v(325) " "Verilog HDL assignment warning at bucleEspera.v(325): truncated value with size 32 to match size of target (7)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bucleEspera.v(329) " "Verilog HDL assignment warning at bucleEspera.v(329): truncated value with size 32 to match size of target (4)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bucleEspera.v(331) " "Verilog HDL assignment warning at bucleEspera.v(331): truncated value with size 32 to match size of target (4)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bucleEspera.v(267) " "Verilog HDL Case Statement information at bucleEspera.v(267): all case item expressions in this case statement are onehot" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 267 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bucleEspera.v(350) " "Verilog HDL assignment warning at bucleEspera.v(350): truncated value with size 32 to match size of target (8)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bucleEspera.v(354) " "Verilog HDL assignment warning at bucleEspera.v(354): truncated value with size 32 to match size of target (8)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bucleEspera.v(365) " "Verilog HDL assignment warning at bucleEspera.v(365): truncated value with size 32 to match size of target (1)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bucleEspera.v(371) " "Verilog HDL assignment warning at bucleEspera.v(371): truncated value with size 32 to match size of target (4)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bucleEspera.v(346) " "Verilog HDL Case Statement information at bucleEspera.v(346): all case item expressions in this case statement are onehot" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 346 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bucleEspera.v(384) " "Verilog HDL assignment warning at bucleEspera.v(384): truncated value with size 32 to match size of target (8)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bucleEspera.v(395) " "Verilog HDL assignment warning at bucleEspera.v(395): truncated value with size 32 to match size of target (1)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.data_a 0 bucleEspera.v(92) " "Net \"config_memory.data_a\" at bucleEspera.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.waddr_a 0 bucleEspera.v(92) " "Net \"config_memory.waddr_a\" at bucleEspera.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cgram_addrs.data_a 0 bucleEspera.v(93) " "Net \"cgram_addrs.data_a\" at bucleEspera.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726257847866 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cgram_addrs.waddr_a 0 bucleEspera.v(93) " "Net \"cgram_addrs.waddr_a\" at bucleEspera.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726257847867 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.we_a 0 bucleEspera.v(92) " "Net \"config_memory.we_a\" at bucleEspera.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726257847867 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cgram_addrs.we_a 0 bucleEspera.v(93) " "Net \"cgram_addrs.we_a\" at bucleEspera.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726257847867 "|topBtn|bucleEspera:U_bucleEspera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:U_top " "Elaborating entity \"top\" for hierarchy \"top:U_top\"" {  } { { "topBtn.v" "U_top" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/topBtn.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726257847867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorConTrigger top:U_top\|ContadorConTrigger:U_trigger " "Elaborating entity \"ContadorConTrigger\" for hierarchy \"top:U_top\|ContadorConTrigger:U_trigger\"" {  } { { "top.v" "U_trigger" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726257847867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorConEcho top:U_top\|ContadorConEcho:U_echo " "Elaborating entity \"ContadorConEcho\" for hierarchy \"top:U_top\|ContadorConEcho:U_echo\"" {  } { { "top.v" "U_echo" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726257847868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlLed top:U_top\|ControlLed:U_led " "Elaborating entity \"ControlLed\" for hierarchy \"top:U_top\|ControlLed:U_led\"" {  } { { "top.v" "U_led" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726257847868 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "echo_duration ControlLed.v(18) " "Verilog HDL Always Construct warning at ControlLed.v(18): variable \"echo_duration\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlLed.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/ControlLed.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1726257847868 "|topBtn|top:U_top|ControlLed:U_led"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "echo_duration ControlLed.v(22) " "Verilog HDL Always Construct warning at ControlLed.v(22): variable \"echo_duration\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlLed.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/ControlLed.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1726257847868 "|topBtn|top:U_top|ControlLed:U_led"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux ControlLed.v(17) " "Verilog HDL Always Construct warning at ControlLed.v(17): inferring latch(es) for variable \"aux\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlLed.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/ControlLed.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726257847868 "|topBtn|top:U_top|ControlLed:U_led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux ControlLed.v(17) " "Inferred latch for \"aux\" at ControlLed.v(17)" {  } { { "ControlLed.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/ControlLed.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726257847868 "|topBtn|top:U_top|ControlLed:U_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Salida top:U_top\|Salida:U_salida " "Elaborating entity \"Salida\" for hierarchy \"top:U_top\|Salida:U_salida\"" {  } { { "top.v" "U_salida" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726257847869 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bucleEspera:U_bucleEspera\|cgram_addrs " "RAM logic \"bucleEspera:U_bucleEspera\|cgram_addrs\" is uninferred due to inappropriate RAM size" {  } { { "bucleEspera.v" "cgram_addrs" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 93 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1726257848406 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bucleEspera:U_bucleEspera\|config_memory " "RAM logic \"bucleEspera:U_bucleEspera\|config_memory\" is uninferred due to inappropriate RAM size" {  } { { "bucleEspera.v" "config_memory" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/bucleEspera.v" 92 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1726257848406 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1726257848406 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 /home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/db/tamagochi_fsm.ram0_bucleEspera_6c4d0a7a.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/db/tamagochi_fsm.ram0_bucleEspera_6c4d0a7a.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726257848406 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "an GND " "Pin \"an\" is stuck at GND" {  } { { "topBtn.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/topBtn.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726257848805 "|topBtn|an"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "topBtn.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/topBtn.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726257848805 "|topBtn|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726257848805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726257848863 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726257849632 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/output_files/tamagochi_fsm.map.smsg " "Generated suppressed messages file /home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/output_files/tamagochi_fsm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726257849678 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726257849736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726257849736 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_RST " "No output dependent on input pin \"btn_RST\"" {  } { { "topBtn.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/topBtn.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726257849811 "|topBtn|btn_RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_TST " "No output dependent on input pin \"btn_TST\"" {  } { { "topBtn.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/JJDiaz/Pruebas/topBtn.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726257849811 "|topBtn|btn_TST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1726257849811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "728 " "Implemented 728 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726257849812 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726257849812 ""} { "Info" "ICUT_CUT_TM_LCELLS" "699 " "Implemented 699 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726257849812 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726257849812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726257849821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 15:04:09 2024 " "Processing ended: Fri Sep 13 15:04:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726257849821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726257849821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726257849821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726257849821 ""}
