# //  Questa Sim-64
# //  Version 2020.3 linux_x86_64 Jul 12 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim DE1_SoC_tb 
# Start time: 11:37:16 on Jul 01,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.DE1_SoC_tb(fast)
# Loading work.DE1_SoC(fast)
# Loading work.gene_reset(fast)
# Loading work.ram(fast)
# Loading work.rom(fast)
# Loading work.RISC(fast)
# Loading work.register(fast)
# Loading work.register(fast__1)
# Loading work.register(fast__2)
# Loading work.register(fast__3)
# Loading work.IF(fast)
# Loading work.ID(fast)
# Loading work.EX(fast)
# Loading work.MEM(fast)
# Loading work.WB(fast)
add wave -position end sim:/DE1_SoC_tb/DE1_SoC_test/risc/IF_module/*
add wave -position end sim:/DE1_SoC_tb/DE1_SoC_test/risc/ID_module/*
add wave -position end sim:/DE1_SoC_tb/DE1_SoC_test/risc/EX_module/*
run
# ** Warning: (vsim-7) Failed to open readmem file "ram_data.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src_pipeline/ram.sv(62)
#    Time: 0 ns  Iteration: 0  Instance: /DE1_SoC_tb/DE1_SoC_test/ram_data
run
run
run
run
run
run
