\doxysection{TSC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_t_s_c___type_def}{}\label{struct_t_s_c___type_def}\index{TSC\_TypeDef@{TSC\_TypeDef}}


Touch Sensing Controller (TSC)  




{\ttfamily \#include $<$stm32l471xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a2eaed98d8be30aa1f577f65817e37b2d}{IOHCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_aeff4f7701e46bc9c662eff485349df74}{IOASCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_af63334a3c8d2a8672fb7b603e4832817}{IOSCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a86d0ebb96aba44d9cf4ca082924bd2e5}{IOCCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_a3e7f82c383f073dd71524bda07a7d76d}{IOGCSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_s_c___type_def_aa02a8b94021a40dfcbfb70f6f8b78979}{IOGXCR}} \mbox{[}8\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Touch Sensing Controller (TSC) 

\doxysubsection{Field Documentation}
\Hypertarget{struct_t_s_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\index{TSC\_TypeDef@{TSC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_t_s_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

TSC control register, Address offset\+: 0x00 \Hypertarget{struct_t_s_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\index{TSC\_TypeDef@{TSC\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \label{struct_t_s_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

TSC interrupt clear register, Address offset\+: 0x08 \Hypertarget{struct_t_s_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\index{TSC\_TypeDef@{TSC\_TypeDef}!IER@{IER}}
\index{IER@{IER}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \label{struct_t_s_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

TSC interrupt enable register, Address offset\+: 0x04 \Hypertarget{struct_t_s_c___type_def_aeff4f7701e46bc9c662eff485349df74}\index{TSC\_TypeDef@{TSC\_TypeDef}!IOASCR@{IOASCR}}
\index{IOASCR@{IOASCR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IOASCR}{IOASCR}}
{\footnotesize\ttfamily \label{struct_t_s_c___type_def_aeff4f7701e46bc9c662eff485349df74} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IOASCR}

TSC I/O analog switch control register, Address offset\+: 0x18 \Hypertarget{struct_t_s_c___type_def_a86d0ebb96aba44d9cf4ca082924bd2e5}\index{TSC\_TypeDef@{TSC\_TypeDef}!IOCCR@{IOCCR}}
\index{IOCCR@{IOCCR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IOCCR}{IOCCR}}
{\footnotesize\ttfamily \label{struct_t_s_c___type_def_a86d0ebb96aba44d9cf4ca082924bd2e5} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IOCCR}

TSC I/O channel control register, Address offset\+: 0x28 \Hypertarget{struct_t_s_c___type_def_a3e7f82c383f073dd71524bda07a7d76d}\index{TSC\_TypeDef@{TSC\_TypeDef}!IOGCSR@{IOGCSR}}
\index{IOGCSR@{IOGCSR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IOGCSR}{IOGCSR}}
{\footnotesize\ttfamily \label{struct_t_s_c___type_def_a3e7f82c383f073dd71524bda07a7d76d} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IOGCSR}

TSC I/O group control status register, Address offset\+: 0x30 \Hypertarget{struct_t_s_c___type_def_aa02a8b94021a40dfcbfb70f6f8b78979}\index{TSC\_TypeDef@{TSC\_TypeDef}!IOGXCR@{IOGXCR}}
\index{IOGXCR@{IOGXCR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IOGXCR}{IOGXCR}}
{\footnotesize\ttfamily \label{struct_t_s_c___type_def_aa02a8b94021a40dfcbfb70f6f8b78979} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IOGXCR\mbox{[}8\mbox{]}}

TSC I/O group x counter register, Address offset\+: 0x34-\/50 \Hypertarget{struct_t_s_c___type_def_a2eaed98d8be30aa1f577f65817e37b2d}\index{TSC\_TypeDef@{TSC\_TypeDef}!IOHCR@{IOHCR}}
\index{IOHCR@{IOHCR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IOHCR}{IOHCR}}
{\footnotesize\ttfamily \label{struct_t_s_c___type_def_a2eaed98d8be30aa1f577f65817e37b2d} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IOHCR}

TSC I/O hysteresis control register, Address offset\+: 0x10 \Hypertarget{struct_t_s_c___type_def_af63334a3c8d2a8672fb7b603e4832817}\index{TSC\_TypeDef@{TSC\_TypeDef}!IOSCR@{IOSCR}}
\index{IOSCR@{IOSCR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IOSCR}{IOSCR}}
{\footnotesize\ttfamily \label{struct_t_s_c___type_def_af63334a3c8d2a8672fb7b603e4832817} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IOSCR}

TSC I/O sampling control register, Address offset\+: 0x20 \Hypertarget{struct_t_s_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\index{TSC\_TypeDef@{TSC\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \label{struct_t_s_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

TSC interrupt status register, Address offset\+: 0x0C \Hypertarget{struct_t_s_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}\index{TSC\_TypeDef@{TSC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_t_s_c___type_def_ac4ac04e673b5b8320d53f7b0947db902} 
uint32\+\_\+t RESERVED1}

Reserved, Address offset\+: 0x14 \Hypertarget{struct_t_s_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}\index{TSC\_TypeDef@{TSC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \label{struct_t_s_c___type_def_a4c9b972a304c0e08ca27cbe57627c496} 
uint32\+\_\+t RESERVED2}

Reserved, Address offset\+: 0x1C \Hypertarget{struct_t_s_c___type_def_af2b40c5e36a5e861490988275499e158}\index{TSC\_TypeDef@{TSC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \label{struct_t_s_c___type_def_af2b40c5e36a5e861490988275499e158} 
uint32\+\_\+t RESERVED3}

Reserved, Address offset\+: 0x24 \Hypertarget{struct_t_s_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}\index{TSC\_TypeDef@{TSC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!TSC\_TypeDef@{TSC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily \label{struct_t_s_c___type_def_ac0018930ee9f18afda25b695b9a4ec16} 
uint32\+\_\+t RESERVED4}

Reserved, Address offset\+: 0x2C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{stm32l471xx_8h}{stm32l471xx.\+h}}\end{DoxyCompactItemize}
