// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2022 NXP
 */

/dts-v1/;

#include "imx93.dtsi"

&ele_fw2 {
	memory-region = <&ele_reserved>;
};

/ {
	model = "Somlabs VisionSOM-IMX93";
	compatible = "somlabs,visionsom-imx93", "fsl,imx93";

	chosen {
		stdout-path = &lpuart1;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0 0x80000000 0 0x40000000>;
			size = <0 0x10000000>;
			linux,cma-default;
		};

		ethosu_mem: ethosu_region@C0000000 {
			compatible = "shared-dma-pool";
			reusable;
			reg = <0x0 0xC0000000 0x0 0x10000000>;
		};

		vdev0vring0: vdev0vring0@a4000000 {
			reg = <0 0xa4000000 0 0x8000>;
			no-map;
		};

		vdev0vring1: vdev0vring1@a4008000 {
			reg = <0 0xa4008000 0 0x8000>;
			no-map;
		};

		vdev1vring0: vdev1vring0@a4010000 {
			reg = <0 0xa4010000 0 0x8000>;
			no-map;
		};

		vdev1vring1: vdev1vring1@a4018000 {
			reg = <0 0xa4018000 0 0x8000>;
			no-map;
		};

		rsc_table: rsc-table@2021e000 {
			reg = <0 0x2021e000 0 0x1000>;
			no-map;
		};

		vdevbuffer: vdevbuffer@a4020000 {
			compatible = "shared-dma-pool";
			reg = <0 0xa4020000 0 0x100000>;
			no-map;
		};

		ele_reserved: ele-reserved@a4120000 {
			compatible = "shared-dma-pool";
			reg = <0 0xa4120000 0 0x100000>;
			no-map;
		};
	};

	ethosu {
		compatible = "arm,ethosu";
		fsl,cm33-proc = <&cm33>;
		memory-region = <&ethosu_mem>;
		power-domains = <&mlmix>;
	};

	reg_vref_1v8: regulator-adc-vref {
		compatible = "regulator-fixed";
		regulator-name = "vref_1v8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	wlan_pwrseq: usdhc3_pwrseq {
		compatible = "mmc-pwrseq-simple";
		reset-gpios = <&gpio2 29 GPIO_ACTIVE_LOW>;	// WLAN-EN
	};

        leds {      /* dedicated led for system status */
                compatible = "gpio-leds";
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_gpio_led>;

                status {
                        label = "status";
                        gpios = <&gpio1 10 0>;
                        linux,default-trigger = "heartbeat";
                };
        };
};

&sai1 {
	#sound-dai-cells = <0>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_sai1>;
	pinctrl-1 = <&pinctrl_sai1_sleep>;
	assigned-clocks = <&clk IMX93_CLK_SAI1>;
	assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>;
	assigned-clock-rates = <12288000>;
	fsl,sai-mclk-direction-output;
	status = "disabled";
};

&adc1 {
	vref-supply = <&reg_vref_1v8>;
	status = "okay";
};

&cm33 {
	mbox-names = "tx", "rx", "rxdb";
	mboxes = <&mu1 0 1>,
		 <&mu1 1 1>,
		 <&mu1 3 1>;
	memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>,
			<&vdev1vring0>, <&vdev1vring1>, <&rsc_table>;
	fsl,startup-delay-ms = <500>;
	status = "okay";
};

&dphy {
	status = "okay";
};

&flexcan1 {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_flexcan1>;
	pinctrl-1 = <&pinctrl_flexcan1_sleep>;
	// xceiver-supply = <&reg_can2_stby>;
	status = "okay";
};

&mu1 {
	status = "okay";
};

&mu2 {
	status = "okay";
};

&lcdif {
	status = "okay";
	assigned-clock-rates = <445333333>, <148444444>, <400000000>, <133333333>;
};

&lpm {
	soc-supply = <&buck1>;
	status = "okay";
};

&lpi2c1 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c1>;
	pinctrl-1 = <&pinctrl_lpi2c1>;
	status = "okay";

	pmic@25 {
		compatible = "nxp,pca9451a";
		reg = <0x25>;
		interrupt-parent = <&gpio2>;
		interrupts = <24 IRQ_TYPE_EDGE_FALLING>;

		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pmic_int>;

		regulators {
			buck1: BUCK1 {
				regulator-name = "BUCK1";
				regulator-min-microvolt = <650000>;
				regulator-max-microvolt = <2237500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck2: BUCK2 {
				regulator-name = "BUCK2";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck4: BUCK4{
				regulator-name = "BUCK4";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5: BUCK5{
				regulator-name = "BUCK5";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6: BUCK6 {
				regulator-name = "BUCK6";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1: LDO1 {
				regulator-name = "LDO1";
				regulator-min-microvolt = <1600000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4: LDO4 {
				regulator-name = "LDO4";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5: LDO5 {
				regulator-name = "LDO5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};

};

&lpi2c2 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c2>;
	pinctrl-1 = <&pinctrl_lpi2c2>;
	status = "okay";

};

&lpi2c8 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c8>;
	pinctrl-1 = <&pinctrl_lpi2c8>;
	status = "disabled";
};

&lpuart1 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&lpuart3 {
	#address-cells = <1>;
	#size-cells = <0>;
	/* BT */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>, <&pinctrl_bt_ctrl>;
	status = "okay";

	bluetooth {
		compatible = "brcm,bcm43438-bt";
		max-speed = <3000000>;
		shutdown-gpios = <&gpio2 28 GPIO_ACTIVE_HIGH>;
	};
};

&media_blk_ctrl {
	status = "okay";
};

&usdhc1 {       /* on board eMMC */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&usdhc2 {       /* SDIO exposed on SODIMM - disabled by default */
	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	pinctrl-3 = <&pinctrl_usdhc2_sleep>;
	// vmmc-supply = <&reg_usdhc2_vmmc>;
	bus-width = <4>;
	status = "disabled";
};

&usdhc3 {       /* on-board WiFi module Murata 1YN */
	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
	pinctrl-0 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>, <&pinctrl_usdhc3_wlan>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>, <&pinctrl_usdhc3_wlan>;
	pinctrl-3 = <&pinctrl_usdhc3_sleep>, <&pinctrl_usdhc3_wlan>;
	bus-width = <4>;
	pm-ignore-notify;
	keep-power-in-suspend;
	non-removable;
	wakeup-source;
	mmc-pwrseq = <&wlan_pwrseq>;
	cap-power-off-card;
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;

	brcmf: bcrmf@1 {
		reg = <1>;
		compatible = "brcm,bcm4329-fmac";
	};
};

&wdog3 {
	status = "okay";
};

&iomuxc {
	pinctrl_gpio_led: gpioledgrp {
		fsl,pins = <
			MX93_PAD_PDM_BIT_STREAM1__GPIO1_IO10			0x31e
		>;
	};

	pinctrl_pmic_int: pmicintgrp {
		fsl,pins = <
			MX93_PAD_GPIO_IO24__GPIO2_IO24				0x31e
		>;
	};

	pinctrl_eqos: eqosgrp {
		fsl,pins = <
			MX93_PAD_ENET1_MDC__ENET_QOS_MDC			0x57e
			MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO			0x57e
			MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0			0x57e
			MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1			0x57e
			MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2			0x57e
			MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3			0x57e
			MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK	0x58e
			MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL		0x57e
			MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0			0x57e
			MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1			0x57e
			MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2			0x57e
			MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3			0x57e
			MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x58e
			MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL		0x57e
		>;
	};

	pinctrl_eqos_sleep: eqosgrpsleep {
		fsl,pins = <
			MX93_PAD_ENET1_MDC__GPIO4_IO00				0x31e
			MX93_PAD_ENET1_MDIO__GPIO4_IO01				0x31e
			MX93_PAD_ENET1_RD0__GPIO4_IO10                          0x31e
			MX93_PAD_ENET1_RD1__GPIO4_IO11				0x31e
			MX93_PAD_ENET1_RD2__GPIO4_IO12				0x31e
			MX93_PAD_ENET1_RD3__GPIO4_IO13				0x31e
			MX93_PAD_ENET1_RXC__GPIO4_IO09                          0x31e
			MX93_PAD_ENET1_RX_CTL__GPIO4_IO08			0x31e
			MX93_PAD_ENET1_TD0__GPIO4_IO05                          0x31e
			MX93_PAD_ENET1_TD1__GPIO4_IO04                          0x31e
			MX93_PAD_ENET1_TD2__GPIO4_IO03				0x31e
			MX93_PAD_ENET1_TD3__GPIO4_IO02				0x31e
			MX93_PAD_ENET1_TXC__GPIO4_IO07                          0x31e
			MX93_PAD_ENET1_TX_CTL__GPIO4_IO06                       0x31e
		>;
	};

	pinctrl_eqos_phyctrl: eqosgrp_phyctrl {
		fsl,pins = <
			MX93_PAD_CCM_CLKO3__GPIO4_IO28				0x31e	/* RESET */
			MX93_PAD_CCM_CLKO4__GPIO4_IO29				0x31e	/* interrupt */
		>;
	};

	pinctrl_fec: fecgrp {
		fsl,pins = <
			MX93_PAD_ENET2_MDC__ENET1_MDC				0x57e
			MX93_PAD_ENET2_MDIO__ENET1_MDIO				0x57e
			MX93_PAD_ENET2_RD0__ENET1_RGMII_RD0			0x57e
			MX93_PAD_ENET2_RD1__ENET1_RGMII_RD1			0x57e
			MX93_PAD_ENET2_RD2__ENET1_RGMII_RD2			0x57e
			MX93_PAD_ENET2_RD3__ENET1_RGMII_RD3			0x57e
			MX93_PAD_ENET2_RXC__ENET1_RGMII_RXC			0x58e
			MX93_PAD_ENET2_RX_CTL__ENET1_RGMII_RX_CTL		0x57e
			MX93_PAD_ENET2_TD0__ENET1_RGMII_TD0			0x57e
			MX93_PAD_ENET2_TD1__ENET1_RGMII_TD1			0x57e
			MX93_PAD_ENET2_TD2__ENET1_RGMII_TD2			0x57e
			MX93_PAD_ENET2_TD3__ENET1_RGMII_TD3			0x57e
			MX93_PAD_ENET2_TXC__ENET1_RGMII_TXC			0x58e
			MX93_PAD_ENET2_TX_CTL__ENET1_RGMII_TX_CTL		0x57e
		>;
	};

	pinctrl_fec_sleep: fecsleepgrp {
		fsl,pins = <
			MX93_PAD_ENET2_MDC__GPIO4_IO14				0x51e
			MX93_PAD_ENET2_MDIO__GPIO4_IO15				0x51e
			MX93_PAD_ENET2_RD0__GPIO4_IO24				0x51e
			MX93_PAD_ENET2_RD1__GPIO4_IO25				0x51e
			MX93_PAD_ENET2_RD2__GPIO4_IO26				0x51e
			MX93_PAD_ENET2_RD3__GPIO4_IO27				0x51e
			MX93_PAD_ENET2_RXC__GPIO4_IO23				0x51e
			MX93_PAD_ENET2_RX_CTL__GPIO4_IO22			0x51e
			MX93_PAD_ENET2_TD0__GPIO4_IO19				0x51e
			MX93_PAD_ENET2_TD1__GPIO4_IO18				0x51e
			MX93_PAD_ENET2_TD2__GPIO4_IO17				0x51e
			MX93_PAD_ENET2_TD3__GPIO4_IO16				0x51e
			MX93_PAD_ENET2_TXC__GPIO4_IO21				0x51e
			MX93_PAD_ENET2_TX_CTL__GPIO4_IO20			0x51e
		>;
	};

	pinctrl_fec_phyctrl: fecgrp_phyctrl {
		fsl,pins = <
			MX93_PAD_CCM_CLKO1__GPIO3_IO26				0x31e	/* RESET */
			MX93_PAD_CCM_CLKO2__GPIO3_IO27				0x31e	/* interrupt */
		>;
	};

	pinctrl_flexcan1: flexcan1grp {
		fsl,pins = <
			MX93_PAD_PDM_CLK__CAN1_TX				0x139e
			MX93_PAD_PDM_BIT_STREAM0__CAN1_RX			0x139e
		>;
	};

	pinctrl_flexcan1_sleep: flexcan1sleepgrp {
		fsl,pins = <
			MX93_PAD_PDM_CLK__GPIO1_IO08				0x31e
			MX93_PAD_PDM_BIT_STREAM0__GPIO1_IO09			0x31e
		>;
	};

	pinctrl_lpi2c1: lpi2c1grp {
		fsl,pins = <
			MX93_PAD_I2C1_SCL__LPI2C1_SCL				0x40000b9e
			MX93_PAD_I2C1_SDA__LPI2C1_SDA				0x40000b9e
		>;
	};

	pinctrl_lpi2c2: lpi2c2grp {
		fsl,pins = <
			MX93_PAD_I2C2_SCL__LPI2C2_SCL				0x40000b9e
			MX93_PAD_I2C2_SDA__LPI2C2_SDA				0x40000b9e
		>;
	};

	pinctrl_lpi2c8: lpi2c8grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO12__LPI2C8_SDA				0x40000b9e
			MX93_PAD_GPIO_IO13__LPI2C8_SCL				0x40000b9e
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX93_PAD_UART1_RXD__LPUART1_RX				0x31e
			MX93_PAD_UART1_TXD__LPUART1_TX				0x31e
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO14__LPUART3_TX				0x31e
			MX93_PAD_GPIO_IO15__LPUART3_RX				0x31e
			MX93_PAD_GPIO_IO16__LPUART3_CTS_B			0x31e
			MX93_PAD_GPIO_IO17__LPUART3_RTS_B			0x31e
		>;
	};

	pinctrl_uart5: uart5grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO00__LPUART5_TX				0x31e
			MX93_PAD_GPIO_IO01__LPUART5_RX				0x31e
			MX93_PAD_GPIO_IO02__LPUART5_CTS_B			0x31e
			MX93_PAD_GPIO_IO03__LPUART5_RTS_B			0x31e
		>;
	};

	pinctrl_bt_ctrl: btctrlgrp {
		fsl,pins = <
			MX93_PAD_GPIO_IO28__GPIO2_IO28				0x31e	/* BT_ENABLE */
			MX93_PAD_GPIO_IO25__GPIO2_IO25				0x31e	/* BT_DEV_WAKE */
			MX93_PAD_GPIO_IO26__GPIO2_IO26				0x31e	/* BT_H_WAKE */
		>;
	};



	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK				0x1582
			MX93_PAD_SD1_CMD__USDHC1_CMD				0x40001382
			MX93_PAD_SD1_DATA0__USDHC1_DATA0			0x40001382
			MX93_PAD_SD1_DATA1__USDHC1_DATA1			0x40001382
			MX93_PAD_SD1_DATA2__USDHC1_DATA2			0x40001382
			MX93_PAD_SD1_DATA3__USDHC1_DATA3			0x40001382
			MX93_PAD_SD1_DATA4__USDHC1_DATA4			0x40001382
			MX93_PAD_SD1_DATA5__USDHC1_DATA5			0x40001382
			MX93_PAD_SD1_DATA6__USDHC1_DATA6			0x40001382
			MX93_PAD_SD1_DATA7__USDHC1_DATA7			0x40001382
			MX93_PAD_SD1_STROBE__USDHC1_STROBE			0x1582
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK				0x158e
			MX93_PAD_SD1_CMD__USDHC1_CMD				0x4000138e
			MX93_PAD_SD1_DATA0__USDHC1_DATA0			0x4000138e
			MX93_PAD_SD1_DATA1__USDHC1_DATA1			0x4000138e
			MX93_PAD_SD1_DATA2__USDHC1_DATA2			0x4000138e
			MX93_PAD_SD1_DATA3__USDHC1_DATA3			0x4000138e
			MX93_PAD_SD1_DATA4__USDHC1_DATA4			0x4000138e
			MX93_PAD_SD1_DATA5__USDHC1_DATA5			0x4000138e
			MX93_PAD_SD1_DATA6__USDHC1_DATA6			0x4000138e
			MX93_PAD_SD1_DATA7__USDHC1_DATA7			0x4000138e
			MX93_PAD_SD1_STROBE__USDHC1_STROBE			0x158e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK				0x15fe
			MX93_PAD_SD1_CMD__USDHC1_CMD				0x400013fe
			MX93_PAD_SD1_DATA0__USDHC1_DATA0			0x400013fe
			MX93_PAD_SD1_DATA1__USDHC1_DATA1			0x400013fe
			MX93_PAD_SD1_DATA2__USDHC1_DATA2			0x400013fe
			MX93_PAD_SD1_DATA3__USDHC1_DATA3			0x400013fe
			MX93_PAD_SD1_DATA4__USDHC1_DATA4			0x400013fe
			MX93_PAD_SD1_DATA5__USDHC1_DATA5			0x400013fe
			MX93_PAD_SD1_DATA6__USDHC1_DATA6			0x400013fe
			MX93_PAD_SD1_DATA7__USDHC1_DATA7			0x400013fe
			MX93_PAD_SD1_STROBE__USDHC1_STROBE			0x15fe
		>;
	};

	pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
		fsl,pins = <
			MX93_PAD_SD2_RESET_B__GPIO3_IO07	0x31e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX93_PAD_SD2_CLK__USDHC2_CLK				0x1582
			MX93_PAD_SD2_CMD__USDHC2_CMD				0x40001382
			MX93_PAD_SD2_DATA0__USDHC2_DATA0			0x40001382
			MX93_PAD_SD2_DATA1__USDHC2_DATA1			0x40001382
			MX93_PAD_SD2_DATA2__USDHC2_DATA2			0x40001382
			MX93_PAD_SD2_DATA3__USDHC2_DATA3			0x40001382
			MX93_PAD_SD2_VSELECT__USDHC2_VSELECT			0x51e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
		fsl,pins = <
			MX93_PAD_SD2_CLK__USDHC2_CLK				0x158e
			MX93_PAD_SD2_CMD__USDHC2_CMD				0x4000138e
			MX93_PAD_SD2_DATA0__USDHC2_DATA0			0x4000138e
			MX93_PAD_SD2_DATA1__USDHC2_DATA1			0x4000138e
			MX93_PAD_SD2_DATA2__USDHC2_DATA2			0x4000138e
			MX93_PAD_SD2_DATA3__USDHC2_DATA3			0x4000138e
			MX93_PAD_SD2_VSELECT__USDHC2_VSELECT			0x51e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
		fsl,pins = <
			MX93_PAD_SD2_CLK__USDHC2_CLK				0x15fe
			MX93_PAD_SD2_CMD__USDHC2_CMD				0x400013fe
			MX93_PAD_SD2_DATA0__USDHC2_DATA0			0x400013fe
			MX93_PAD_SD2_DATA1__USDHC2_DATA1			0x400013fe
			MX93_PAD_SD2_DATA2__USDHC2_DATA2			0x400013fe
			MX93_PAD_SD2_DATA3__USDHC2_DATA3			0x400013fe
			MX93_PAD_SD2_VSELECT__USDHC2_VSELECT			0x51e
		>;
	};

	pinctrl_usdhc2_sleep: usdhc2grpsleep {
		fsl,pins = <
			MX93_PAD_SD2_CLK__GPIO3_IO01				0x51e
			MX93_PAD_SD2_CMD__GPIO3_IO02				0x51e
			MX93_PAD_SD2_DATA0__GPIO3_IO03				0x51e
			MX93_PAD_SD2_DATA1__GPIO3_IO04				0x51e
			MX93_PAD_SD2_DATA2__GPIO3_IO05				0x51e
			MX93_PAD_SD2_DATA3__GPIO3_IO06				0x51e
			MX93_PAD_SD2_VSELECT__GPIO3_IO19			0x51e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX93_PAD_SD3_CLK__USDHC3_CLK				0x1582
			MX93_PAD_SD3_CMD__USDHC3_CMD				0x40001382
			MX93_PAD_SD3_DATA0__USDHC3_DATA0			0x40001382
			MX93_PAD_SD3_DATA1__USDHC3_DATA1			0x40001382
			MX93_PAD_SD3_DATA2__USDHC3_DATA2			0x40001382
			MX93_PAD_SD3_DATA3__USDHC3_DATA3			0x40001382
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
		fsl,pins = <
			MX93_PAD_SD3_CLK__USDHC3_CLK				0x158e
			MX93_PAD_SD3_CMD__USDHC3_CMD				0x4000138e
			MX93_PAD_SD3_DATA0__USDHC3_DATA0			0x4000138e
			MX93_PAD_SD3_DATA1__USDHC3_DATA1			0x4000138e
			MX93_PAD_SD3_DATA2__USDHC3_DATA2			0x4000138e
			MX93_PAD_SD3_DATA3__USDHC3_DATA3			0x4000138e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
		fsl,pins = <
			MX93_PAD_SD3_CLK__USDHC3_CLK				0x15fe
			MX93_PAD_SD3_CMD__USDHC3_CMD				0x400013fe
			MX93_PAD_SD3_DATA0__USDHC3_DATA0			0x400013fe
			MX93_PAD_SD3_DATA1__USDHC3_DATA1			0x400013fe
			MX93_PAD_SD3_DATA2__USDHC3_DATA2			0x400013fe
			MX93_PAD_SD3_DATA3__USDHC3_DATA3			0x400013fe
		>;
	};

	pinctrl_usdhc3_sleep: usdhc3grpsleep {
		fsl,pins = <
			MX93_PAD_SD3_CLK__GPIO3_IO20				0x31e
			MX93_PAD_SD3_CMD__GPIO3_IO21				0x31e
			MX93_PAD_SD3_DATA0__GPIO3_IO22				0x31e
			MX93_PAD_SD3_DATA1__GPIO3_IO23				0x31e
			MX93_PAD_SD3_DATA2__GPIO3_IO24				0x31e
			MX93_PAD_SD3_DATA3__GPIO3_IO25				0x31e
		>;
	};

	pinctrl_usdhc3_wlan: usdhc3wlangrp {
		fsl,pins = <
			MX93_PAD_GPIO_IO29__GPIO2_IO29				0x31e	/* WLAN-EN */
		>;
	};

	pinctrl_sai1: sai1grp {
		fsl,pins = <
			MX93_PAD_SAI1_TXC__SAI1_TX_BCLK				0x31e
			MX93_PAD_SAI1_TXFS__SAI1_TX_SYNC			0x31e
			MX93_PAD_SAI1_TXD0__SAI1_TX_DATA00			0x31e
			MX93_PAD_SAI1_RXD0__SAI1_RX_DATA00			0x31e
			MX93_PAD_UART2_RXD__SAI1_MCLK				0x31e
		>;
	};

	pinctrl_sai1_sleep: sai1grpsleep {
		fsl,pins = <
			MX93_PAD_SAI1_TXC__GPIO1_IO12				0x51e
			MX93_PAD_SAI1_TXFS__GPIO1_IO11				0x51e
			MX93_PAD_SAI1_TXD0__GPIO1_IO13				0x51e
			MX93_PAD_SAI1_RXD0__GPIO1_IO14				0x51e
			MX93_PAD_UART2_RXD__GPIO1_IO06				0x51e
		>;
	};
};
