ARM,VAR_0
IS_ERR,FUNC_0
PLL1_SW,VAR_1
PLL1_SYS,VAR_2
PLL2_BUS,VAR_3
PLL2_PFD2_396M,VAR_4
PTR_ERR,FUNC_1
SECONDARY_SEL,VAR_5
STEP,VAR_6
arm_reg,VAR_7
clk_disable_unprepare,FUNC_2
clk_get_rate,FUNC_3
clk_prepare_enable,FUNC_4
clk_set_parent,FUNC_5
clk_set_rate,FUNC_6
clks,VAR_8
cpu_dev,VAR_9
dev_dbg,FUNC_7
dev_err,FUNC_8
dev_pm_opp_find_freq_ceil,FUNC_9
dev_pm_opp_get_voltage,FUNC_10
dev_pm_opp_put,FUNC_11
dev_warn,FUNC_12
freq_table,VAR_10
imx6_soc_volt,VAR_11
of_machine_is_compatible,FUNC_13
pu_reg,VAR_12
regulator_get_voltage,FUNC_14
regulator_set_voltage_tol,FUNC_15
soc_reg,VAR_13
imx6q_set_target,FUNC_16
policy,VAR_14
index,VAR_15
opp,VAR_16
freq_hz,VAR_17
volt,VAR_18
volt_old,VAR_19
old_freq,VAR_20
new_freq,VAR_21
pll1_sys_temp_enabled,VAR_22
ret,VAR_23
ret1,VAR_24
