<stg><name>conv1d_0</name>


<trans_list>

<trans id="177" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:3 %store_ln25 = store i11 0, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:4 %store_ln25 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:5 %store_ln25 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln25 = br void %VITIS_LOOP_30_3

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_30_3:0 %indvar_flatten_load = load i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_30_3:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_3:2 %icmp_ln25 = icmp_eq  i11 %indvar_flatten_load, i11 1888

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_30_3:3 %add_ln25 = add i11 %indvar_flatten_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_30_3:4 %br_ln25 = br i1 %icmp_ln25, void %for.inc35, void %for.end37

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc35:0 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc35:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc35:4 %icmp_ln27 = icmp_eq  i5 %j_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc35:5 %select_ln25 = select i1 %icmp_ln27, i5 0, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc35:6 %add_ln34 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc35:7 %select_ln25_1 = select i1 %icmp_ln27, i7 %add_ln34, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
for.inc35:8 %tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln25_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
for.inc35:9 %zext_ln25 = zext i7 %select_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:10 %input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="7">
<![CDATA[
for.inc35:11 %input_0_load = load i7 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc35:12 %add_ln34_1 = add i7 %i_load, i7 2

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc35:13 %select_ln25_2 = select i1 %icmp_ln27, i7 %add_ln34_1, i7 %add_ln34

]]></Node>
<StgValue><ssdm name="select_ln25_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="7">
<![CDATA[
for.inc35:14 %zext_ln25_1 = zext i7 %select_ln25_2

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:15 %input_0_addr_1 = getelementptr i32 %input_0, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="input_0_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
for.inc35:16 %input_0_load_1 = load i7 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc35:17 %add_ln34_2 = add i7 %i_load, i7 3

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc35:18 %select_ln25_3 = select i1 %icmp_ln27, i7 %add_ln34_2, i7 %add_ln34_1

]]></Node>
<StgValue><ssdm name="select_ln25_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="5">
<![CDATA[
for.inc35:23 %j_cast = zext i5 %select_ln25

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="5">
<![CDATA[
for.inc35:24 %zext_ln37 = zext i5 %select_ln25

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc35:25 %add_ln37 = add i11 %tmp_7, i11 %zext_ln37

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:29 %conv1d_0_weights_0_0_addr = getelementptr i32 %conv1d_0_weights_0_0, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_0_0_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4">
<![CDATA[
for.inc35:30 %conv1d_0_weights_0_0_load = load i4 %conv1d_0_weights_0_0_addr

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_0_0_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:33 %conv1d_0_weights_1_0_addr = getelementptr i32 %conv1d_0_weights_1_0, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_1_0_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
for.inc35:34 %conv1d_0_weights_1_0_load = load i4 %conv1d_0_weights_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_1_0_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:37 %conv1d_0_weights_2_0_addr = getelementptr i32 %conv1d_0_weights_2_0, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_2_0_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
for.inc35:38 %conv1d_0_weights_2_0_load = load i4 %conv1d_0_weights_2_0_addr

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_2_0_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc35:54 %add_ln27 = add i5 %select_ln25, i5 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35:55 %store_ln27 = store i11 %add_ln25, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35:56 %store_ln27 = store i7 %select_ln25_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35:57 %store_ln27 = store i5 %add_ln27, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="7">
<![CDATA[
for.inc35:11 %input_0_load = load i7 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
for.inc35:16 %input_0_load_1 = load i7 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="7">
<![CDATA[
for.inc35:19 %zext_ln25_2 = zext i7 %select_ln25_3

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:20 %input_0_addr_2 = getelementptr i32 %input_0, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="input_0_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
for.inc35:21 %input_0_load_2 = load i7 %input_0_addr_2

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4">
<![CDATA[
for.inc35:30 %conv1d_0_weights_0_0_load = load i4 %conv1d_0_weights_0_0_addr

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_0_0_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
for.inc35:34 %conv1d_0_weights_1_0_load = load i4 %conv1d_0_weights_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_1_0_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
for.inc35:38 %conv1d_0_weights_2_0_load = load i4 %conv1d_0_weights_2_0_addr

]]></Node>
<StgValue><ssdm name="conv1d_0_weights_2_0_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
for.inc35:21 %input_0_load_2 = load i7 %input_0_addr_2

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:31 %mul = fmul i32 %input_0_load, i32 %conv1d_0_weights_0_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:35 %mul_1 = fmul i32 %input_0_load_1, i32 %conv1d_0_weights_1_0_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="80" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:31 %mul = fmul i32 %input_0_load, i32 %conv1d_0_weights_0_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:35 %mul_1 = fmul i32 %input_0_load_1, i32 %conv1d_0_weights_1_0_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:39 %mul_2 = fmul i32 %input_0_load_2, i32 %conv1d_0_weights_2_0_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="83" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:31 %mul = fmul i32 %input_0_load, i32 %conv1d_0_weights_0_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:35 %mul_1 = fmul i32 %input_0_load_1, i32 %conv1d_0_weights_1_0_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:39 %mul_2 = fmul i32 %input_0_load_2, i32 %conv1d_0_weights_2_0_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="86" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:32 %sum_3 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:39 %mul_2 = fmul i32 %input_0_load_2, i32 %conv1d_0_weights_2_0_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="88" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:32 %sum_3 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="89" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:32 %sum_3 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="90" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:32 %sum_3 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="91" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:36 %sum_3_1 = fadd i32 %sum_3, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_3_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="92" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:36 %sum_3_1 = fadd i32 %sum_3, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_3_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="93" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:36 %sum_3_1 = fadd i32 %sum_3, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_3_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="94" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:36 %sum_3_1 = fadd i32 %sum_3, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_3_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">
</state>

<state id="15" st_id="16">

<operation id="95" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:40 %sum_3_2 = fadd i32 %sum_3_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_3_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="96" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:40 %sum_3_2 = fadd i32 %sum_3_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_3_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="97" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:40 %sum_3_2 = fadd i32 %sum_3_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_3_2"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:41 %conv1d_0_biases_addr = getelementptr i32 %conv1d_0_biases, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="conv1d_0_biases_addr"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
for.inc35:42 %conv1d_0_biases_load = load i4 %conv1d_0_biases_addr

]]></Node>
<StgValue><ssdm name="conv1d_0_biases_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="100" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:40 %sum_3_2 = fadd i32 %sum_3_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_3_2"/></StgValue>
</operation>

<operation id="101" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
for.inc35:42 %conv1d_0_biases_load = load i4 %conv1d_0_biases_addr

]]></Node>
<StgValue><ssdm name="conv1d_0_biases_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="102" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:43 %x_assign = fadd i32 %sum_3_2, i32 %conv1d_0_biases_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="103" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:43 %x_assign = fadd i32 %sum_3_2, i32 %conv1d_0_biases_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="104" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:43 %x_assign = fadd i32 %sum_3_2, i32 %conv1d_0_biases_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="105" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:43 %x_assign = fadd i32 %sum_3_2, i32 %conv1d_0_biases_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="124" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0">
<![CDATA[
for.end37:0 %ret_ln40 = ret

]]></Node>
<StgValue><ssdm name="ret_ln40"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="106" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:50 %tmp_4 = fcmp_ogt  i32 %x_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="107" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc35:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_27_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="108" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc35:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1888, i64 1888, i64 1888

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="109" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc35:22 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="110" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="11">
<![CDATA[
for.inc35:26 %zext_ln37_1 = zext i11 %add_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="111" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:27 %output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="112" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc35:28 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="113" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
for.inc35:44 %bitcast_ln20 = bitcast i32 %x_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln20"/></StgValue>
</operation>

<operation id="114" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc35:45 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln20, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="115" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="23" op_0_bw="32">
<![CDATA[
for.inc35:46 %trunc_ln20 = trunc i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="116" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc35:47 %icmp_ln20 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="117" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc35:48 %icmp_ln20_2 = icmp_eq  i23 %trunc_ln20, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln20_2"/></StgValue>
</operation>

<operation id="118" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:49 %or_ln20 = or i1 %icmp_ln20_2, i1 %icmp_ln20

]]></Node>
<StgValue><ssdm name="or_ln20"/></StgValue>
</operation>

<operation id="119" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:50 %tmp_4 = fcmp_ogt  i32 %x_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="120" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc35:51 %and_ln20 = and i1 %or_ln20, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln20"/></StgValue>
</operation>

<operation id="121" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc35:52 %select_ln20 = select i1 %and_ln20, i32 %x_assign, i32 0

]]></Node>
<StgValue><ssdm name="select_ln20"/></StgValue>
</operation>

<operation id="122" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc35:53 %store_ln37 = store i32 %select_ln20, i11 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="123" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
for.inc35:58 %br_ln27 = br void %VITIS_LOOP_30_3

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
