vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_intc_0_0/sim/design_1_axi_intc_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_iic_0_0/sim/design_1_axi_iic_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_99M_0/sim/design_1_rst_clk_wiz_99M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/sim/bd_6f02_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_299M_0/sim/design_1_rst_clk_wiz_299M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/sim/bd_a878_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/sim/bd_a888_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_1/sim/bd_484d_psr0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_2/sim/bd_484d_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_vcu_0_0/bd_0/ip/ip_3/sim/bd_484d_psr_aclk1_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_ctrl_0/sim/design_1_rst_clk_wiz_ctrl_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps8_0_99M_0/sim/design_1_rst_ps8_0_99M_0.vhd" \

nosort
