# Program 1: 
### Statement: Write a SV program for Memory Access & Writeback Stage

### Name of file:
write_back.sv

### RTL Snapshot
![Screenshot of RTL view, full screen](<write_back.png>)

note: in my case, memory access stage only contains the data memory

# Program 2: 
### Statement: Write a SV program for Data memory

### Name of file:
data_memory.sv

### RTL Snapshot
![Screenshot of RTL view, full screen](<data_memory.png>)
