{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1730757930421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1730757930421 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "WiMAX_Interleaver 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"WiMAX_Interleaver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1730757930428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730757930459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730757930459 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1730757930685 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1730757930786 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1730757930909 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "384 384 " "No exact pin location assignment(s) for 384 pins of 384 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1730757931179 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "384 224 " "Design requires 384 user-specified I/O pins -- too many to fit in the 224 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "384 384 0 " "Current design requires 384 user-specified I/O pins -- 384 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1730757934500 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "224 196 28 " "Targeted device has 224 I/O pin locations available for user I/O -- 196 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1730757934500 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1730757934500 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1730757934503 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730757934504 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "168 " "Following 168 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[24\] GND " "Pin data_out\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[24] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[25\] GND " "Pin data_out\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[25] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[26\] GND " "Pin data_out\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[26] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[27\] GND " "Pin data_out\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[27] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[28\] GND " "Pin data_out\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[28] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[29\] GND " "Pin data_out\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[29] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[30\] GND " "Pin data_out\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[30] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[31\] GND " "Pin data_out\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[31] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[32\] GND " "Pin data_out\[32\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[32] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[33\] GND " "Pin data_out\[33\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[33] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[34\] GND " "Pin data_out\[34\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[34] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[35\] GND " "Pin data_out\[35\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[35] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[36\] GND " "Pin data_out\[36\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[36] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[37\] GND " "Pin data_out\[37\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[37] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[38\] GND " "Pin data_out\[38\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[38] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[39\] GND " "Pin data_out\[39\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[39] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[40\] GND " "Pin data_out\[40\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[40] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[41\] GND " "Pin data_out\[41\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[41] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[42\] GND " "Pin data_out\[42\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[42] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[43\] GND " "Pin data_out\[43\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[43] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[44\] GND " "Pin data_out\[44\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[44] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[45\] GND " "Pin data_out\[45\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[45] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[46\] GND " "Pin data_out\[46\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[46] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[47\] GND " "Pin data_out\[47\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[47] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[48\] GND " "Pin data_out\[48\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[48] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[49\] GND " "Pin data_out\[49\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[49] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[50\] GND " "Pin data_out\[50\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[50] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[51\] GND " "Pin data_out\[51\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[51] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[52\] GND " "Pin data_out\[52\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[52] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[53\] GND " "Pin data_out\[53\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[53] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[54\] GND " "Pin data_out\[54\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[54] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[55\] GND " "Pin data_out\[55\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[55] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[56\] GND " "Pin data_out\[56\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[56] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[57\] GND " "Pin data_out\[57\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[57] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[58\] GND " "Pin data_out\[58\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[58] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[59\] GND " "Pin data_out\[59\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[59] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[60\] GND " "Pin data_out\[60\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[60] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[61\] GND " "Pin data_out\[61\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[61] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[62\] GND " "Pin data_out\[62\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[62] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[63\] GND " "Pin data_out\[63\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[63] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[64\] GND " "Pin data_out\[64\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[64] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[65\] GND " "Pin data_out\[65\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[65] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[66\] GND " "Pin data_out\[66\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[66] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[67\] GND " "Pin data_out\[67\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[67] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[68\] GND " "Pin data_out\[68\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[68] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[69\] GND " "Pin data_out\[69\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[69] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[70\] GND " "Pin data_out\[70\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[70] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[71\] GND " "Pin data_out\[71\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[71] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[72\] GND " "Pin data_out\[72\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[72] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[73\] GND " "Pin data_out\[73\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[73] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[74\] GND " "Pin data_out\[74\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[74] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[75\] GND " "Pin data_out\[75\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[75] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[76\] GND " "Pin data_out\[76\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[76] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[77\] GND " "Pin data_out\[77\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[77] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[78\] GND " "Pin data_out\[78\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[78] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[79\] GND " "Pin data_out\[79\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[79] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[80\] GND " "Pin data_out\[80\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[80] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[81\] GND " "Pin data_out\[81\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[81] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[82\] GND " "Pin data_out\[82\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[82] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[83\] GND " "Pin data_out\[83\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[83] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[84\] GND " "Pin data_out\[84\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[84] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[85\] GND " "Pin data_out\[85\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[85] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[86\] GND " "Pin data_out\[86\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[86] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[87\] GND " "Pin data_out\[87\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[87] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[88\] GND " "Pin data_out\[88\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[88] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[89\] GND " "Pin data_out\[89\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[89] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[90\] GND " "Pin data_out\[90\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[90] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[91\] GND " "Pin data_out\[91\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[91] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[92\] GND " "Pin data_out\[92\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[92] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[93\] GND " "Pin data_out\[93\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[93] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[94\] GND " "Pin data_out\[94\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[94] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[95\] GND " "Pin data_out\[95\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[95] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[96\] GND " "Pin data_out\[96\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[96] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[97\] GND " "Pin data_out\[97\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[97] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[98\] GND " "Pin data_out\[98\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[98] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[99\] GND " "Pin data_out\[99\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[99] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[100\] GND " "Pin data_out\[100\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[100] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[101\] GND " "Pin data_out\[101\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[101] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[102\] GND " "Pin data_out\[102\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[102] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[103\] GND " "Pin data_out\[103\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[103] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[104\] GND " "Pin data_out\[104\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[104] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[105\] GND " "Pin data_out\[105\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[105] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[106\] GND " "Pin data_out\[106\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[106] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[107\] GND " "Pin data_out\[107\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[107] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[108\] GND " "Pin data_out\[108\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[108] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[109\] GND " "Pin data_out\[109\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[109] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[110\] GND " "Pin data_out\[110\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[110] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[111\] GND " "Pin data_out\[111\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[111] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[112\] GND " "Pin data_out\[112\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[112] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[113\] GND " "Pin data_out\[113\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[113] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[114\] GND " "Pin data_out\[114\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[114] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[115\] GND " "Pin data_out\[115\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[115] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[116\] GND " "Pin data_out\[116\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[116] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[117\] GND " "Pin data_out\[117\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[117] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[118\] GND " "Pin data_out\[118\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[118] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[119\] GND " "Pin data_out\[119\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[119] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[120\] GND " "Pin data_out\[120\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[120] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[121\] GND " "Pin data_out\[121\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[121] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[122\] GND " "Pin data_out\[122\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[122] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[123\] GND " "Pin data_out\[123\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[123] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[124\] GND " "Pin data_out\[124\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[124] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[125\] GND " "Pin data_out\[125\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[125] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[126\] GND " "Pin data_out\[126\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[126] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[127\] GND " "Pin data_out\[127\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[127] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[128\] GND " "Pin data_out\[128\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[128] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[129\] GND " "Pin data_out\[129\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[129] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[130\] GND " "Pin data_out\[130\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[130] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[131\] GND " "Pin data_out\[131\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[131] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[132\] GND " "Pin data_out\[132\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[132] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[133\] GND " "Pin data_out\[133\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[133] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[134\] GND " "Pin data_out\[134\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[134] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[135\] GND " "Pin data_out\[135\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[135] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[136\] GND " "Pin data_out\[136\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[136] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[137\] GND " "Pin data_out\[137\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[137] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[138\] GND " "Pin data_out\[138\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[138] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[139\] GND " "Pin data_out\[139\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[139] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[140\] GND " "Pin data_out\[140\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[140] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[141\] GND " "Pin data_out\[141\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[141] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[142\] GND " "Pin data_out\[142\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[142] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[143\] GND " "Pin data_out\[143\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[143] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[144\] GND " "Pin data_out\[144\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[144] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[145\] GND " "Pin data_out\[145\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[145] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[146\] GND " "Pin data_out\[146\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[146] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[147\] GND " "Pin data_out\[147\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[147] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[148\] GND " "Pin data_out\[148\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[148] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[149\] GND " "Pin data_out\[149\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[149] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[150\] GND " "Pin data_out\[150\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[150] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[151\] GND " "Pin data_out\[151\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[151] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[152\] GND " "Pin data_out\[152\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[152] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[153\] GND " "Pin data_out\[153\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[153] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[154\] GND " "Pin data_out\[154\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[154] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[155\] GND " "Pin data_out\[155\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[155] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[156\] GND " "Pin data_out\[156\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[156] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[157\] GND " "Pin data_out\[157\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[157] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[158\] GND " "Pin data_out\[158\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[158] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[159\] GND " "Pin data_out\[159\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[159] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[160\] GND " "Pin data_out\[160\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[160] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[161\] GND " "Pin data_out\[161\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[161] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[162\] GND " "Pin data_out\[162\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[162] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[163\] GND " "Pin data_out\[163\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[163] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[164\] GND " "Pin data_out\[164\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[164] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[165\] GND " "Pin data_out\[165\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[165] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[166\] GND " "Pin data_out\[166\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[166] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[167\] GND " "Pin data_out\[167\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[167] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[168\] GND " "Pin data_out\[168\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[168] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[169\] GND " "Pin data_out\[169\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[169] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[170\] GND " "Pin data_out\[170\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[170] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[171\] GND " "Pin data_out\[171\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[171] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[172\] GND " "Pin data_out\[172\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[172] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[173\] GND " "Pin data_out\[173\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[173] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[174\] GND " "Pin data_out\[174\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[174] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[175\] GND " "Pin data_out\[175\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[175] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[176\] GND " "Pin data_out\[176\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[176] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[177\] GND " "Pin data_out\[177\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[177] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[178\] GND " "Pin data_out\[178\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[178] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[179\] GND " "Pin data_out\[179\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[179] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[180\] GND " "Pin data_out\[180\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[180] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[181\] GND " "Pin data_out\[181\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[181] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[182\] GND " "Pin data_out\[182\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[182] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[183\] GND " "Pin data_out\[183\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[183] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[184\] GND " "Pin data_out\[184\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[184] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[185\] GND " "Pin data_out\[185\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[185] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[186\] GND " "Pin data_out\[186\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[186] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[187\] GND " "Pin data_out\[187\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[187] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[188\] GND " "Pin data_out\[188\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[188] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[189\] GND " "Pin data_out\[189\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[189] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[190\] GND " "Pin data_out\[190\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[190] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_out\[191\] GND " "Pin data_out\[191\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { data_out[191] } } } { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1730757934727 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1730757934727 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1730757934733 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5267 " "Peak virtual memory: 5267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730757935062 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov  5 00:05:35 2024 " "Processing ended: Tue Nov  5 00:05:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730757935062 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730757935062 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730757935062 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1730757935062 ""}
