/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] _00_;
  wire [9:0] _01_;
  reg [15:0] _02_;
  wire [14:0] _03_;
  reg [3:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [19:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = celloutsig_0_3z ? celloutsig_0_0z : celloutsig_0_11z[6];
  assign celloutsig_1_1z = in_data[109] ? celloutsig_1_0z[0] : in_data[128];
  assign celloutsig_0_0z = ~in_data[66];
  assign celloutsig_1_14z = ~celloutsig_1_10z;
  assign celloutsig_1_12z = ~celloutsig_1_0z[1];
  assign celloutsig_0_9z = _00_ + { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z };
  reg [14:0] _11_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 15'h0000;
    else _11_ <= in_data[83:69];
  assign { _03_[14], _01_[9], _00_, _03_[5:0] } = _11_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 4'h0;
    else _04_ <= { celloutsig_1_0z[0], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 16'h0000;
    else _02_ <= { in_data[140:128], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z } / { 1'h1, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_4z = { _01_[9], _00_[6:3] } == { _03_[5:4], celloutsig_0_2z };
  assign celloutsig_0_10z = { in_data[62:61], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z } == celloutsig_0_7z[4:0];
  assign celloutsig_0_12z = { celloutsig_0_9z[2:0], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_11z } == in_data[82:70];
  assign celloutsig_0_3z = in_data[15:8] >= { _00_[5:0], _03_[5:4] };
  assign celloutsig_0_6z = { _00_[3:0], _03_[5:0] } >= { _00_[4:0], _03_[5:2], celloutsig_0_3z };
  assign celloutsig_0_5z = ! { _00_[1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_5z = ! celloutsig_1_2z[4:1];
  assign celloutsig_1_9z = ! { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_8z = { in_data[36:35], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } < { celloutsig_0_7z[10:0], celloutsig_0_4z };
  assign celloutsig_1_7z = { in_data[119], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z } < { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[66] ? in_data[4:2] : in_data[42:40];
  assign celloutsig_1_16z = { in_data[184:182], celloutsig_1_12z, celloutsig_1_0z } !== in_data[114:108];
  assign celloutsig_0_17z = { in_data[94:81], celloutsig_0_3z } !== { celloutsig_0_14z[11:0], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_1_4z = in_data[128:125] !== { celloutsig_1_0z[1], celloutsig_1_0z };
  assign celloutsig_1_10z = in_data[127:121] !== celloutsig_1_2z[8:2];
  assign celloutsig_1_15z = { celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_11z } | { celloutsig_1_1z, celloutsig_1_11z, _04_, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_18z = { _04_, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_5z } | { in_data[122:120], _02_, celloutsig_1_14z };
  assign celloutsig_1_8z = | celloutsig_1_2z[6:2];
  assign celloutsig_1_11z = ~^ in_data[155:145];
  assign celloutsig_1_3z = ^ { celloutsig_1_2z[10:6], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = in_data[93:81] >> { in_data[70:62], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_2z = { in_data[182:175], celloutsig_1_0z } >> { in_data[174:173], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_15z[2:1], celloutsig_1_9z } - { celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_14z };
  assign celloutsig_1_19z = { in_data[177:175], celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_7z } ~^ { celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_0_11z = { _03_[14], _01_[9], _00_[6:1] } ~^ { celloutsig_0_7z[4:2], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[136:134] ~^ in_data[144:142];
  assign _01_[8:0] = { _00_[6:1], celloutsig_0_2z };
  assign _03_[13:6] = { _01_[9], _00_ };
  assign { out_data[147:128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
