==28321== Cachegrind, a cache and branch-prediction profiler
==28321== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28321== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28321== Command: ./mser .
==28321== 
--28321-- warning: L3 cache found, using its data for the LL simulation.
--28321-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28321-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==28321== 
==28321== Process terminating with default action of signal 15 (SIGTERM)
==28321==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28321==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28321== 
==28321== I   refs:      1,800,516,945
==28321== I1  misses:            1,206
==28321== LLi misses:            1,202
==28321== I1  miss rate:          0.00%
==28321== LLi miss rate:          0.00%
==28321== 
==28321== D   refs:        755,007,367  (511,271,895 rd   + 243,735,472 wr)
==28321== D1  misses:        1,623,798  (    468,929 rd   +   1,154,869 wr)
==28321== LLd misses:        1,565,658  (    417,324 rd   +   1,148,334 wr)
==28321== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28321== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28321== 
==28321== LL refs:           1,625,004  (    470,135 rd   +   1,154,869 wr)
==28321== LL misses:         1,566,860  (    418,526 rd   +   1,148,334 wr)
==28321== LL miss rate:            0.1% (        0.0%     +         0.5%  )
