{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704824625789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704824625789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 21:23:45 2024 " "Processing started: Tue Jan 09 21:23:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704824625789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704824625789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Deneme -c main_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off Deneme -c main_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704824625789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1704824626269 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main_module.sv(94) " "Verilog HDL information at main_module.sv(94): always construct contains both blocking and non-blocking assignments" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/main_module.sv" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1704824626317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/main_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704824626319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704824626319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchbank_int.sv 1 1 " "Found 1 design units, including 1 entities, in source file switchbank_int.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchbank_int " "Found entity 1: switchbank_int" {  } { { "switchbank_int.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/switchbank_int.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704824626321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704824626321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mammal.sv 1 1 " "Found 1 design units, including 1 entities, in source file mammal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mammal " "Found entity 1: mammal" {  } { { "mammal.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/mammal.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704824626323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704824626323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/sevensegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704824626325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704824626325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/switchbank_poll.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/switchbank_poll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchbank_poll " "Found entity 1: switchbank_poll" {  } { { "output_files/switchbank_poll.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/output_files/switchbank_poll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704824626327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704824626327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack_sw switchbank_poll.sv(45) " "Verilog HDL Implicit Net warning at switchbank_poll.sv(45): created implicit net for \"ack_sw\"" {  } { { "output_files/switchbank_poll.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/output_files/switchbank_poll.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704824626328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_module " "Elaborating entity \"main_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704824626362 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "ram.dat main_module.sv(172) " "Verilog HDL File I/O error at main_module.sv(172): can't open Verilog Design File \"ram.dat\"" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/main_module.sv" 172 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704824626368 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1704824626369 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/output_files/main_module.map.smsg " "Generated suppressed messages file C:/Users/talha/Desktop/Verilog_part/Micro_CSE4117/FPGA_hw2_Interrupt/output_files/main_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1704824626403 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704824626440 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 09 21:23:46 2024 " "Processing ended: Tue Jan 09 21:23:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704824626440 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704824626440 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704824626440 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704824626440 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704824627025 ""}
