
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.084961 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.084961 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.426514 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.426758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.528076 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.528076 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.083008 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.083008 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.420898 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.420898 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.893311 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.893311 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021143    0.046275    2.743263 2277.636475 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046275    0.000227 2277.636719 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.259277 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.259277 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008780    0.029556    2.727347 2281.986572 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.029556    0.000227 2281.986816 ^ output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034193    0.127663    0.135969 2282.122803 ^ output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.127696    0.001592 2282.124512 ^ io_west_out[8] (out)
                                           2282.124512   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.124512   data arrival time
---------------------------------------------------------------------------------------------
                                           5717.625977   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.084961 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.084961 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.426514 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.426758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.528076 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.528076 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.083008 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.083008 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.420898 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.420898 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.893311 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.893311 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021143    0.046275    2.743263 2277.636475 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046275    0.000227 2277.636719 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.259277 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.259277 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006713    0.026928    2.713932 2281.973145 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.026928    0.000227 2281.973389 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128903    0.135742 2282.109131 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.128932    0.001592 2282.110840 ^ io_south_out[8] (out)
                                           2282.110840   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.110840   data arrival time
---------------------------------------------------------------------------------------------
                                           5717.639648   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.084961 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.084961 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.426514 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.426758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.528076 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.528076 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.083008 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.083008 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.420898 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.420898 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.893311 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.893311 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021143    0.046275    2.743263 2277.636475 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046275    0.000227 2277.636719 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.006390    0.028554    2.060460 2279.697266 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.028554    0.000227 2279.697510 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034154    0.127530    0.135515 2279.833008 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.127561    0.001592 2279.834473 ^ io_east_out[8] (out)
                                           2279.834473   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.834473   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.915527   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.815430 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.815430 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2264.897705 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2264.897705 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.974609 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.974609 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.225342 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.225586 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.309570 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.309570 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.546631 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.546631 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.012043    0.034928    2.115712 2275.662354 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034928    0.000000 2275.662354 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.301270 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.301270 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006867    0.028087    2.216439 2279.517822 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.028087    0.000227 2279.518066 ^ output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034203    0.127702    0.135515 2279.653564 ^ output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.127735    0.001592 2279.655029 ^ io_west_out[13] (out)
                                           2279.655029   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.655029   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.095215   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.815430 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.815430 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2264.897705 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2264.897705 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.974609 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.974609 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.225342 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.225586 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.309570 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.309570 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.546631 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.546631 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.012043    0.034928    2.115712 2275.662354 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034928    0.000000 2275.662354 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.301270 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.301270 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006738    0.027718    2.206434 2279.507812 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.027718    0.000227 2279.508057 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128901    0.135969 2279.644043 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.128931    0.001592 2279.645508 ^ io_south_out[13] (out)
                                           2279.645508   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.645508   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.104492   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.138916 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.138916 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2264.927734 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2264.927734 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.010742 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.010742 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.353271 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.353516 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.267578 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.267578 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.669678 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.669678 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008143    0.031634    1.824674 2275.494385 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031634    0.000000 2275.494385 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.315674 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.315674 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006778    0.033467    2.117304 2279.433105 ^ cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.033467    0.000227 2279.433105 ^ output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034236    0.127805    0.137334 2279.570557 ^ output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.127838    0.001819 2279.572266 ^ io_west_out[14] (out)
                                           2279.572266   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.572266   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.177734   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.138916 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.138916 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2264.927734 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2264.927734 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.010742 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.010742 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.353271 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.353516 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.267578 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.267578 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.669678 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.669678 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008143    0.031634    1.824674 2275.494385 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031634    0.000000 2275.494385 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.315674 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.315674 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006954    0.029863    1.988838 2279.304443 ^ cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.029863    0.000227 2279.304688 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128641    0.136424 2279.441162 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.128670    0.001592 2279.442871 ^ io_south_out[14] (out)
                                           2279.442871   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.442871   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.307129   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.084961 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.084961 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.426514 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.426758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.528076 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.528076 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.083008 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.083008 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.420898 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.420898 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.893311 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.893311 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021143    0.046275    2.743263 2277.636475 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046275    0.000227 2277.636719 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.006630    0.026819    1.608669 2279.245361 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.026819    0.000227 2279.245605 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128903    0.135742 2279.381348 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.128933    0.001592 2279.383057 ^ io_south_out[24] (out)
                                           2279.383057   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.383057   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.367188   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.223389 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.223633 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2264.995117 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2264.995117 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.120117 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.120117 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.445312 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.445557 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.322021 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.322021 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.509033 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.509033 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008743    0.035524    1.771468 2275.280518 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035524    0.000000 2275.280518 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.173584 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.173584 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.006919    0.036254    1.984063 2279.157715 ^ cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.036254    0.000227 2279.157959 ^ output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034201    0.127675    0.138016 2279.295898 ^ output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.127708    0.001592 2279.297363 ^ io_west_out[15] (out)
                                           2279.297363   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.297363   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.452637   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.193604 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.193604 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2264.970947 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2264.970947 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.050781 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.050781 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.402832 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.403076 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.421631 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.421631 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.522217 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.522217 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011743    0.036186    1.760327 2275.282471 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036186    0.000000 2275.282471 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.190674 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.190674 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.007685    0.037756    1.959734 2279.150391 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.037756    0.000227 2279.150635 ^ output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034269    0.127913    0.138698 2279.289307 ^ output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.127947    0.001819 2279.291016 ^ io_west_out[12] (out)
                                           2279.291016   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.291016   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.458984   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.223389 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.223633 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2264.995117 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2264.995117 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.120117 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.120117 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.445312 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.445557 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.322021 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.322021 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.509033 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.509033 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008743    0.035524    1.771468 2275.280518 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035524    0.000000 2275.280518 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.173584 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.173584 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.005813    0.031185    1.871968 2279.045654 ^ cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.031185    0.000227 2279.045654 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128893    0.137106 2279.182861 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.128923    0.001592 2279.184570 ^ io_south_out[15] (out)
                                           2279.184570   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.184570   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.565430   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.193604 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.193604 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2264.970947 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2264.970947 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.050781 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.050781 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.402832 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.403076 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.421631 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.421631 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.522217 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.522217 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011743    0.036186    1.760327 2275.282471 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036186    0.000000 2275.282471 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.190674 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.190674 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006654    0.028347    1.709395 2278.899902 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.028347    0.000227 2278.900146 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128900    0.136197 2279.036377 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.128929    0.001592 2279.038086 ^ io_south_out[12] (out)
                                           2279.038086   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.038086   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.711914   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.340820 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.340820 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2264.870605 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2264.870605 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.956787 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.956787 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.217773 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.217773 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.773438 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.773438 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.119629 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.119629 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018643    0.042595    1.643230 2274.762939 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042595    0.000227 2274.763184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.449951 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.449951 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006712    0.027489    1.950866 2278.400879 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.027489    0.000227 2278.401123 ^ output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.127651    0.135287 2278.536377 ^ output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.127684    0.001592 2278.538086 ^ io_west_out[9] (out)
                                           2278.538086   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.538086   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.211914   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.340820 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.340820 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2264.870605 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2264.870605 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.956787 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.956787 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.217773 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.217773 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.773438 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.773438 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.119629 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.119629 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018643    0.042595    1.643230 2274.762939 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042595    0.000227 2274.763184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.449951 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.449951 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.007196    0.027221    1.913122 2278.363281 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.027221    0.000227 2278.363525 ^ output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128902    0.135742 2278.499268 ^ output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.128932    0.001592 2278.500732 ^ io_south_out[9] (out)
                                           2278.500732   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.500732   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.249512   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.815430 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.815430 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2264.897705 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2264.897705 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.974609 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.974609 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.225342 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.225586 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.309570 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.309570 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.546631 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.546631 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.012043    0.034928    2.115712 2275.662354 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034928    0.000000 2275.662354 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006280    0.028147    2.059096 2277.721436 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.028147    0.000227 2277.721680 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034288    0.128003    0.135742 2277.857422 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.128036    0.001592 2277.859131 ^ io_east_out[13] (out)
                                           2277.859131   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.859131   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.891113   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.138916 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.138916 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2264.927734 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2264.927734 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.010742 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.010742 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.353271 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.353516 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.267578 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.267578 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.669678 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.669678 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008143    0.031634    1.824674 2275.494385 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031634    0.000000 2275.494385 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.007103    0.030180    2.065235 2277.559570 ^ cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.030180    0.000227 2277.559814 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.127231    0.135969 2277.695801 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.127261    0.001592 2277.697510 ^ io_east_out[14] (out)
                                           2277.697510   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.697510   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.052246   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.244629 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.244629 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.689453 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.689453 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.738770 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.738770 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.829346 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.829346 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.329346 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.329346 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.565186 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.565186 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018794    0.042446    1.461558 2274.026611 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042446    0.000227 2274.026855 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2275.682861 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2275.682861 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006919    0.027972    1.845592 2277.528564 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.027972    0.000227 2277.528809 ^ output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034210    0.127726    0.135515 2277.664307 ^ output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.127759    0.001592 2277.665771 ^ io_west_out[10] (out)
                                           2277.665771   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.665771   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.084473   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.244629 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.244629 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.689453 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.689453 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.738770 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.738770 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.829346 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.829346 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.329346 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.329346 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.565186 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.565186 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018794    0.042446    1.461558 2274.026611 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042446    0.000227 2274.026855 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2275.682861 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2275.682861 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007812    0.027433    1.776925 2277.459717 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.027433    0.000227 2277.459961 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128647    0.135742 2277.595703 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.128676    0.001592 2277.597412 ^ io_south_out[10] (out)
                                           2277.597412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.597412   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.152344   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.084961 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.084961 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.426514 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.426758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.528076 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.528076 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.083008 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.083008 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.420898 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.420898 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.893311 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.893311 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.005588    0.028878    2.552497 2277.445801 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.028878    0.000227 2277.446045 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128248    0.136197 2277.582275 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.128278    0.001592 2277.583740 ^ io_north_out[24] (out)
                                           2277.583740   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.583740   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.166016   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.223389 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.223633 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2264.995117 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2264.995117 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.120117 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.120117 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.445312 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.445557 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.322021 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.322021 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.509033 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.509033 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008743    0.035524    1.771468 2275.280518 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035524    0.000000 2275.280518 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.006291    0.028685    2.122533 2277.403076 ^ cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.028685    0.000227 2277.403320 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033961    0.126847    0.135287 2277.538574 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.126876    0.001592 2277.540039 ^ io_east_out[15] (out)
                                           2277.540039   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.540039   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.209961   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.193604 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.193604 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2264.970947 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2264.970947 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.050781 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.050781 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.402832 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.403076 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.421631 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.421631 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.522217 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.522217 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011743    0.036186    1.760327 2275.282471 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036186    0.000000 2275.282471 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006991    0.029196    2.062052 2277.344482 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.029196    0.000227 2277.344727 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033992    0.126956    0.135515 2277.480225 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.126985    0.001592 2277.481934 ^ io_east_out[12] (out)
                                           2277.481934   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.481934   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.268066   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.084961 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.084961 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.426514 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.426758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.528076 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.528076 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.083008 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.083008 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.420898 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.420898 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.893311 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.893311 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.006413    0.028592    2.443130 2277.336426 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.028592    0.000227 2277.336670 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033991    0.126953    0.135287 2277.471924 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.126982    0.001592 2277.473389 ^ io_east_out[24] (out)
                                           2277.473389   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.473389   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.276855   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.815430 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.815430 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2264.897705 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2264.897705 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.974609 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.974609 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.225342 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.225586 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.309570 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.309570 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.546631 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.546631 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.012043    0.034928    2.115712 2275.662354 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034928    0.000000 2275.662354 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006672    0.027632    1.630269 2277.292725 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.027632    0.000227 2277.292969 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128901    0.135969 2277.428955 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.128931    0.001592 2277.430420 ^ io_south_out[29] (out)
                                           2277.430420   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.430420   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.319824   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.111084 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.111084 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.531006 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.531006 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.603027 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.603027 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.756836 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.757080 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.215332 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.215332 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.353027 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.353027 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010643    0.032128    1.511353 2273.864258 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.032128    0.000000 2273.864258 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.508789 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.508789 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006778    0.027739    1.722128 2277.230957 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.027739    0.000227 2277.231201 ^ output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034141    0.127482    0.135287 2277.366455 ^ output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.127515    0.001592 2277.367920 ^ io_west_out[11] (out)
                                           2277.367920   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.367920   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.382324   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.111084 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.111084 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.531006 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.531006 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.603027 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.603027 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.756836 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.757080 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.215332 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.215332 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.353027 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.353027 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010643    0.032128    1.511353 2273.864258 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.032128    0.000000 2273.864258 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.508789 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.508789 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006158    0.025937    1.678245 2277.187012 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.025937    0.000227 2277.187256 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128905    0.135515 2277.322754 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.128935    0.001592 2277.324219 ^ io_south_out[11] (out)
                                           2277.324219   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.324219   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.425781   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.138916 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.138916 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2264.927734 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2264.927734 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.010742 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.010742 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.353271 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.353516 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.267578 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.267578 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.669678 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.669678 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008143    0.031634    1.824674 2275.494385 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031634    0.000000 2275.494385 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006830    0.029666    1.694616 2277.188965 ^ cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.029666    0.000227 2277.189209 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128642    0.136424 2277.325684 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.128670    0.001592 2277.327393 ^ io_south_out[30] (out)
                                           2277.327393   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.327393   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.422363   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.223389 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.223633 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2264.995117 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2264.995117 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.120117 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.120117 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.445312 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.445557 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.322021 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.322021 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.509033 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.509033 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008743    0.035524    1.771468 2275.280518 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035524    0.000000 2275.280518 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005730    0.031035    1.783974 2277.064453 ^ cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.031035    0.000227 2277.064697 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128894    0.136879 2277.201660 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.128923    0.001592 2277.203125 ^ io_south_out[31] (out)
                                           2277.203125   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.203125   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.547363   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.193604 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.193604 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2264.970947 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2264.970947 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.050781 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.050781 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.402832 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.403076 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.421631 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.421631 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.522217 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.522217 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011743    0.036186    1.760327 2275.282471 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036186    0.000000 2275.282471 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006530    0.028146    1.659600 2276.942139 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.028146    0.000227 2276.942383 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128900    0.136197 2277.078613 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.128930    0.001592 2277.080078 ^ io_south_out[28] (out)
                                           2277.080078   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.080078   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.669922   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.340820 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.340820 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2264.870605 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2264.870605 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.956787 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.956787 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.217773 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.217773 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.773438 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.773438 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.119629 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.119629 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018643    0.042595    1.643230 2274.762939 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042595    0.000227 2274.763184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007791    0.030095    2.067509 2276.830811 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.030095    0.000227 2276.830811 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.127231    0.135969 2276.966797 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.127261    0.001592 2276.968506 ^ io_east_out[9] (out)
                                           2276.968506   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.968506   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.781738   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.340820 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.340820 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2264.870605 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2264.870605 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.956787 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.956787 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.217773 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.217773 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.773438 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.773438 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.119629 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.119629 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018643    0.042595    1.643230 2274.762939 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042595    0.000227 2274.763184 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007625    0.027673    1.648004 2276.411133 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.027673    0.000227 2276.411377 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034556    0.128957    0.136197 2276.547607 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.128990    0.001819 2276.549316 ^ io_south_out[25] (out)
                                           2276.549316   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.549316   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.200684   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.244629 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.244629 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.689453 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.689453 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.738770 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.738770 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.829346 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.829346 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.329346 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.329346 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.565186 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.565186 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018794    0.042446    1.461558 2274.026611 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042446    0.000227 2274.026855 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007391    0.029405    2.030902 2276.057861 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.029405    0.000227 2276.058105 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033972    0.127254    0.135287 2276.193359 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.127283    0.001592 2276.195068 ^ io_east_out[10] (out)
                                           2276.195068   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.195068   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.554688   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.138916 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.138916 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2264.927734 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2264.927734 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.010742 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.010742 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.353271 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.353516 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.267578 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.267578 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.669678 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.669678 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.005905    0.027925    2.324668 2275.994385 ^ cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.027925    0.000227 2275.994629 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034472    0.128661    0.136197 2276.130859 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.128692    0.001592 2276.132324 ^ io_north_out[30] (out)
                                           2276.132324   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.132324   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.617676   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.111084 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.111084 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.531006 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.531006 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.603027 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.603027 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.756836 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.757080 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.215332 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.215332 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.353027 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.353027 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010643    0.032128    1.511353 2273.864258 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.032128    0.000000 2273.864258 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006390    0.027789    2.052502 2275.916992 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.027789    0.000227 2275.916992 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034076    0.127254    0.135287 2276.052490 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.127284    0.001592 2276.053955 ^ io_east_out[11] (out)
                                           2276.053955   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.053955   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.695801   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.138916 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.138916 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2264.927734 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2264.927734 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.010742 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.010742 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.353271 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.353516 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.267578 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.267578 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.669678 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.669678 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.006958    0.029949    2.218030 2275.887695 ^ cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.029949    0.000227 2275.887939 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.127060    0.135742 2276.023682 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.127090    0.001592 2276.025391 ^ io_east_out[30] (out)
                                           2276.025391   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.025391   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.725098   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.193604 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.193604 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2264.970947 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2264.970947 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.050781 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.050781 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.402832 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.403076 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.421631 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.421631 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.522217 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.522217 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006464    0.029997    2.332854 2275.854980 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.029997    0.000227 2275.855225 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.128106    0.136424 2275.991699 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.128136    0.001592 2275.993164 ^ io_north_out[28] (out)
                                           2275.993164   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.993164   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.756836   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.223389 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.223633 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2264.995117 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2264.995117 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.120117 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.120117 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.445312 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.445557 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.322021 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.322021 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.509033 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.509033 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.006388    0.032827    2.291245 2275.800293 ^ cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.032827    0.000227 2275.800537 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034430    0.128502    0.137561 2275.937988 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.128533    0.001592 2275.939697 ^ io_north_out[31] (out)
                                           2275.939697   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.939697   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.810547   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.815430 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.815430 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2264.897705 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2264.897705 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.974609 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.974609 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.225342 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.225586 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.309570 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.309570 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.546631 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.546631 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.005664    0.027781    2.231673 2275.778320 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.027781    0.000227 2275.778564 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034619    0.129184    0.136424 2275.915039 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.129216    0.001592 2275.916748 ^ io_north_out[29] (out)
                                           2275.916748   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.916748   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.833008   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.815430 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.815430 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2264.897705 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2264.897705 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.974609 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.974609 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.225342 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.225586 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.309570 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.309570 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.546631 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.546631 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.006256    0.028109    2.120942 2275.667725 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.028109    0.000227 2275.667969 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033985    0.126932    0.135060 2275.802979 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.126961    0.001592 2275.804443 ^ io_east_out[29] (out)
                                           2275.804443   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.804443   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.945312   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.193604 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.193604 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2264.970947 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2264.970947 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.050781 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.050781 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.402832 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.403076 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.421631 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.421631 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.522217 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.522217 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.007106    0.029381    2.125716 2275.647949 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.029381    0.000227 2275.648193 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034166    0.127572    0.135969 2275.784180 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.127603    0.001592 2275.785645 ^ io_east_out[28] (out)
                                           2275.785645   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.785645   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.964355   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.244629 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.244629 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.689453 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.689453 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.738770 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.738770 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.829346 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.829346 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.329346 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.329346 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.565186 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.565186 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018794    0.042446    1.461558 2274.026611 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042446    0.000227 2274.026855 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007941    0.027578    1.587978 2275.614990 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.027578    0.000227 2275.615234 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.128944    0.135969 2275.751221 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.128973    0.001592 2275.752686 ^ io_south_out[26] (out)
                                           2275.752686   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.752686   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.997559   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.223389 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.223633 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2264.995117 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2264.995117 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.120117 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.120117 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.445312 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.445557 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.322021 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.322021 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.509033 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.509033 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.006436    0.028917    2.079560 2275.588623 ^ cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.028917    0.000227 2275.588867 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034247    0.127857    0.135969 2275.724854 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.127889    0.001592 2275.726318 ^ io_east_out[31] (out)
                                           2275.726318   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.726318   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.023926   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.111084 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.111084 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.531006 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.531006 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.603027 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.603027 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.756836 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.757080 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.215332 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.215332 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.353027 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.353027 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010643    0.032128    1.511353 2273.864258 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.032128    0.000000 2273.864258 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006203    0.025996    1.600029 2275.464355 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.025996    0.000227 2275.464600 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128650    0.135287 2275.599854 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.128679    0.001592 2275.601562 ^ io_south_out[27] (out)
                                           2275.601562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.601562   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.148926   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.340820 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.340820 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2264.870605 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2264.870605 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.956787 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.956787 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.217773 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.217773 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.773438 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.773438 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.119629 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.119629 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.005905    0.030810    2.258048 2275.377686 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.030810    0.000227 2275.377930 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.128105    0.136652 2275.514648 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.128134    0.001592 2275.516357 ^ io_north_out[25] (out)
                                           2275.516357   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.516357   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.233887   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.340820 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.340820 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2264.870605 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2264.870605 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.956787 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.956787 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.217773 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.217773 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.773438 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.773438 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.119629 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.119629 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.007692    0.029953    2.043635 2275.163330 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.029953    0.000227 2275.163574 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.127060    0.135742 2275.299316 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.127090    0.001592 2275.301025 ^ io_east_out[25] (out)
                                           2275.301025   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.301025   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.448730   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.084961 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.084961 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.426514 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.426758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.528076 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.528076 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.083008 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.083008 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.420898 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.420898 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008865    0.029654    2.727347 2275.148193 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.029654    0.000227 2275.148438 ^ output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034205    0.127706    0.135969 2275.284424 ^ output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.127739    0.001592 2275.285889 ^ io_west_out[24] (out)
                                           2275.285889   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.285889   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.464355   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.084961 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.084961 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.426514 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.426758 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.528076 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.528076 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.083008 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.083008 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.420898 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.420898 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.005504    0.028722    2.540901 2274.961670 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.028722    0.000227 2274.961914 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034324    0.128135    0.135969 2275.097900 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.128164    0.001592 2275.099365 ^ io_north_out[8] (out)
                                           2275.099365   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.099365   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.650879   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.244629 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.244629 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.689453 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.689453 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.738770 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.738770 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.829346 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.829346 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.329346 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.329346 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.565186 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.565186 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007764    0.033503    2.087745 2274.652832 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.033503    0.000227 2274.653076 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128237    0.137561 2274.790771 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.128268    0.001592 2274.792236 ^ io_north_out[26] (out)
                                           2274.792236   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.792236   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.958008   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.111084 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.111084 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.531006 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.531006 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.603027 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.603027 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.756836 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.757080 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.215332 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.215332 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.353027 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.353027 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.006446    0.031352    2.130037 2274.483154 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.031352    0.000227 2274.483398 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128242    0.136879 2274.620117 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.128273    0.001592 2274.621826 ^ io_north_out[27] (out)
                                           2274.621826   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.621826   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.128418   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.244629 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.244629 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.689453 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.689453 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.738770 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.738770 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.829346 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.829346 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.329346 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.329346 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.565186 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.565186 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007526    0.029591    1.889021 2274.454102 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.029591    0.000227 2274.454346 ^ output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034112    0.127380    0.135742 2274.590088 ^ output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.127411    0.001592 2274.591797 ^ io_east_out[26] (out)
                                           2274.591797   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.591797   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.158203   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.111084 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.111084 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.531006 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.531006 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.603027 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.603027 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.756836 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.757080 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.215332 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.215332 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.353027 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.353027 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.006192    0.027466    1.944500 2274.297607 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.027466    0.000227 2274.297852 ^ output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033981    0.126921    0.134833 2274.432617 ^ output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.126950    0.001592 2274.434082 ^ io_east_out[27] (out)
                                           2274.434082   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.434082   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.315918   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.138916 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.138916 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2264.927734 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2264.927734 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.010742 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.010742 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.353271 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.353516 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.267578 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.267578 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.006008    0.028090    2.490879 2273.758301 ^ cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.028090    0.000227 2273.758545 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128250    0.135969 2273.894531 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.128280    0.001592 2273.896240 ^ io_north_out[14] (out)
                                           2273.896240   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.896240   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.854004   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.223389 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.223633 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2264.995117 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2264.995117 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.120117 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.120117 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.445312 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.445557 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.322021 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.322021 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.006324    0.032731    2.396291 2273.718506 ^ cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.032731    0.000227 2273.718750 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.128100    0.137334 2273.855957 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.128130    0.001592 2273.857666 ^ io_north_out[15] (out)
                                           2273.857666   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.857666   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.892090   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.193604 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.193604 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2264.970947 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2264.970947 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.050781 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.050781 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.402832 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.403076 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.421631 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.421631 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.006566    0.030157    2.290108 2273.711914 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.030157    0.000227 2273.711914 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.128106    0.136424 2273.848389 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.128136    0.001592 2273.850098 ^ io_north_out[12] (out)
                                           2273.850098   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.850098   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.899902   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.815430 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.815430 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2264.897705 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2264.897705 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.974609 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.974609 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.225342 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.225586 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.309570 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.309570 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.005724    0.027894    2.330126 2273.639648 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.027894    0.000227 2273.639893 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128250    0.135969 2273.775879 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.128281    0.001592 2273.777588 ^ io_north_out[13] (out)
                                           2273.777588   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.777588   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.972168   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2262.815430 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2262.815430 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2264.897705 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2264.897705 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.974609 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.974609 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.225342 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.225586 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.309570 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.309570 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.006926    0.028163    2.216439 2273.526123 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.028163    0.000227 2273.526367 ^ output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034217    0.127749    0.135515 2273.661865 ^ output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.127782    0.001592 2273.663330 ^ io_west_out[29] (out)
                                           2273.663330   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.663330   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.086914   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.193604 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.193604 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2264.970947 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2264.970947 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.050781 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.050781 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.402832 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.403076 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.421631 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.421631 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.007649    0.037700    1.959734 2273.381348 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.037700    0.000227 2273.381592 ^ output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034144    0.127469    0.138243 2273.520020 ^ output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.127503    0.001592 2273.521484 ^ io_west_out[28] (out)
                                           2273.521484   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.521484   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.229004   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.138916 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.138916 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2264.927734 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2264.927734 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.010742 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.010742 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.353271 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.353516 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.267578 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.267578 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.006873    0.033610    2.117531 2273.385010 ^ cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.033610    0.000227 2273.385254 ^ output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.127647    0.137106 2273.522461 ^ output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.127680    0.001592 2273.523926 ^ io_west_out[30] (out)
                                           2273.523926   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.523926   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.226074   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.340820 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.340820 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2264.870605 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2264.870605 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.956787 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.956787 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.217773 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.217773 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.773438 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.773438 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.005849    0.030725    2.541810 2273.315186 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.030725    0.000227 2273.315430 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128244    0.136652 2273.452148 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.128274    0.001592 2273.453857 ^ io_north_out[9] (out)
                                           2273.453857   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.453857   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.295898   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.223389 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.223633 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2264.995117 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2264.995117 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.120117 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.120117 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.445312 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.445557 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.322021 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.322021 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.006765    0.036034    1.983835 2273.305908 ^ cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.036034    0.000227 2273.306152 ^ output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034246    0.127833    0.138016 2273.444092 ^ output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.127867    0.001819 2273.446045 ^ io_west_out[31] (out)
                                           2273.446045   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.446045   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.304199   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.244629 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.244629 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.689453 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.689453 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.738770 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.738770 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.829346 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.829346 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.329346 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.329346 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007866    0.033658    2.416755 2272.746094 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.033658    0.000227 2272.746338 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128237    0.137561 2272.884033 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.128267    0.001592 2272.885498 ^ io_north_out[10] (out)
                                           2272.885498   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.885498   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.864746   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.340820 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.340820 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2264.870605 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2264.870605 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.956787 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.956787 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.217773 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.217773 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.773438 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.773438 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.006873    0.027698    1.951094 2272.724609 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.027698    0.000227 2272.724854 ^ output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034210    0.127727    0.135515 2272.860352 ^ output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.127760    0.001592 2272.861816 ^ io_west_out[25] (out)
                                           2272.861816   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.861816   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.888184   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.111084 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.111084 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.531006 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.531006 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.603027 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.603027 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.756836 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.757080 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.215332 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.215332 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006615    0.031612    2.303523 2272.518799 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.031612    0.000227 2272.519043 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128242    0.137106 2272.656006 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.128272    0.001592 2272.657715 ^ io_north_out[11] (out)
                                           2272.657715   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.657715   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.092285   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.244629 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.244629 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2264.689453 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2264.689453 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.738770 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.738770 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2268.829346 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2268.829346 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.329346 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.329346 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006826    0.027855    1.845365 2272.174805 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.027855    0.000227 2272.175049 ^ output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034257    0.127892    0.135515 2272.310547 ^ output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.127926    0.001819 2272.312256 ^ io_west_out[26] (out)
                                           2272.312256   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.312256   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.437500   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.111084 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.111084 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2264.531006 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2264.531006 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.603027 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.603027 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2268.756836 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2268.757080 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.215332 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.215332 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006795    0.027760    1.722128 2271.937500 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.027760    0.000227 2271.937500 ^ output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034279    0.127969    0.135515 2272.073242 ^ output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.128003    0.001819 2272.074951 ^ io_west_out[27] (out)
                                           2272.074951   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.074951   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.674805   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008396    0.039759    9.939186 2263.083496 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.039759    0.000227 2263.083740 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128874    0.139607 2263.223389 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.128903    0.001592 2263.224854 ^ io_south_out[2] (out)
                                           2263.224854   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.224854   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.525391   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.009396    0.039183    9.876885 2263.021240 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.039183    0.000227 2263.021484 ^ output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034335    0.128139    0.139153 2263.160645 ^ output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.128175    0.001819 2263.162354 ^ io_west_out[2] (out)
                                           2263.162354   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.162354   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.587891   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006889    0.035315    9.743872 2262.888184 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.035315    0.000227 2262.888428 ^ output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034118    0.127382    0.137561 2263.025879 ^ output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.127415    0.001592 2263.027588 ^ io_west_out[6] (out)
                                           2263.027588   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.027588   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.722656   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006969    0.035424    9.709538 2262.853760 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.035424    0.000227 2262.854004 ^ output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.127643    0.137788 2262.991699 ^ output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.127676    0.001592 2262.993408 ^ io_west_out[0] (out)
                                           2262.993408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.993408   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.756836   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006778    0.029003    9.587439 2262.731689 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.029003    0.000227 2262.731934 ^ output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034207    0.127712    0.135742 2262.867676 ^ output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.127745    0.001592 2262.869385 ^ io_west_out[3] (out)
                                           2262.869385   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.869385   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.880859   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006215    0.037061    9.554924 2262.699219 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.037061    0.000227 2262.699463 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.128920    0.138925 2262.838379 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.128950    0.001592 2262.839844 ^ io_south_out[6] (out)
                                           2262.839844   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.839844   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.910156   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005813    0.027331    9.528321 2262.672607 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.027331    0.000227 2262.672852 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128647    0.135742 2262.808594 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.128676    0.001592 2262.810059 ^ io_south_out[3] (out)
                                           2262.810059   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.810059   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.939941   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006613    0.028663    9.531050 2262.675293 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.028663    0.000227 2262.675537 ^ output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034130    0.127439    0.135515 2262.811035 ^ output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.127472    0.001592 2262.812744 ^ io_west_out[1] (out)
                                           2262.812744   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.812744   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.937012   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006512    0.027832    9.487849 2262.632080 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.027832    0.000227 2262.632324 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128901    0.135969 2262.768311 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.128930    0.001592 2262.770020 ^ io_south_out[1] (out)
                                           2262.770020   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.770020   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.979980   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008254    0.030455    9.465112 2262.609375 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.030455    0.000227 2262.609619 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128640    0.136652 2262.746338 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.128669    0.001592 2262.747803 ^ io_south_out[0] (out)
                                           2262.747803   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.747803   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.002441   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006943    0.028022    9.428050 2262.572266 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.028022    0.000227 2262.572510 ^ output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.127659    0.135515 2262.708008 ^ output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.127692    0.001592 2262.709717 ^ io_west_out[5] (out)
                                           2262.709717   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.709717   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.040527   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005754    0.024840    9.354154 2262.498535 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.024840    0.000227 2262.498535 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128908    0.135060 2262.633789 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.128937    0.001592 2262.635254 ^ io_south_out[5] (out)
                                           2262.635254   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.635254   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.114746   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006478    0.026386    9.358019 2262.502197 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.026386    0.000227 2262.502441 ^ output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.127654    0.135060 2262.637451 ^ output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.127687    0.001592 2262.639160 ^ io_west_out[4] (out)
                                           2262.639160   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.639160   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.110840   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005758    0.024994    9.338010 2262.482178 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.024994    0.000227 2262.482422 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128907    0.135060 2262.617676 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.128937    0.001592 2262.619141 ^ io_south_out[4] (out)
                                           2262.619141   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.619141   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.130859   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007225    0.029467    9.330734 2262.475098 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.029467    0.000227 2262.475342 ^ output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034264    0.127912    0.135969 2262.611084 ^ output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.127945    0.001819 2262.613037 ^ io_west_out[7] (out)
                                           2262.613037   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.613037   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.137207   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.144287 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.144287 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006154    0.026382    9.256155 2262.400391 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.026382    0.000227 2262.400635 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128649    0.135515 2262.536133 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.128678    0.001592 2262.537842 ^ io_south_out[7] (out)
                                           2262.537842   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.537842   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.212402   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.006120    0.027499    2.182560 2253.438477 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.027499    0.000227 2253.438721 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034173    0.127600    0.135287 2253.573975 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.127631    0.001592 2253.575684 ^ io_east_out[7] (out)
                                           2253.575684   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.575684   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.174316   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.255615 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.255859 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.006030    0.026219    1.794660 2253.050537 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.026219    0.000227 2253.050781 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128650    0.135287 2253.186035 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.128678    0.001592 2253.187744 ^ io_south_out[23] (out)
                                           2253.187744   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.187744   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.562500   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.005705    0.028485    2.442675 2251.884766 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.028485    0.000227 2251.885010 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128249    0.135969 2252.020996 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.128279    0.001592 2252.022705 ^ io_north_out[23] (out)
                                           2252.022705   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2252.022705   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.727539   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.442139 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.442139 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.006340    0.027856    2.186198 2251.628418 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.027856    0.000227 2251.628662 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034173    0.127598    0.135515 2251.764160 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.127628    0.001592 2251.765625 ^ io_east_out[23] (out)
                                           2251.765625   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2251.765625   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.984375   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005615    0.029373   10.212489 2249.982178 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.029373    0.000227 2249.982422 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128247    0.136424 2250.118896 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.128277    0.001592 2250.120361 ^ io_north_out[0] (out)
                                           2250.120361   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.120361   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.629883   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006670    0.029390   10.217946 2249.987549 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.029390    0.000227 2249.987793 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128247    0.136424 2250.124268 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.128277    0.001592 2250.125977 ^ io_north_out[2] (out)
                                           2250.125977   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.125977   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.624023   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005324    0.027843   10.096983 2249.866699 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.027843    0.000227 2249.866943 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.128111    0.135742 2250.002686 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.128141    0.001592 2250.004150 ^ io_north_out[1] (out)
                                           2250.004150   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.004150   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.745605   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006032    0.029257   10.059239 2249.828857 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.029257    0.000227 2249.829102 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034634    0.129234    0.136879 2249.966064 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.129266    0.001592 2249.967529 ^ io_north_out[3] (out)
                                           2249.967529   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.967529   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.782227   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006923    0.030355   10.043096 2249.812744 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.030355    0.000227 2249.812988 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128245    0.136652 2249.949707 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.128275    0.001592 2249.951172 ^ io_north_out[4] (out)
                                           2249.951172   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.951172   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.798828   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006366    0.029842   10.026270 2249.795898 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.029842    0.000227 2249.796143 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.128107    0.136424 2249.932617 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.128137    0.001592 2249.934326 ^ io_north_out[5] (out)
                                           2249.934326   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.934326   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.815430   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005884    0.028800    9.904852 2249.674561 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.028800    0.000227 2249.674805 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034620    0.129184    0.136879 2249.811768 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.129216    0.001592 2249.813232 ^ io_north_out[7] (out)
                                           2249.813232   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.813232   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.936523   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005924    0.028663    9.888254 2249.657959 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.028663    0.000227 2249.658203 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128249    0.136197 2249.794434 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.128279    0.001592 2249.795898 ^ io_north_out[6] (out)
                                           2249.795898   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.795898   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.954102   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009373    0.039094    9.880069 2249.649658 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.039094    0.000227 2249.649902 ^ output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034132    0.127424    0.138698 2249.788574 ^ output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.127457    0.001592 2249.790283 ^ io_west_out[18] (out)
                                           2249.790283   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.790283   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.959961   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.007061    0.035569    9.747510 2249.517090 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.035569    0.000227 2249.517334 ^ output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034267    0.127909    0.138016 2249.655518 ^ output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.127943    0.001819 2249.657227 ^ io_west_out[22] (out)
                                           2249.657227   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.657227   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.093262   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006726    0.035065    9.712267 2249.481934 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.035065    0.000227 2249.482178 ^ output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034244    0.127830    0.137788 2249.619873 ^ output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.127864    0.001819 2249.621826 ^ io_west_out[16] (out)
                                           2249.621826   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.621826   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.128418   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006826    0.029063    9.590622 2249.360352 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.029063    0.000227 2249.360596 ^ output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034205    0.127707    0.135742 2249.496338 ^ output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.127740    0.001592 2249.497803 ^ io_west_out[19] (out)
                                           2249.497803   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.497803   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.252441   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006773    0.028921    9.534688 2249.304443 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.028921    0.000227 2249.304688 ^ output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034267    0.127924    0.135969 2249.440674 ^ output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.127958    0.001819 2249.442383 ^ io_west_out[17] (out)
                                           2249.442383   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.442383   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.307617   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006826    0.027875    9.431005 2249.200684 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.027875    0.000227 2249.200928 ^ output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034257    0.127891    0.135515 2249.336426 ^ output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.127924    0.001819 2249.338379 ^ io_west_out[21] (out)
                                           2249.338379   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.338379   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.411621   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006642    0.026600    9.361656 2249.131348 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.026600    0.000227 2249.131592 ^ output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034361    0.128262    0.135515 2249.267090 ^ output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.128297    0.001819 2249.268799 ^ io_west_out[20] (out)
                                           2249.268799   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.268799   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.481445   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.769775 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.769775 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.007161    0.029386    9.333690 2249.103271 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.029386    0.000227 2249.103516 ^ output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034132    0.127445    0.135742 2249.239258 ^ output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.127478    0.001592 2249.240967 ^ io_west_out[23] (out)
                                           2249.240967   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.240967   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.509277   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005992    0.039970    1.705075 2239.998047 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.039970    0.000227 2239.998291 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033992    0.127304    0.138698 2240.136963 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.127333    0.001592 2240.138428 ^ io_east_out[22] (out)
                                           2240.138428   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.138428   data arrival time
---------------------------------------------------------------------------------------------
                                           5759.611816   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.292969 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.292969 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005864    0.028567    1.625722 2239.918701 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.028567    0.000227 2239.918945 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128249    0.136197 2240.054932 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.128279    0.001592 2240.056641 ^ io_north_out[22] (out)
                                           2240.056641   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.056641   data arrival time
---------------------------------------------------------------------------------------------
                                           5759.693848   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.006156    0.040651    2.225761 2238.411133 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.040651    0.000227 2238.411377 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034076    0.127226    0.139153 2238.550537 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.127256    0.001592 2238.552002 ^ io_east_out[6] (out)
                                           2238.552002   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2238.552002   data arrival time
---------------------------------------------------------------------------------------------
                                           5761.197754   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.362061 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.362061 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.449951 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.449951 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.185059 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.185303 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.006072    0.036757    1.773969 2237.959229 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.036757    0.000227 2237.959473 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128880    0.138698 2238.098389 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.128910    0.001592 2238.099854 ^ io_south_out[22] (out)
                                           2238.099854   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2238.099854   data arrival time
---------------------------------------------------------------------------------------------
                                           5761.649902   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.006264    0.029682    2.057504 2224.946777 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.029682    0.000227 2224.947021 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034324    0.128133    0.136424 2225.083496 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.128162    0.001592 2225.084961 ^ io_north_out[21] (out)
                                           2225.084961   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2225.084961   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.665039   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2222.889160 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2222.889160 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.006931    0.028827    1.860599 2224.749756 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.028827    0.000227 2224.750000 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034087    0.127292    0.135515 2224.885498 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.127322    0.001592 2224.887207 ^ io_east_out[21] (out)
                                           2224.887207   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2224.887207   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.863281   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006791    0.028599    2.179832 2222.690918 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.028599    0.000227 2222.691162 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033961    0.126847    0.135060 2222.826172 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.126876    0.001592 2222.827881 ^ io_east_out[5] (out)
                                           2222.827881   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2222.827881   data arrival time
---------------------------------------------------------------------------------------------
                                           5776.922363   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.839111 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.839111 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.684082 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.684082 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.510986 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.511230 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.005630    0.024673    1.707349 2222.218506 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.024673    0.000227 2222.218750 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128908    0.135060 2222.353760 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.128938    0.001592 2222.355469 ^ io_south_out[21] (out)
                                           2222.355469   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2222.355469   data arrival time
---------------------------------------------------------------------------------------------
                                           5777.394531   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006810    0.030177    2.134129 2209.503662 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.030177    0.000227 2209.503906 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034623    0.129193    0.137106 2209.641113 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.129225    0.001592 2209.642578 ^ io_north_out[20] (out)
                                           2209.642578   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.642578   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.107422   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.369629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.369629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006892    0.028977    1.922672 2209.292236 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.028977    0.000227 2209.292480 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034030    0.127089    0.135515 2209.427979 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.127119    0.001592 2209.429688 ^ io_east_out[20] (out)
                                           2209.429688   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.429688   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.320312   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.006991    0.029137    2.146862 2207.156494 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.029137    0.000227 2207.156738 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034060    0.127195    0.135515 2207.292236 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.127224    0.001592 2207.293945 ^ io_east_out[4] (out)
                                           2207.293945   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.293945   data arrival time
---------------------------------------------------------------------------------------------
                                           5792.456543   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.290527 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.290527 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.127686 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.127686 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.009521 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.009766 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005803    0.025054    1.656417 2206.666016 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.025054    0.000227 2206.666260 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128652    0.135060 2206.801514 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.128681    0.001592 2206.802979 ^ io_south_out[20] (out)
                                           2206.802979   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2206.802979   data arrival time
---------------------------------------------------------------------------------------------
                                           5792.947266   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005864    0.028991    1.945637 2193.768311 ^ cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.028991    0.000227 2193.768555 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128248    0.136197 2193.904785 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.128278    0.001592 2193.906494 ^ io_north_out[19] (out)
                                           2193.906494   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.906494   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.843750   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2191.822754 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2191.822754 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.013713    0.040089    1.864692 2193.687500 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.040089    0.000227 2193.687744 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033988    0.127287    0.138698 2193.826416 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.127316    0.001592 2193.827881 ^ io_east_out[19] (out)
                                           2193.827881   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.827881   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.922363   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.013690    0.040038    2.277375 2191.741943 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.040038    0.000227 2191.742188 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034154    0.127505    0.139153 2191.881348 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.127535    0.001592 2191.883057 ^ io_east_out[3] (out)
                                           2191.883057   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.883057   data arrival time
---------------------------------------------------------------------------------------------
                                           5807.866699   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.658203 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.658203 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.670166 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.670166 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.464355 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.464600 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.005941    0.027540    1.829221 2191.293945 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.027540    0.000227 2191.294189 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128902    0.135969 2191.429932 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.128931    0.001592 2191.431641 ^ io_south_out[19] (out)
                                           2191.431641   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.431641   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.318359   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.006705    0.029447    2.119577 2178.014893 ^ cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.029447    0.000227 2178.014893 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.128108    0.136197 2178.151123 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.128137    0.001592 2178.152832 ^ io_north_out[18] (out)
                                           2178.152832   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.152832   data arrival time
---------------------------------------------------------------------------------------------
                                           5821.597656   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2175.895264 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2175.895264 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.008229    0.027892    2.104116 2177.999268 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.027892    0.000227 2177.999512 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034169    0.127586    0.135515 2178.135010 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.127616    0.001592 2178.136719 ^ io_east_out[18] (out)
                                           2178.136719   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.136719   data arrival time
---------------------------------------------------------------------------------------------
                                           5821.613281   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.008094    0.027738    2.240995 2175.879883 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.027738    0.000227 2175.880127 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.127538    0.135287 2176.015381 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.127570    0.001592 2176.017090 ^ io_east_out[2] (out)
                                           2176.017090   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2176.017090   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.732910   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.584473 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.584473 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.828857 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.828857 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2173.638672 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2173.638916 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.008303    0.039569    1.978833 2175.617920 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.039569    0.000227 2175.617920 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128874    0.139607 2175.757568 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.128903    0.001592 2175.759277 ^ io_south_out[18] (out)
                                           2175.759277   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2175.759277   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.990723   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.005388    0.027960    2.142315 2162.157471 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.027960    0.000227 2162.157715 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128250    0.135969 2162.293701 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.128280    0.001592 2162.295410 ^ io_north_out[17] (out)
                                           2162.295410   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.295410   data arrival time
---------------------------------------------------------------------------------------------
                                           5837.454590   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.015137 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.015137 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014692    0.041095    2.063189 2162.078369 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.041095    0.000227 2162.078613 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033989    0.127290    0.138925 2162.217529 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.127319    0.001592 2162.219238 ^ io_east_out[17] (out)
                                           2162.219238   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.219238   data arrival time
---------------------------------------------------------------------------------------------
                                           5837.530762   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.014890    0.041408    2.477464 2159.931885 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.041408    0.000227 2159.932129 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034065    0.127186    0.139380 2160.071533 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.127216    0.001592 2160.073242 ^ io_east_out[1] (out)
                                           2160.073242   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2160.073242   data arrival time
---------------------------------------------------------------------------------------------
                                           5839.676758   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.740967 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.740967 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.762451 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.762451 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.454346 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.454590 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006430    0.027697    1.952003 2159.406494 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.027697    0.000227 2159.406738 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128901    0.135969 2159.542725 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.128931    0.001592 2159.544189 ^ io_south_out[17] (out)
                                           2159.544189   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2159.544189   data arrival time
---------------------------------------------------------------------------------------------
                                           5840.205566   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.005505    0.029171    2.248498 2146.221191 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.029171    0.000227 2146.221436 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128247    0.136197 2146.357422 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.128278    0.001592 2146.359131 ^ io_north_out[16] (out)
                                           2146.359131   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.359131   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.390625   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2143.972656 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2143.972656 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.014331    0.041021    1.996114 2145.968750 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.041021    0.000227 2145.968994 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034065    0.127188    0.139153 2146.108154 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.127218    0.001592 2146.109619 ^ io_east_out[16] (out)
                                           2146.109619   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.109619   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.640625   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.014191    0.040797    2.377192 2143.716064 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.040797    0.000227 2143.716309 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033972    0.127230    0.138925 2143.855225 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.127259    0.001592 2143.856934 ^ io_east_out[0] (out)
                                           2143.856934   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2143.856934   data arrival time
---------------------------------------------------------------------------------------------
                                           5855.893066   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2011.612305 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2011.612305 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.164551 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.164795 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.676514 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.676514 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.384766 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.384766 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2027.605225 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2027.605225 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.154541 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.154785 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.561523 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.561523 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.762939 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.762939 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2043.952515 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2043.952515 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2045.819214 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2045.819458 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.093994 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.093994 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.799316 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.799316 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2059.851318 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2059.851318 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.274414 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.274414 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.592041 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.592041 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.430176 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.430176 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.442383 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.442383 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2076.901611 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2076.901611 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.085938 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.085938 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.977051 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.977051 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2090.984863 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2090.984863 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.392090 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.392090 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.607178 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.607178 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.498779 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.498779 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.366699 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.366699 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2107.673340 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2107.673340 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.000000 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.000000 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.904785 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.904785 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2121.814453 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2121.814453 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.222900 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.222900 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.430664 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.430664 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2127.879395 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2127.879395 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.371582 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.371582 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.355957 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.355957 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.338623 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.338867 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.008130    0.030275    1.887202 2143.226074 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.030275    0.000227 2143.226318 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128640    0.136652 2143.363037 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.128669    0.001592 2143.364502 ^ io_south_out[16] (out)
                                           2143.364502   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2143.364502   data arrival time
---------------------------------------------------------------------------------------------
                                           5856.385742   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011293    0.018477    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018499    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131068    0.056233    0.098680 2000.110107 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.058722    0.008640 2000.118774 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.208386    0.042002    0.108230 2000.226929 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.243497    0.117780 2000.344727 v cell0/config_en (fpgacell)
                                           2000.344727   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.009095 10000.201172 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.143700 10000.344727 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013642 10000.358398 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.108398   clock uncertainty
                                  0.000000 10000.108398   clock reconvergence pessimism
                                 -3.151180 9996.957031   library setup time
                                           9996.957031   data required time
---------------------------------------------------------------------------------------------
                                           9996.957031   data required time
                                           -2000.344727   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.612305   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011293    0.018477    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018499    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131068    0.056233    0.098680 2000.110107 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.058722    0.008640 2000.118774 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.208386    0.042002    0.108230 2000.226929 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.218491    0.103228 2000.330200 v cell1/config_en (fpgacell)
                                           2000.330200   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.001819 10000.193359 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145519 10000.338867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.031832 10000.371094 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.121094   clock uncertainty
                                  0.000000 10000.121094   clock reconvergence pessimism
                                 -3.151180 9996.969727   library setup time
                                           9996.969727   data required time
---------------------------------------------------------------------------------------------
                                           9996.969727   data required time
                                           -2000.330200   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.639648   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011293    0.018477    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018499    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131068    0.056233    0.098680 2000.110107 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.079594    0.027967 2000.138062 v cell2/config_en (fpgacell)
                                           2000.138062   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.009095 10000.201172 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.143700 10000.344727 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014552 10000.359375 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.109375   clock uncertainty
                                  0.000000 10000.109375   clock reconvergence pessimism
                                 -3.151180 9996.958008   library setup time
                                           9996.958008   data required time
---------------------------------------------------------------------------------------------
                                           9996.958008   data required time
                                           -2000.138062   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.819824   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011293    0.018477    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018499    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131068    0.056233    0.098680 2000.110107 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.061484    0.012278 2000.122437 v cell3/config_en (fpgacell)
                                           2000.122437   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.001819 10000.193359 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145519 10000.338867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.012733 10000.351562 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.101562   clock uncertainty
                                  0.000000 10000.101562   clock reconvergence pessimism
                                 -3.151180 9996.950195   library setup time
                                           9996.950195   data required time
---------------------------------------------------------------------------------------------
                                           9996.950195   data required time
                                           -2000.122437   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.828125   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011187    0.018302    0.011369 2000.011475 v en (in)
                                                         en (net)
                      0.018323    0.000000 2000.011475 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125375    0.054660    0.097089 2000.108521 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.059959    0.012051 2000.120605 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.215590    0.045941    0.109367 2000.229980 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.243387    0.117552 2000.347534 v cell0/en (fpgacell)
                                           2000.347534   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.009095 10000.201172 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.143700 10000.344727 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013642 10000.358398 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.108398   clock uncertainty
                                  0.000000 10000.108398   clock reconvergence pessimism
                                 -2.663260 9997.445312   library setup time
                                           9997.445312   data required time
---------------------------------------------------------------------------------------------
                                           9997.445312   data required time
                                           -2000.347534   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.098145   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011187    0.018302    0.011369 2000.011475 v en (in)
                                                         en (net)
                      0.018323    0.000000 2000.011475 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125375    0.054660    0.097089 2000.108521 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.059959    0.012051 2000.120605 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.215590    0.045941    0.109367 2000.229980 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.220717    0.104137 2000.334106 v cell1/en (fpgacell)
                                           2000.334106   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.001819 10000.193359 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145519 10000.338867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.031832 10000.371094 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.121094   clock uncertainty
                                  0.000000 10000.121094   clock reconvergence pessimism
                                 -2.663260 9997.458008   library setup time
                                           9997.458008   data required time
---------------------------------------------------------------------------------------------
                                           9997.458008   data required time
                                           -2000.334106   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.123535   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.013163    0.352166 ^ cell3/clk (fpgacell)
     3    0.039957    0.197662    1.961979    2.314145 ^ cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.197790    0.007267    2.321412 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034391    0.128633    0.167326    2.488737 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.128705    0.001624    2.490361 ^ config_data_out (out)
                                              2.490361   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.490361   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.259766   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011187    0.018302    0.011369 2000.011475 v en (in)
                                                         en (net)
                      0.018323    0.000000 2000.011475 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125375    0.054660    0.097089 2000.108521 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.078244    0.027967 2000.136475 v cell2/en (fpgacell)
                                           2000.136475   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.009095 10000.201172 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.143700 10000.344727 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014552 10000.359375 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.109375   clock uncertainty
                                  0.000000 10000.109375   clock reconvergence pessimism
                                 -2.663260 9997.446289   library setup time
                                           9997.446289   data required time
---------------------------------------------------------------------------------------------
                                           9997.446289   data required time
                                           -2000.136475   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.310059   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011187    0.018302    0.011369 2000.011475 v en (in)
                                                         en (net)
                      0.018323    0.000000 2000.011475 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125375    0.054660    0.097089 2000.108521 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.062206    0.014325 2000.122803 v cell3/en (fpgacell)
                                           2000.122803   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.001819 10000.193359 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145519 10000.338867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.012733 10000.351562 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.101562   clock uncertainty
                                  0.000000 10000.101562   clock reconvergence pessimism
                                 -2.663260 9997.438477   library setup time
                                           9997.438477   data required time
---------------------------------------------------------------------------------------------
                                           9997.438477   data required time
                                           -2000.122803   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.316406   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.252753    0.105956 2000.374512 ^ cell0/nrst (fpgacell)
                                           2000.374512   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.009095 10000.201172 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.143700 10000.344727 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013642 10000.358398 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.108398   clock uncertainty
                                  0.000000 10000.108398   clock reconvergence pessimism
                                 -1.017710 9999.090820   library setup time
                                           9999.090820   data required time
---------------------------------------------------------------------------------------------
                                           9999.090820   data required time
                                           -2000.374512   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.715820   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.109780    0.008185 2000.153931 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.181939    0.142585    0.114596 2000.268555 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.236070    0.094133 2000.362671 ^ cell1/nrst (fpgacell)
                                           2000.362671   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.001819 10000.193359 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145519 10000.338867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.031832 10000.371094 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.121094   clock uncertainty
                                  0.000000 10000.121094   clock reconvergence pessimism
                                 -1.017710 9999.103516   library setup time
                                           9999.103516   data required time
---------------------------------------------------------------------------------------------
                                           9999.103516   data required time
                                           -2000.362671   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.740723   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.118307    0.024784 2000.170532 ^ cell2/nrst (fpgacell)
                                           2000.170532   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.009095 10000.201172 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.143700 10000.344727 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014552 10000.359375 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.109375   clock uncertainty
                                  0.000000 10000.109375   clock reconvergence pessimism
                                 -1.017710 9999.091797   library setup time
                                           9999.091797   data required time
---------------------------------------------------------------------------------------------
                                           9999.091797   data required time
                                           -2000.170532   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.920410   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011746    0.044461    0.029559 2000.029663 ^ nrst (in)
                                                         nrst (net)
                      0.044469    0.000000 2000.029663 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120500    0.108906    0.116188 2000.145752 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.110558    0.010914 2000.156738 ^ cell3/nrst (fpgacell)
                                           2000.156738   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.001819 10000.193359 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145519 10000.338867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.012733 10000.351562 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.101562   clock uncertainty
                                  0.000000 10000.101562   clock reconvergence pessimism
                                 -1.017710 9999.083984   library setup time
                                           9999.083984   data required time
---------------------------------------------------------------------------------------------
                                           9999.083984   data required time
                                           -2000.156738   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.927734   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003445    0.005663    0.002956 2000.003052 v config_data_in (in)
                                                         config_data_in (net)
                      0.005670    0.000000 2000.003052 v input1/A (sky130_fd_sc_hd__buf_2)
     1    0.038872    0.070453    0.111868 2000.114868 v input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.070738    0.003638 2000.118530 v cell0/config_data_in (fpgacell)
                                           2000.118530   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.009095 10000.201172 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.143700 10000.344727 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013642 10000.358398 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.108398   clock uncertainty
                                  0.000000 10000.108398   clock reconvergence pessimism
                                  0.267300 10000.375977   library setup time
                                           10000.375977   data required time
---------------------------------------------------------------------------------------------
                                           10000.375977   data required time
                                           -2000.118530   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.257812   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109449    0.013048    0.357903 ^ cell0/clk (fpgacell)
     3    0.124472    0.599393    2.210438    2.568341 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.606355    0.050164    2.618505 ^ cell1/config_data_in (fpgacell)
                                              2.618505   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.001819 10000.193359 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145519 10000.338867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.031832 10000.371094 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.121094   clock uncertainty
                                  0.000000 10000.121094   clock reconvergence pessimism
                                  0.413900 10000.535156   library setup time
                                           10000.535156   data required time
---------------------------------------------------------------------------------------------
                                           10000.535156   data required time
                                             -2.618505   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.916016   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.002279    0.193946 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145057    0.339003 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.135195    0.032261    0.371264 ^ cell1/clk (fpgacell)
     3    0.112481    0.537181    2.199069    2.570333 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.537433    0.010874    2.581207 ^ cell2/config_data_in (fpgacell)
                                              2.581207   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.009095 10000.201172 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.143700 10000.344727 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014552 10000.359375 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.109375   clock uncertainty
                                  0.000000 10000.109375   clock reconvergence pessimism
                                  0.413900 10000.523438   library setup time
                                           10000.523438   data required time
---------------------------------------------------------------------------------------------
                                           10000.523438   data required time
                                             -2.581207   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.941406   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027597    0.096593    0.067977    0.067977 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000    0.067977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123690    0.191668 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.062078    0.008961    0.200628 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124442    0.106871    0.144227    0.344855 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.109899    0.014125    0.358980 ^ cell2/clk (fpgacell)
     3    0.097170    0.470221    2.133529    2.492509 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.474096    0.036272    2.528781 ^ cell3/config_data_in (fpgacell)
                                              2.528781   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027597    0.096593    0.068212 10000.068359 ^ clk (in)
                                                         clk (net)
                      0.096758    0.000000 10000.068359 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060434    0.059879    0.123691 10000.192383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.060031    0.001819 10000.193359 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.143946    0.120249    0.145519 10000.338867 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.122544    0.012733 10000.351562 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.101562   clock uncertainty
                                  0.000000 10000.101562   clock reconvergence pessimism
                                  0.413900 10000.515625   library setup time
                                           10000.515625   data required time
---------------------------------------------------------------------------------------------
                                           10000.515625   data required time
                                             -2.528781   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.987305   slack (MET)



