<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Sat Jan 04 15:04:37 2020


Command Line:  synthesis -f cpu_impl1_lattice.synproj -gui -msgset V:/CPU2908/FPGA/MachXO2/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP100.
The -d option is LCMXO2-2000HC.
Using package TQFP100.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-2000HC

### Package : TQFP100

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p V:/CPU2908/FPGA/MachXO2 (searchpath added)
-p D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/xo2c00/data (searchpath added)
-p V:/CPU2908/FPGA/MachXO2/impl1 (searchpath added)
-p V:/CPU2908/FPGA/MachXO2 (searchpath added)
Verilog design file = V:/CPU2908/FPGA/MachXO2/top.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/core.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/sequencer.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/impl1/sequencer_s.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/executer.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/impl1/executer_s.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/register.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/tristateBuff.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/mux.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/uromd.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/uromCounter.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/ALU.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/decoder.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/BusSelector.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/sram.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/xorshift.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/impl1/serialTxD.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/impl1/serialRxD.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/urom_TBL.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/bootROM.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/int_ctrl.v
Verilog design file = V:/CPU2908/FPGA/MachXO2/impl1/SPI.v
NGD file = cpu_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file v:/cpu2908/fpga/machxo2/top.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/core.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/sequencer.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/impl1/sequencer_s.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/executer.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/impl1/executer_s.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/register.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/tristatebuff.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/mux.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/uromd.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/uromcounter.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/alu.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/decoder.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/busselector.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/sram.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/xorshift.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/impl1/serialtxd.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/impl1/serialrxd.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/urom_tbl.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/bootrom.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/int_ctrl.v. VERI-1482
Analyzing Verilog file v:/cpu2908/fpga/machxo2/impl1/spi.v. VERI-1482
Analyzing Verilog file D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: v:/cpu2908/fpga/machxo2/top.v(1): compiling module top. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187): compiling module FD1P3DX. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/top.v(258): compiling module divider. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/core.v(1): compiling module core. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/register.v(43): compiling module register8. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/tristatebuff.v(11): compiling module tristateBuff8. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/register.v(94): compiling module register16. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/register.v(21): compiling module register1as. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/tristatebuff.v(1): compiling module tristateBuff1. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/register.v(1): compiling module register1. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/sequencer.v(1): compiling module sequencer. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/impl1/sequencer_s.v(3): compiling module sequencer_s. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(936): compiling module OR3. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(49): compiling module AND3. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1173): compiling module XOR2. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(827): compiling module NR2. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(772): compiling module MUX41. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/urom_tbl.v(8): compiling module urom_TBL. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_2. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_3. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_4. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_5. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_6. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_7. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_8. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_9. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_10. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/uromd.v(8): compiling module uromd. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291): compiling module DP8KC_renamed_due_excessive_length_11. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291): compiling module DP8KC_renamed_due_excessive_length_12. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291): compiling module DP8KC_renamed_due_excessive_length_13. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): compiling module VHI. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291): compiling module DP8KC_renamed_due_excessive_length_14. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(176): compiling module FD1P3BX. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/sequencer.v(193): compiling module uConstSel. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/sequencer.v(158): compiling module urSplitter. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/sequencer.v(172): compiling module jccSelector. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/sequencer.v(207): compiling module constEx. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/register.v(118): compiling module register32. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/uromcounter.v(1): compiling module uromCounter. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/mux.v(14): compiling module Mux2_1x8. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(723): compiling module MUX21. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(56): compiling module AND4. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(930): compiling module OR2. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): compiling module AND2. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(563): compiling module INV. VERI-1018
WARNING - synthesis: v:/cpu2908/fpga/machxo2/sequencer.v(123): actual bit length 1 differs from formal bit length 10 for port CT. VERI-1330
INFO - synthesis: v:/cpu2908/fpga/machxo2/executer.v(2): compiling module executer. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/impl1/executer_s.v(3): compiling module executer_s. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/alu.v(141): compiling module zeroFlag. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/executer.v(244): compiling module flagReg. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/executer.v(170): compiling module splitter16_8x2. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/executer.v(193): compiling module addrEx. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/executer.v(227): compiling module addrMux. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/executer.v(182): compiling module splitter8x2_16. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/decoder.v(1): compiling module decoder4. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/executer.v(100): compiling module dataReg. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/executer.v(64): compiling module addrReg. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/alu.v(1): compiling module ALU. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/alu.v(94): compiling module ALU_L8. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/alu.v(81): compiling module ALU_A8. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/executer.v(135): compiling module writeBackSelector. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/impl1/serialrxd.v(3): compiling module serialRxD. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(943): compiling module OR4. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(951): compiling module OR5. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/register.v(67): compiling module register8AC. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/impl1/serialtxd.v(3): compiling module serialTxD. VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/bootrom.v(8): compiling module bootROM. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): compiling module ROM32X1A(initval=32'b0110111010111100000). VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): compiling module ROM32X1A(initval=32'b0110111000111010001). VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): compiling module ROM32X1A(initval=32'b0110011010011100001). VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): compiling module ROM32X1A(initval=32'b0100110000110100001). VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): compiling module ROM32X1A(initval=32'b011010100110110101). VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): compiling module ROM32X1A(initval=32'b010101010101000101). VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): compiling module ROM32X1A(initval=32'b010110000110000100). VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1077): compiling module ROM32X1A(initval=32'b0101011010011010110). VERI-1018
INFO - synthesis: v:/cpu2908/fpga/machxo2/sram.v(8): compiling module sram. VERI-1018
INFO - synthesis: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291): compiling module DP8KC(CSDECODE_B="0b111",RESETMODE="ASYNC"). VERI-1018
WARNING - synthesis: v:/cpu2908/fpga/machxo2/top.v(47): net addrHi[3] does not have a driver. VDB-1002
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c2000.nph' in environment: D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
WARNING - synthesis: v:/cpu2908/fpga/machxo2/executer.v(198): net addrOut_15__N_184[15] does not have a driver. VDB-1002
WARNING - synthesis: v:/cpu2908/fpga/machxo2/alu.v(86): net Y_7__N_275[8] does not have a driver. VDB-1002
######## Missing driver on net nCS[3]. Patching with GND.
######## Missing driver on net nCS[2]. Patching with GND.
######## Missing driver on net SPI_CLK. Patching with GND.
######## Missing driver on net SPI_MISO. Patching with GND.
######## Missing driver on net SPI_MOSI. Patching with GND.
######## Missing driver on net SPI_CS[5]. Patching with GND.
######## Missing driver on net SPI_CS[4]. Patching with GND.
######## Missing driver on net SPI_CS[3]. Patching with GND.
######## Missing driver on net SPI_CS[2]. Patching with GND.
######## Missing driver on net SPI_CS[1]. Patching with GND.
######## Missing driver on net SPI_CS[0]. Patching with GND.
######## Missing driver on net addrHi[3]. Patching with GND.
######## Missing driver on net addrHi[2]. Patching with GND.
######## Missing driver on net addrHi[1]. Patching with GND.
######## Missing driver on net addrHi[0]. Patching with GND.



Combinational loop found : 1

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[7] 

	Instance Select_243_i15 

	Net \Select_243/n14 

	Instance Select_243_i14 

	Net \Select_243/n13 

	Instance Select_243_i13 

	Net \Select_243/n7 

	Instance Select_243_i7 

	Net \nWR_I_0_84/data_ibus[7] 

	Instance Select_211_i7 

	Net \Select_211/n5 

	Instance Select_211_i5 

	Net \Select_211/n1 

	Instance Select_211_i1 

Combinational loop found : 2

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[6] 

	Instance Select_244_i15 

	Net \Select_244/n14 

	Instance Select_244_i14 

	Net \Select_244/n13 

	Instance Select_244_i13 

	Net \Select_244/n7 

	Instance Select_244_i7 

	Net \nWR_I_0_84/data_ibus[6] 

	Instance Select_212_i7 

	Net \Select_212/n5 

	Instance Select_212_i5 

	Net \Select_212/n1 

	Instance Select_212_i1 

Combinational loop found : 3

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[5] 

	Instance Select_245_i15 

	Net \Select_245/n14 

	Instance Select_245_i14 

	Net \Select_245/n13 

	Instance Select_245_i13 

	Net \Select_245/n7 

	Instance Select_245_i7 

	Net \nWR_I_0_84/data_ibus[5] 

	Instance Select_213_i7 

	Net \Select_213/n5 

	Instance Select_213_i5 

	Net \Select_213/n1 

	Instance Select_213_i1 

Combinational loop found : 4

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[4] 

	Instance Select_246_i15 

	Net \Select_246/n14 

	Instance Select_246_i14 

	Net \Select_246/n13 

	Instance Select_246_i13 

	Net \Select_246/n7 

	Instance Select_246_i7 

	Net \nWR_I_0_84/data_ibus[4] 

	Instance Select_214_i7 

	Net \Select_214/n5 

	Instance Select_214_i5 

	Net \Select_214/n1 

	Instance Select_214_i1 

Combinational loop found : 5

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[3] 

	Instance Select_247_i15 

	Net \Select_247/n14 

	Instance Select_247_i14 

	Net \Select_247/n13 

	Instance Select_247_i13 

	Net \Select_247/n7 

	Instance Select_247_i7 

	Net \nWR_I_0_84/data_ibus[3] 

	Instance Select_215_i7 

	Net \Select_215/n5 

	Instance Select_215_i5 

	Net \Select_215/n1 

	Instance Select_215_i1 

Combinational loop found : 6

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[2] 

	Instance Select_248_i15 

	Net \Select_248/n14 

	Instance Select_248_i14 

	Net \Select_248/n13 

	Instance Select_248_i13 

	Net \Select_248/n7 

	Instance Select_248_i7 

	Net \nWR_I_0_84/data_ibus[2] 

	Instance Select_216_i7 

	Net \Select_216/n5 

	Instance Select_216_i5 

	Net \Select_216/n1 

	Instance Select_216_i1 

Combinational loop found : 7

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[1] 

	Instance Select_249_i15 

	Net \Select_249/n14 

	Instance Select_249_i14 

	Net \Select_249/n13 

	Instance Select_249_i13 

	Net \Select_249/n7 

	Instance Select_249_i7 

	Net \nWR_I_0_84/data_ibus[1] 

	Instance Select_217_i7 

	Net \Select_217/n5 

	Instance Select_217_i5 

	Net \Select_217/n1 

	Instance Select_217_i1 

Combinational loop found : 8

	Net \nWR_I_0_84/Executer/Executer_s/InternalDataBus[0] 

	Instance Select_250_i15 

	Net \Select_250/n14 

	Instance Select_250_i14 

	Net \Select_250/n13 

	Instance Select_250_i13 

	Net \Select_250/n7 

	Instance Select_250_i7 

	Net \nWR_I_0_84/data_ibus[0] 

	Instance Select_218_i7 

	Net \Select_218/n5 

	Instance Select_218_i5 

	Net \Select_218/n1 

	Instance Select_218_i1 

GSR instance connected to net nReset1.
######## Converted FF type for instance \nWR_I_0_84/Sequencer/Sequencer_s/Bit0 due to shared LSR/GSR.
######## Converted FF type for instance \nWR_I_0_84/Sequencer/Sequencer_s/I109 due to shared LSR/GSR.
######## Converted FF type for instance \nWR_I_0_84/Sequencer/Sequencer_s/Bit1 due to shared LSR/GSR.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/ProgramFiles64/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'gclk1' has no load.
WARNING - synthesis: input pad net 'gclk1' has no legal load.
WARNING - synthesis: logical net 'bootMode' has no load.
WARNING - synthesis: input pad net 'bootMode' has no legal load.
WARNING - synthesis: logical net 'nCTS' has no load.
WARNING - synthesis: input pad net 'nCTS' has no legal load.
WARNING - synthesis: logical net 'monitor_sel[3]' has no load.
WARNING - synthesis: input pad net 'monitor_sel[3]' has no legal load.
WARNING - synthesis: logical net 'monitor_sel[2]' has no load.
WARNING - synthesis: input pad net 'monitor_sel[2]' has no legal load.
WARNING - synthesis: logical net 'monitor_sel[1]' has no load.
WARNING - synthesis: input pad net 'monitor_sel[1]' has no legal load.
WARNING - synthesis: logical net 'monitor_sel[0]' has no load.
WARNING - synthesis: input pad net 'monitor_sel[0]' has no legal load.
WARNING - synthesis: DRC complete with 14 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file cpu_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 274 of 2352 (11 % )
AND2 => 7
AND3 => 3
AND4 => 3
BB => 8
CCU2D => 25
DP8KC => 5
FD1P3AX => 143
FD1P3AY => 1
FD1P3BX => 3
FD1P3DX => 35
FD1P3IX => 2
FD1P3JX => 1
FD1S3AX => 70
FD1S3BX => 3
FD1S3DX => 16
GSR => 1
IB => 5
INV => 34
LUT4 => 289
MUX21 => 32
NR2 => 2
OB => 29
OBZ => 25
OR2 => 7
OR3 => 1
PFUMX => 41
ROM256X1A => 10
ROM32X1A => 8
XOR2 => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 22
  Net : nWR_I_0_84/N_34, loads : 96
  Net : clkE_c, loads : 26
  Net : clkQ_c, loads : 18
  Net : clk_c, loads : 12
  Net : txd01/N_48, loads : 11
  Net : nWR_I_0_84/Sequencer/Sequencer_s/sig_4, loads : 10
  Net : nWR_I_0_84/addrOut_15__I_0/nWRTxD, loads : 9
  Net : rxd01/N_19, loads : 9
  Net : rxd01/N_41, loads : 8
  Net : clkQ_c__inv, loads : 5
  Net : nWR_I_0_84/Sequencer/Sequencer_s/N_28, loads : 4
  Net : rxd01/N_6, loads : 3
  Net : SerialClock2, loads : 3
  Net : iclk, loads : 2
  Net : txd01/N_44, loads : 2
  Net : txd01/N_36, loads : 2
  Net : txd01/N_38, loads : 2
  Net : rxd01/N_2, loads : 1
  Net : nWR_I_0_84/addrOut_15__I_0/nRDRxD, loads : 1
  Net : nWR_I_0_84/Sequencer/Sequencer_s/N_14, loads : 1
  Net : RxD_c, loads : 1
  Net : txd01/N_34, loads : 1
Clock Enable Nets
Number of Clock Enables: 15
Top 10 highest fanout Clock Enables:
  Net : nWR_I_0_84/addrOut_15__I_0/ocea_enable_1, loads : 2
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : clkE_N_18, loads : 37
  Net : nWR_I_0_84/Sequencer/Sequencer_s/I62/sig_80, loads : 33
  Net : nWR_I_0_84/Sequencer/Sequencer_s/I62/sig_79, loads : 32
  Net : nWR_I_0_84/Sequencer/Sequencer_s/I62/sig_77, loads : 32
  Net : nWR_I_0_84/Sequencer/Sequencer_s/I62/sig_83, loads : 29
  Net : nWR_I_0_84/Sequencer/Sequencer_s/I62/sig_81, loads : 28
  Net : nReset2, loads : 27
  Net : nTSC_c, loads : 25
  Net : nWR_I_0_84/Sequencer/Sequencer_s/I62/sig_75, loads : 24
  Net : nWR_I_0_84/addrOut_15__I_0/n5398, loads : 23
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk21 [get_nets clkQ_c__inv]            |    1.000 MHz|   43.716 MHz|    13  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk20 [get_nets RxD_c]                  |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk19 [get_nets \rxd01/N_2]             |    1.000 MHz|  489.237 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk18 [get_nets \rxd01/N_6]             |    1.000 MHz|  314.564 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk17 [get_nets \rxd01/N_19]            |    1.000 MHz|  554.939 MHz|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk16 [get_nets \nWR_I_0_84/N_34]       |    1.000 MHz|   95.979 MHz|     8  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk15 [get_nets nWRTxD]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk14 [get_nets                         |             |             |
\nWR_I_0_84/Sequencer/Sequencer_s/N_14] |    1.000 MHz|  152.253 MHz|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk13 [get_nets                         |             |             |
\nWR_I_0_84/Sequencer/Sequencer_s/sig[4]|             |             |
]                                       |    1.000 MHz|  151.653 MHz|     8  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk12 [get_nets                         |             |             |
\nWR_I_0_84/Sequencer/Sequencer_s/N_28] |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk11 [get_nets clkE_c]                 |    1.000 MHz|   40.997 MHz|    10  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk10 [get_nets \rxd01/N_41]            |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk9 [get_nets \txd01/N_44]             |    1.000 MHz|  314.564 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk8 [get_nets SerialClock2]            |    1.000 MHz|  489.237 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk7 [get_nets \txd01/N_38]             |    1.000 MHz|  445.633 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk6 [get_nets \txd01/N_36]             |    1.000 MHz|  423.549 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk5 [get_nets \txd01/N_34]             |    1.000 MHz|  309.023 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk4 [get_nets \txd01/N_48]             |    1.000 MHz|  142.005 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets nRDRxD]                  |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets clkQ_c]                  |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|  200.361 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets iclk]                    |    1.000 MHz|  317.360 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 64.711  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.466  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
