#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Nov  8 10:37:37 2024
# Process ID: 13044
# Current directory: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4092 D:\Semester1\CEG5203\workspace\project-fpga\vivado2023\ceg5203_project.xpr
# Log file: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/vivado.log
# Journal file: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023\vivado.jou
# Running On: THX_HP, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 12, Host memory: 33622 MB
#-----------------------------------------------------------
start_gui
open_project D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Semester1/CEG5203/workspace/project-fpga/vitis2023'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1521.555 ; gain = 283.941
update_compile_order -fileset sources_1
open_bd_design {D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.3 - axi_fifo_mm_s_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:hls:sobel_hls:1.0 - sobel_hls_0
Successfully read diagram <design_1> from block design file <D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.863 ; gain = 102.855
startgroup
set_property -dict [list \
  CONFIG.C_RX_FIFO_DEPTH {131072} \
  CONFIG.C_RX_FIFO_PE_THRESHOLD {5} \
  CONFIG.C_RX_FIFO_PF_THRESHOLD {104858} \
  CONFIG.C_TX_FIFO_DEPTH {131072} \
  CONFIG.C_TX_FIFO_PE_THRESHOLD {5} \
  CONFIG.C_TX_FIFO_PF_THRESHOLD {104858} \
] [get_bd_cells axi_fifo_mm_s_0]
endgroup
validate_bd_design
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_pc/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_pc/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_fifo_mm_s_0/S_AXI_FULL(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_fifo_mm_s_0/S_AXI_FULL(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_pc/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_pc/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
make_wrapper -files [get_files D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Semester1\CEG5203\workspace\project-fpga\vivado2023\ceg5203_project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_axi_fifo_mm_s_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m02_couplers/auto_pc .
Exporting to file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_fifo_mm_s_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f810a0e351bf0351 to dir: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/f/8/f810a0e351bf0351/design_1_auto_pc_0.dcp to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/f/8/f810a0e351bf0351/design_1_auto_pc_0_sim_netlist.v to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/f/8/f810a0e351bf0351/design_1_auto_pc_0_sim_netlist.vhdl to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/f/8/f810a0e351bf0351/design_1_auto_pc_0_stub.v to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/f/8/f810a0e351bf0351/design_1_auto_pc_0_stub.vhdl to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = f810a0e351bf0351; cache size = 8.948 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6f553af83085c4ec to dir: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/6/f/6f553af83085c4ec/design_1_auto_pc_1.dcp to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/6/f/6f553af83085c4ec/design_1_auto_pc_1_sim_netlist.v to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/6/f/6f553af83085c4ec/design_1_auto_pc_1_sim_netlist.vhdl to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/6/f/6f553af83085c4ec/design_1_auto_pc_1_stub.v to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/6/f/6f553af83085c4ec/design_1_auto_pc_1_stub.vhdl to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 6f553af83085c4ec; cache size = 8.948 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_fifo_mm_s_0_0
[Fri Nov  8 10:46:48 2024] Launched design_1_axi_fifo_mm_s_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_fifo_mm_s_0_0_synth_1: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_axi_fifo_mm_s_0_0_synth_1/runme.log
synth_1: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/synth_1/runme.log
[Fri Nov  8 10:46:48 2024] Launched impl_1...
Run output will be captured here: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2009.539 ; gain = 49.004
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'd:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0.dcp' for cell 'design_1_i/axi_fifo_mm_s_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_sobel_hls_0_0/design_1_sobel_hls_0_0.dcp' for cell 'design_1_i/sobel_hls_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.561 . Memory (MB): peak = 3010.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4694 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3010.539 ; gain = 884.039
INFO: [Common 17-344] 'open_run' was cancelled
startgroup
set_property -dict [list \
  CONFIG.C_RX_FIFO_DEPTH {65536} \
  CONFIG.C_RX_FIFO_PE_THRESHOLD {5} \
  CONFIG.C_RX_FIFO_PF_THRESHOLD {65531} \
  CONFIG.C_TX_FIFO_DEPTH {65536} \
  CONFIG.C_TX_FIFO_PE_THRESHOLD {5} \
  CONFIG.C_TX_FIFO_PF_THRESHOLD {65531} \
] [get_bd_cells axi_fifo_mm_s_0]
endgroup
validate_bd_design
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_pc/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_pc/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_fifo_mm_s_0/S_AXI_FULL(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_fifo_mm_s_0/S_AXI_FULL(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_pc/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_pc/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
make_wrapper -files [get_files D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Semester1\CEG5203\workspace\project-fpga\vivado2023\ceg5203_project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run design_1_axi_fifo_mm_s_0_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m02_couplers/auto_pc .
Exporting to file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_fifo_mm_s_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f810a0e351bf0351 to dir: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/f/8/f810a0e351bf0351/design_1_auto_pc_0.dcp to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/f/8/f810a0e351bf0351/design_1_auto_pc_0_sim_netlist.v to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/f/8/f810a0e351bf0351/design_1_auto_pc_0_sim_netlist.vhdl to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/f/8/f810a0e351bf0351/design_1_auto_pc_0_stub.v to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/f/8/f810a0e351bf0351/design_1_auto_pc_0_stub.vhdl to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = f810a0e351bf0351; cache size = 8.948 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6f553af83085c4ec to dir: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/6/f/6f553af83085c4ec/design_1_auto_pc_1.dcp to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/6/f/6f553af83085c4ec/design_1_auto_pc_1_sim_netlist.v to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/6/f/6f553af83085c4ec/design_1_auto_pc_1_sim_netlist.vhdl to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/6/f/6f553af83085c4ec/design_1_auto_pc_1_stub.v to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/6/f/6f553af83085c4ec/design_1_auto_pc_1_stub.vhdl to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 6f553af83085c4ec; cache size = 8.948 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_fifo_mm_s_0_0
[Fri Nov  8 12:19:11 2024] Launched design_1_axi_fifo_mm_s_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_fifo_mm_s_0_0_synth_1: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_axi_fifo_mm_s_0_0_synth_1/runme.log
synth_1: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/synth_1/runme.log
[Fri Nov  8 12:19:11 2024] Launched impl_1...
Run output will be captured here: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.539 ; gain = 0.000
startgroup
set_property -dict [list \
  CONFIG.C_RX_FIFO_DEPTH {32768} \
  CONFIG.C_RX_FIFO_PE_THRESHOLD {5} \
  CONFIG.C_RX_FIFO_PF_THRESHOLD {32763} \
  CONFIG.C_TX_FIFO_DEPTH {32768} \
  CONFIG.C_TX_FIFO_PE_THRESHOLD {5} \
  CONFIG.C_TX_FIFO_PF_THRESHOLD {32763} \
] [get_bd_cells axi_fifo_mm_s_0]
endgroup
validate_bd_design
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_pc/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_pc/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_fifo_mm_s_0/S_AXI_FULL(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_fifo_mm_s_0/S_AXI_FULL(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_pc/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_pc/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
make_wrapper -files [get_files D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Semester1\CEG5203\workspace\project-fpga\vivado2023\ceg5203_project.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run design_1_axi_fifo_mm_s_0_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m02_couplers/auto_pc .
Exporting to file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_fifo_mm_s_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f810a0e351bf0351 to dir: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/f/8/f810a0e351bf0351/design_1_auto_pc_0.dcp to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/f/8/f810a0e351bf0351/design_1_auto_pc_0_sim_netlist.v to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/f/8/f810a0e351bf0351/design_1_auto_pc_0_sim_netlist.vhdl to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/f/8/f810a0e351bf0351/design_1_auto_pc_0_stub.v to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/f/8/f810a0e351bf0351/design_1_auto_pc_0_stub.vhdl to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = f810a0e351bf0351; cache size = 8.948 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6f553af83085c4ec to dir: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/6/f/6f553af83085c4ec/design_1_auto_pc_1.dcp to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/6/f/6f553af83085c4ec/design_1_auto_pc_1_sim_netlist.v to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/6/f/6f553af83085c4ec/design_1_auto_pc_1_sim_netlist.vhdl to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/6/f/6f553af83085c4ec/design_1_auto_pc_1_stub.v to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.cache/ip/2023.2/6/f/6f553af83085c4ec/design_1_auto_pc_1_stub.vhdl to d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 6f553af83085c4ec; cache size = 8.948 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_fifo_mm_s_0_0
[Fri Nov  8 12:25:09 2024] Launched design_1_axi_fifo_mm_s_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_fifo_mm_s_0_0_synth_1: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/design_1_axi_fifo_mm_s_0_0_synth_1/runme.log
synth_1: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/synth_1/runme.log
[Fri Nov  8 12:25:09 2024] Launched impl_1...
Run output will be captured here: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.539 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.324 . Memory (MB): peak = 3010.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1789 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 3010.539 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3307.465 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3308.770 ; gain = 1.305
Read PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3332.875 ; gain = 24.105
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3332.875 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.399 . Memory (MB): peak = 3360.602 ; gain = 27.727
Read Physdb Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3360.602 ; gain = 53.137
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3360.602 ; gain = 53.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3796.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 393 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 384 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 4463.902 ; gain = 1453.363
open_report: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4658.445 ; gain = 102.348
write_hw_platform -fixed -include_bit -force -file D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Program/Xilinx/Vivado/2023.2/data/embeddedsw) loading 0 seconds
ERROR: [Common 17-69] Command failed: Unable to get BIT file from implementation run. Please ensure implementation has been run all the way through Bitstream generation. Aborting write_hw_platform..
make_wrapper -files [get_files D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/design_1.bd] -top
open_bd_design {D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1
launch_runs impl_1 -jobs 6
[Fri Nov  8 12:50:44 2024] Launched impl_1...
Run output will be captured here: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Nov  8 12:57:29 2024] Launched impl_1...
Run output will be captured here: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4884.801 ; gain = 91.707
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 13:00:56 2024...
