{
  "module_name": "pmu_armv8.h",
  "hash_id": "6e9a719a926fbbb768721dea4aee9108fc44fd816cf44c986165e58d88f04d85",
  "original_prompt": "Ingested from sys_09_Anvil/source/lib/cmsis/inc/pmu_armv8.h",
  "human_readable_source": " \n \n\n#if   defined ( __ICCARM__ )\n  #pragma system_include          \n#elif defined (__clang__)\n  #pragma clang system_header     \n#endif\n\n#ifndef ARM_PMU_ARMV8_H\n#define ARM_PMU_ARMV8_H\n\n \n\n#define ARM_PMU_SW_INCR                              0x0000              \n#define ARM_PMU_L1I_CACHE_REFILL                     0x0001              \n#define ARM_PMU_L1D_CACHE_REFILL                     0x0003              \n#define ARM_PMU_L1D_CACHE                            0x0004              \n#define ARM_PMU_LD_RETIRED                           0x0006              \n#define ARM_PMU_ST_RETIRED                           0x0007              \n#define ARM_PMU_INST_RETIRED                         0x0008              \n#define ARM_PMU_EXC_TAKEN                            0x0009              \n#define ARM_PMU_EXC_RETURN                           0x000A              \n#define ARM_PMU_PC_WRITE_RETIRED                     0x000C              \n#define ARM_PMU_BR_IMMED_RETIRED                     0x000D              \n#define ARM_PMU_BR_RETURN_RETIRED                    0x000E              \n#define ARM_PMU_UNALIGNED_LDST_RETIRED               0x000F              \n#define ARM_PMU_BR_MIS_PRED                          0x0010              \n#define ARM_PMU_CPU_CYCLES                           0x0011              \n#define ARM_PMU_BR_PRED                              0x0012              \n#define ARM_PMU_MEM_ACCESS                           0x0013              \n#define ARM_PMU_L1I_CACHE                            0x0014              \n#define ARM_PMU_L1D_CACHE_WB                         0x0015              \n#define ARM_PMU_L2D_CACHE                            0x0016              \n#define ARM_PMU_L2D_CACHE_REFILL                     0x0017              \n#define ARM_PMU_L2D_CACHE_WB                         0x0018              \n#define ARM_PMU_BUS_ACCESS                           0x0019              \n#define ARM_PMU_MEMORY_ERROR                         0x001A              \n#define ARM_PMU_INST_SPEC                            0x001B              \n#define ARM_PMU_BUS_CYCLES                           0x001D              \n#define ARM_PMU_CHAIN                                0x001E              \n#define ARM_PMU_L1D_CACHE_ALLOCATE                   0x001F              \n#define ARM_PMU_L2D_CACHE_ALLOCATE                   0x0020              \n#define ARM_PMU_BR_RETIRED                           0x0021              \n#define ARM_PMU_BR_MIS_PRED_RETIRED                  0x0022              \n#define ARM_PMU_STALL_FRONTEND                       0x0023              \n#define ARM_PMU_STALL_BACKEND                        0x0024              \n#define ARM_PMU_L2I_CACHE                            0x0027              \n#define ARM_PMU_L2I_CACHE_REFILL                     0x0028              \n#define ARM_PMU_L3D_CACHE_ALLOCATE                   0x0029              \n#define ARM_PMU_L3D_CACHE_REFILL                     0x002A              \n#define ARM_PMU_L3D_CACHE                            0x002B              \n#define ARM_PMU_L3D_CACHE_WB                         0x002C              \n#define ARM_PMU_LL_CACHE_RD                          0x0036              \n#define ARM_PMU_LL_CACHE_MISS_RD                     0x0037              \n#define ARM_PMU_L1D_CACHE_MISS_RD                    0x0039              \n#define ARM_PMU_OP_COMPLETE                          0x003A              \n#define ARM_PMU_OP_SPEC                              0x003B              \n#define ARM_PMU_STALL                                0x003C              \n#define ARM_PMU_STALL_OP_BACKEND                     0x003D              \n#define ARM_PMU_STALL_OP_FRONTEND                    0x003E              \n#define ARM_PMU_STALL_OP                             0x003F              \n#define ARM_PMU_L1D_CACHE_RD                         0x0040              \n#define ARM_PMU_LE_RETIRED                           0x0100              \n#define ARM_PMU_LE_SPEC                              0x0101              \n#define ARM_PMU_BF_RETIRED                           0x0104              \n#define ARM_PMU_BF_SPEC                              0x0105              \n#define ARM_PMU_LE_CANCEL                            0x0108              \n#define ARM_PMU_BF_CANCEL                            0x0109              \n#define ARM_PMU_SE_CALL_S                            0x0114              \n#define ARM_PMU_SE_CALL_NS                           0x0115              \n#define ARM_PMU_DWT_CMPMATCH0                        0x0118              \n#define ARM_PMU_DWT_CMPMATCH1                        0x0119              \n#define ARM_PMU_DWT_CMPMATCH2                        0x011A              \n#define ARM_PMU_DWT_CMPMATCH3                        0x011B              \n#define ARM_PMU_MVE_INST_RETIRED                     0x0200              \n#define ARM_PMU_MVE_INST_SPEC                        0x0201              \n#define ARM_PMU_MVE_FP_RETIRED                       0x0204              \n#define ARM_PMU_MVE_FP_SPEC                          0x0205              \n#define ARM_PMU_MVE_FP_HP_RETIRED                    0x0208              \n#define ARM_PMU_MVE_FP_HP_SPEC                       0x0209              \n#define ARM_PMU_MVE_FP_SP_RETIRED                    0x020C              \n#define ARM_PMU_MVE_FP_SP_SPEC                       0x020D              \n#define ARM_PMU_MVE_FP_MAC_RETIRED                   0x0214              \n#define ARM_PMU_MVE_FP_MAC_SPEC                      0x0215              \n#define ARM_PMU_MVE_INT_RETIRED                      0x0224              \n#define ARM_PMU_MVE_INT_SPEC                         0x0225              \n#define ARM_PMU_MVE_INT_MAC_RETIRED                  0x0228              \n#define ARM_PMU_MVE_INT_MAC_SPEC                     0x0229              \n#define ARM_PMU_MVE_LDST_RETIRED                     0x0238              \n#define ARM_PMU_MVE_LDST_SPEC                        0x0239              \n#define ARM_PMU_MVE_LD_RETIRED                       0x023C              \n#define ARM_PMU_MVE_LD_SPEC                          0x023D              \n#define ARM_PMU_MVE_ST_RETIRED                       0x0240              \n#define ARM_PMU_MVE_ST_SPEC                          0x0241              \n#define ARM_PMU_MVE_LDST_CONTIG_RETIRED              0x0244              \n#define ARM_PMU_MVE_LDST_CONTIG_SPEC                 0x0245              \n#define ARM_PMU_MVE_LD_CONTIG_RETIRED                0x0248              \n#define ARM_PMU_MVE_LD_CONTIG_SPEC                   0x0249              \n#define ARM_PMU_MVE_ST_CONTIG_RETIRED                0x024C              \n#define ARM_PMU_MVE_ST_CONTIG_SPEC                   0x024D              \n#define ARM_PMU_MVE_LDST_NONCONTIG_RETIRED           0x0250              \n#define ARM_PMU_MVE_LDST_NONCONTIG_SPEC              0x0251              \n#define ARM_PMU_MVE_LD_NONCONTIG_RETIRED             0x0254              \n#define ARM_PMU_MVE_LD_NONCONTIG_SPEC                0x0255              \n#define ARM_PMU_MVE_ST_NONCONTIG_RETIRED             0x0258              \n#define ARM_PMU_MVE_ST_NONCONTIG_SPEC                0x0259              \n#define ARM_PMU_MVE_LDST_MULTI_RETIRED               0x025C              \n#define ARM_PMU_MVE_LDST_MULTI_SPEC                  0x025D              \n#define ARM_PMU_MVE_LD_MULTI_RETIRED                 0x0260              \n#define ARM_PMU_MVE_LD_MULTI_SPEC                    0x0261              \n#define ARM_PMU_MVE_ST_MULTI_RETIRED                 0x0261              \n#define ARM_PMU_MVE_ST_MULTI_SPEC                    0x0265              \n#define ARM_PMU_MVE_LDST_UNALIGNED_RETIRED           0x028C              \n#define ARM_PMU_MVE_LDST_UNALIGNED_SPEC              0x028D              \n#define ARM_PMU_MVE_LD_UNALIGNED_RETIRED             0x0290              \n#define ARM_PMU_MVE_LD_UNALIGNED_SPEC                0x0291              \n#define ARM_PMU_MVE_ST_UNALIGNED_RETIRED             0x0294              \n#define ARM_PMU_MVE_ST_UNALIGNED_SPEC                0x0295              \n#define ARM_PMU_MVE_LDST_UNALIGNED_NONCONTIG_RETIRED 0x0298              \n#define ARM_PMU_MVE_LDST_UNALIGNED_NONCONTIG_SPEC    0x0299              \n#define ARM_PMU_MVE_VREDUCE_RETIRED                  0x02A0              \n#define ARM_PMU_MVE_VREDUCE_SPEC                     0x02A1              \n#define ARM_PMU_MVE_VREDUCE_FP_RETIRED               0x02A4              \n#define ARM_PMU_MVE_VREDUCE_FP_SPEC                  0x02A5              \n#define ARM_PMU_MVE_VREDUCE_INT_RETIRED              0x02A8              \n#define ARM_PMU_MVE_VREDUCE_INT_SPEC                 0x02A9              \n#define ARM_PMU_MVE_PRED                             0x02B8              \n#define ARM_PMU_MVE_STALL                            0x02CC              \n#define ARM_PMU_MVE_STALL_RESOURCE                   0x02CD              \n#define ARM_PMU_MVE_STALL_RESOURCE_MEM               0x02CE              \n#define ARM_PMU_MVE_STALL_RESOURCE_FP                0x02CF              \n#define ARM_PMU_MVE_STALL_RESOURCE_INT               0x02D0              \n#define ARM_PMU_MVE_STALL_BREAK                      0x02D3              \n#define ARM_PMU_MVE_STALL_DEPENDENCY                 0x02D4              \n#define ARM_PMU_ITCM_ACCESS                          0x4007              \n#define ARM_PMU_DTCM_ACCESS                          0x4008              \n#define ARM_PMU_TRCEXTOUT0                           0x4010              \n#define ARM_PMU_TRCEXTOUT1                           0x4011              \n#define ARM_PMU_TRCEXTOUT2                           0x4012              \n#define ARM_PMU_TRCEXTOUT3                           0x4013              \n#define ARM_PMU_CTI_TRIGOUT4                         0x4018              \n#define ARM_PMU_CTI_TRIGOUT5                         0x4019              \n#define ARM_PMU_CTI_TRIGOUT6                         0x401A              \n#define ARM_PMU_CTI_TRIGOUT7                         0x401B              \n\n \n\n__STATIC_INLINE void ARM_PMU_Enable(void);\n__STATIC_INLINE void ARM_PMU_Disable(void);\n\n__STATIC_INLINE void ARM_PMU_Set_EVTYPER(uint32_t num, uint32_t type);\n\n__STATIC_INLINE void ARM_PMU_CYCCNT_Reset(void);\n__STATIC_INLINE void ARM_PMU_EVCNTR_ALL_Reset(void);\n\n__STATIC_INLINE void ARM_PMU_CNTR_Enable(uint32_t mask);\n__STATIC_INLINE void ARM_PMU_CNTR_Disable(uint32_t mask);\n\n__STATIC_INLINE uint32_t ARM_PMU_Get_CCNTR(void);\n__STATIC_INLINE uint32_t ARM_PMU_Get_EVCNTR(uint32_t num);\n\n__STATIC_INLINE uint32_t ARM_PMU_Get_CNTR_OVS(void);\n__STATIC_INLINE void ARM_PMU_Set_CNTR_OVS(uint32_t mask);\n\n__STATIC_INLINE void ARM_PMU_Set_CNTR_IRQ_Enable(uint32_t mask);\n__STATIC_INLINE void ARM_PMU_Set_CNTR_IRQ_Disable(uint32_t mask);\n\n__STATIC_INLINE void ARM_PMU_CNTR_Increment(uint32_t mask);\n\n \n__STATIC_INLINE void ARM_PMU_Enable(void) \n{\n  PMU->CTRL |= PMU_CTRL_ENABLE_Msk;\n}\n\n \n__STATIC_INLINE void ARM_PMU_Disable(void) \n{\n  PMU->CTRL &= ~PMU_CTRL_ENABLE_Msk;\n}\n\n \n__STATIC_INLINE void ARM_PMU_Set_EVTYPER(uint32_t num, uint32_t type)\n{\n  PMU->EVTYPER[num] = type;\n}\n\n \n__STATIC_INLINE void ARM_PMU_CYCCNT_Reset(void)\n{\n  PMU->CTRL |= PMU_CTRL_CYCCNT_RESET_Msk;\n}\n\n \n__STATIC_INLINE void ARM_PMU_EVCNTR_ALL_Reset(void)\n{\n  PMU->CTRL |= PMU_CTRL_EVENTCNT_RESET_Msk;\n}\n\n \n__STATIC_INLINE void ARM_PMU_CNTR_Enable(uint32_t mask)\n{\n  PMU->CNTENSET = mask;\n}\n\n \n__STATIC_INLINE void ARM_PMU_CNTR_Disable(uint32_t mask)\n{\n  PMU->CNTENCLR = mask;\n}\n\n \n__STATIC_INLINE uint32_t ARM_PMU_Get_CCNTR(void)\n{\n  return PMU->CCNTR;\n}\n\n \n__STATIC_INLINE uint32_t ARM_PMU_Get_EVCNTR(uint32_t num)\n{\n  return PMU_EVCNTR_CNT_Msk & PMU->EVCNTR[num];\n}\n\n \n__STATIC_INLINE uint32_t ARM_PMU_Get_CNTR_OVS(void)\n{\n  return PMU->OVSSET;\t\n}\n\n \n__STATIC_INLINE void ARM_PMU_Set_CNTR_OVS(uint32_t mask)\n{\n  PMU->OVSCLR = mask;\n}\n\n \n__STATIC_INLINE void ARM_PMU_Set_CNTR_IRQ_Enable(uint32_t mask)\n{\n  PMU->INTENSET = mask;\n}\n\n \n__STATIC_INLINE void ARM_PMU_Set_CNTR_IRQ_Disable(uint32_t mask)\n{\n  PMU->INTENCLR = mask;\n}\n\n \n__STATIC_INLINE void ARM_PMU_CNTR_Increment(uint32_t mask)\n{\n  PMU->SWINC = mask;\n}\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}