$date
2021-04-29T09:49+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module ALU $end
 $var wire 16 ! io_out $end
 $var wire 16 " _GEN_2 $end
 $var wire 1 # _T $end
 $var wire 16 $ _io_out_T_2 $end
 $var wire 16 % io_in_a $end
 $var wire 16 & _GEN_1 $end
 $var wire 16 ' _io_out_T_1 $end
 $var wire 1 ( clock $end
 $var wire 2 ) io_opSel $end
 $var wire 16 * _io_out_T_3 $end
 $var wire 16 + _GEN_0 $end
 $var wire 17 , _io_out_T $end
 $var wire 1 - reset $end
 $var wire 16 . io_in_b $end
$upscope $end
$enddefinitions $end
$dumpvars
b0000000000000000 $
b0000000000000000 +
b0000000000000000 %
0-
b00000000000000000 ,
b00 )
b0000000000000000 .
b0000000000000000 &
0(
b0000000000000000 '
0#
b0000000000000000 !
b0000000000000000 "
b0000000000000000 *
$end
#0
1-
1#
b1111111111111111 *
#1
1(
#6
b0000000000000000 !
0-
b0000000000000000 %
b0000000000000000 "
b0000000000000000 .
1#
b1111111111111111 *
b0000000000000000 '
b0000000000000000 $
0(
b00000000000000000 ,
b00 )
#11
1(
#16
0(
