INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.sim/sim_1/synth/func/xsim/tb_valid_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_and_dirty
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_valid
