/* drivers/sharp/shdisp/data/shdisp_andy_data_default.h  (Display Driver)
 *
 * Copyright (C) 2014 SHARP CORPORATION
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

/* ------------------------------------------------------------------------- */
/* SHARP DISPLAY DRIVER FOR KERNEL MODE                                      */
/* ------------------------------------------------------------------------- */
#ifndef SHDISP_ANDY_REGISTER_WRITE_DATA_H
#define SHDISP_ANDY_REGISTER_WRITE_DATA_H
static char mipi_sh_andy_cmd_LRFlip[2] = {0x36, 0x00};
static char mipi_sh_andy_cmd_MIPIVideoBurstwrite[2] = {0xB0, 0x18};

static char mipi_sh_andy_cmd_SwitchCommand[8][2] = {
    {0xFF, 0x00},
    {0xFF, 0x01},
    {0xFF, 0x02},
    {0xFF, 0x03},
    {0xFF, 0x04},
    {0xFF, 0x05},
    {0xFF, 0xFF},
    {0xFF, 0xEE}
};

static char mipi_sh_andy_cmd_PorchLineSetting[5][2] = {
    {0xD3, 0x08},
#if defined(SHDISP_DL)
    {0xD4, 0x18},
#elif defined(SHDISP_AL)
    {0xD4, 0x2E},
#else  /* defined(SHDISP_XX) */
    {0xD4, 0x18},
#endif /* defined(SHDISP_XX) */
    {0xD5, 0x0A},
    {0xD6, 0x0A},
    {0xD9, 0x60}
};

static char mipi_sh_andy_cmd_MTPLoadStop[2] = {0xFB, 0x01};
static char mipi_sh_andy_cmd_SetNormalMode[2] = {0xB0, 0x00};

#define VGH             (0x55)
#define VGL             (0xD5)
#define GVDDP           (0x9D)
#define GVDDN           (0x9D)
#define GVDDP2          (0x70)
#define VGHO            (0x50)
#define VGLO            (0x6E)
#define VCOM1_L         (0x42)
#define VCOM2_L         (0x42)
#define VCOM12_H        (0x60)
#define AVDDR           (0x15)
#define AVEER           (0x15)
#define LPVCOM1         (0x00)
#define LPVCOM2         (0x00)
#define VCOMOFF         (0x21)

#define NO_VCOM1_L      (12)
#define NO_VCOM2_L      (13)
#define NO_VCOM12_H     (14)
#define NO_LPVCOM1      (18)
#define NO_LPVCOM2      (19)
#define NO_VCOMOFF      (20)

#define VCOM_MIN        (0x0000)
#define VCOM_MAX        (0x0190)
#define VCOM_OFFSET     (4)
#define VCOM_OFFSET_UP  (-1)

#define RTN             (0x78)
#define GIP             (0x62)
#define NO_RTN          (1)
#define NO_GIP          (5)
#define NO_VBP          (0)
#define NO_VFP          (1)

static char mipi_sh_andy_cmd_RegulatorPumpSetting[25][2] = {
    {0x04, 0x0C},
    {0x05, 0x3A},
    {0x06, VGH},
    {0x07, VGL},
    {0x0A, 0x0F},
    {0x0C, 0xA6},
    {0x0D, GVDDP},
    {0x0E, GVDDN},
    {0x0F, GVDDP2},
    {0x10, 0x63},
    {0x11, VGHO},
    {0x12, VGLO},
    {0x13, VCOM1_L},
    {0x14, VCOM2_L},
    {0x15, VCOM12_H},
    {0x16, AVDDR},
    {0x17, AVEER},
    {0x5B, 0xCA},
    {0x5C, LPVCOM1},
    {0x5D, LPVCOM2},
    {0x5E, VCOMOFF},
    {0x60, 0xD5},
    {0x61, 0xF7},
    {0x6C, 0xAB},
    {0x6D, 0x44}
};

static char mipi_sh_andy_cmd_RDPSGMM[60][2] = {
    {0x75, 0x00},
    {0x76, 0x3F},
    {0x77, 0x00},
    {0x78, 0x48},
    {0x79, 0x00},
    {0x7A, 0x58},
    {0x7B, 0x00},
    {0x7C, 0x66},
    {0x7D, 0x00},
    {0x7E, 0x75},
    {0x7F, 0x00},
    {0x80, 0x81},
    {0x81, 0x00},
    {0x82, 0x8D},
    {0x83, 0x00},
    {0x84, 0x99},
    {0x85, 0x00},
    {0x86, 0xA2},
    {0x87, 0x00},
    {0x88, 0xC5},
    {0x89, 0x00},
    {0x8A, 0xE3},
    {0x8B, 0x01},
    {0x8C, 0x13},
    {0x8D, 0x01},
    {0x8E, 0x39},
    {0x8F, 0x01},
    {0x90, 0x74},
    {0x91, 0x01},
    {0x92, 0xA6},
    {0x93, 0x01},
    {0x94, 0xA8},
    {0x95, 0x01},
    {0x96, 0xD4},
    {0x97, 0x02},
    {0x98, 0x04},
    {0x99, 0x02},
    {0x9A, 0x26},
    {0x9B, 0x02},
    {0x9C, 0x50},
    {0x9D, 0x02},
    {0x9E, 0x68},
    {0x9F, 0x02},
    {0xA0, 0x92},
    {0xA2, 0x02},
    {0xA3, 0xA2},
    {0xA4, 0x02},
    {0xA5, 0xB5},
    {0xA6, 0x02},
    {0xA7, 0xCA},
    {0xA9, 0x02},
    {0xAA, 0xE3},
    {0xAB, 0x03},
    {0xAC, 0x10},
    {0xAD, 0x03},
    {0xAE, 0x6B},
    {0xAF, 0x03},
    {0xB0, 0x9A},
    {0xB1, 0x03},
    {0xB2, 0x9B}
};

static char mipi_sh_andy_cmd_RDNGGMM[60][2] = {
    {0xB3, 0x00},
    {0xB4, 0x48},
    {0xB5, 0x00},
    {0xB6, 0x51},
    {0xB7, 0x00},
    {0xB8, 0x61},
    {0xB9, 0x00},
    {0xBA, 0x6F},
    {0xBB, 0x00},
    {0xBC, 0x7E},
    {0xBD, 0x00},
    {0xBE, 0x8A},
    {0xBF, 0x00},
    {0xC0, 0x96},
    {0xC1, 0x00},
    {0xC2, 0xA2},
    {0xC3, 0x00},
    {0xC4, 0xAB},
    {0xC5, 0x00},
    {0xC6, 0xCE},
    {0xC7, 0x00},
    {0xC8, 0xEC},
    {0xC9, 0x01},
    {0xCA, 0x1A},
    {0xCB, 0x01},
    {0xCC, 0x3E},
    {0xCD, 0x01},
    {0xCE, 0x79},
    {0xCF, 0x01},
    {0xD0, 0xA7},
    {0xD1, 0x01},
    {0xD2, 0xA8},
    {0xD3, 0x01},
    {0xD4, 0xD4},
    {0xD5, 0x02},
    {0xD6, 0x04},
    {0xD7, 0x02},
    {0xD8, 0x21},
    {0xD9, 0x02},
    {0xDA, 0x47},
    {0xDB, 0x02},
    {0xDC, 0x5F},
    {0xDD, 0x02},
    {0xDE, 0x85},
    {0xDF, 0x02},
    {0xE0, 0x92},
    {0xE1, 0x02},
    {0xE2, 0xA3},
    {0xE3, 0x02},
    {0xE4, 0xB5},
    {0xE5, 0x02},
    {0xE6, 0xCC},
    {0xE7, 0x02},
    {0xE8, 0xF5},
    {0xE9, 0x03},
    {0xEA, 0x50},
    {0xEB, 0x03},
    {0xEC, 0x7F},
    {0xED, 0x03},
    {0xEE, 0x80}
};

static char mipi_sh_andy_cmd_GRPSGMM[60][2] = {
    {0xEF, 0x00},
    {0xF0, 0x3F},
    {0xF1, 0x00},
    {0xF2, 0x48},
    {0xF3, 0x00},
    {0xF4, 0x58},
    {0xF5, 0x00},
    {0xF6, 0x66},
    {0xF7, 0x00},
    {0xF8, 0x75},
    {0xF9, 0x00},
    {0xFA, 0x81},
    {0x00, 0x00},
    {0x01, 0x8D},
    {0x02, 0x00},
    {0x03, 0x99},
    {0x04, 0x00},
    {0x05, 0xA2},
    {0x06, 0x00},
    {0x07, 0xC5},
    {0x08, 0x00},
    {0x09, 0xE3},
    {0x0A, 0x01},
    {0x0B, 0x13},
    {0x0C, 0x01},
    {0x0D, 0x39},
    {0x0E, 0x01},
    {0x0F, 0x74},
    {0x10, 0x01},
    {0x11, 0xA6},
    {0x12, 0x01},
    {0x13, 0xA8},
    {0x14, 0x01},
    {0x15, 0xD4},
    {0x16, 0x02},
    {0x17, 0x04},
    {0x18, 0x02},
    {0x19, 0x26},
    {0x1A, 0x02},
    {0x1B, 0x50},
    {0x1C, 0x02},
    {0x1D, 0x68},
    {0x1E, 0x02},
    {0x1F, 0x92},
    {0x20, 0x02},
    {0x21, 0xA2},
    {0x22, 0x02},
    {0x23, 0xB5},
    {0x24, 0x02},
    {0x25, 0xCA},
    {0x26, 0x02},
    {0x27, 0xE3},
    {0x28, 0x03},
    {0x29, 0x10},
    {0x2A, 0x03},
    {0x2B, 0x6B},
    {0x2D, 0x03},
    {0x2F, 0x9A},
    {0x30, 0x03},
    {0x31, 0x9B}
};

static char mipi_sh_andy_cmd_GRNGGMM[60][2] = {
    {0x32, 0x00},
    {0x33, 0x48},
    {0x34, 0x00},
    {0x35, 0x51},
    {0x36, 0x00},
    {0x37, 0x61},
    {0x38, 0x00},
    {0x39, 0x6F},
    {0x3A, 0x00},
    {0x3B, 0x7E},
    {0x3D, 0x00},
    {0x3F, 0x8A},
    {0x40, 0x00},
    {0x41, 0x96},
    {0x42, 0x00},
    {0x43, 0xA2},
    {0x44, 0x00},
    {0x45, 0xAB},
    {0x46, 0x00},
    {0x47, 0xCE},
    {0x48, 0x00},
    {0x49, 0xEC},
    {0x4A, 0x01},
    {0x4B, 0x1A},
    {0x4C, 0x01},
    {0x4D, 0x3E},
    {0x4E, 0x01},
    {0x4F, 0x79},
    {0x50, 0x01},
    {0x51, 0xA7},
    {0x52, 0x01},
    {0x53, 0xA8},
    {0x54, 0x01},
    {0x55, 0xD4},
    {0x56, 0x02},
    {0x58, 0x04},
    {0x59, 0x02},
    {0x5A, 0x21},
    {0x5B, 0x02},
    {0x5C, 0x47},
    {0x5D, 0x02},
    {0x5E, 0x5F},
    {0x5F, 0x02},
    {0x60, 0x85},
    {0x61, 0x02},
    {0x62, 0x92},
    {0x63, 0x02},
    {0x64, 0xA3},
    {0x65, 0x02},
    {0x66, 0xB5},
    {0x67, 0x02},
    {0x68, 0xCC},
    {0x69, 0x02},
    {0x6A, 0xF5},
    {0x6B, 0x03},
    {0x6C, 0x50},
    {0x6D, 0x03},
    {0x6E, 0x7F},
    {0x6F, 0x03},
    {0x70, 0x80}
};

static char mipi_sh_andy_cmd_BLPSGMM[60][2] = {
    {0x71, 0x00},
    {0x72, 0x3F},
    {0x73, 0x00},
    {0x74, 0x48},
    {0x75, 0x00},
    {0x76, 0x58},
    {0x77, 0x00},
    {0x78, 0x66},
    {0x79, 0x00},
    {0x7A, 0x75},
    {0x7B, 0x00},
    {0x7C, 0x81},
    {0x7D, 0x00},
    {0x7E, 0x8D},
    {0x7F, 0x00},
    {0x80, 0x99},
    {0x81, 0x00},
    {0x82, 0xA2},
    {0x83, 0x00},
    {0x84, 0xC5},
    {0x85, 0x00},
    {0x86, 0xE3},
    {0x87, 0x01},
    {0x88, 0x13},
    {0x89, 0x01},
    {0x8A, 0x39},
    {0x8B, 0x01},
    {0x8C, 0x74},
    {0x8D, 0x01},
    {0x8E, 0xA6},
    {0x8F, 0x01},
    {0x90, 0xA8},
    {0x91, 0x01},
    {0x92, 0xD4},
    {0x93, 0x02},
    {0x94, 0x04},
    {0x95, 0x02},
    {0x96, 0x26},
    {0x97, 0x02},
    {0x98, 0x50},
    {0x99, 0x02},
    {0x9A, 0x68},
    {0x9B, 0x02},
    {0x9C, 0x92},
    {0x9D, 0x02},
    {0x9E, 0xA2},
    {0x9F, 0x02},
    {0xA0, 0xB5},
    {0xA2, 0x02},
    {0xA3, 0xCA},
    {0xA4, 0x02},
    {0xA5, 0xE3},
    {0xA6, 0x03},
    {0xA7, 0x10},
    {0xA9, 0x03},
    {0xAA, 0x6B},
    {0xAB, 0x03},
    {0xAC, 0x9A},
    {0xAD, 0x03},
    {0xAE, 0x9B}
};

static char mipi_sh_andy_cmd_BLNGGMM[60][2] = {
    {0xAF, 0x00},
    {0xB0, 0x48},
    {0xB1, 0x00},
    {0xB2, 0x51},
    {0xB3, 0x00},
    {0xB4, 0x61},
    {0xB5, 0x00},
    {0xB6, 0x6F},
    {0xB7, 0x00},
    {0xB8, 0x7E},
    {0xB9, 0x00},
    {0xBA, 0x8A},
    {0xBB, 0x00},
    {0xBC, 0x96},
    {0xBD, 0x00},
    {0xBE, 0xA2},
    {0xBF, 0x00},
    {0xC0, 0xAB},
    {0xC1, 0x00},
    {0xC2, 0xCE},
    {0xC3, 0x00},
    {0xC4, 0xEC},
    {0xC5, 0x01},
    {0xC6, 0x1A},
    {0xC7, 0x01},
    {0xC8, 0x3E},
    {0xC9, 0x01},
    {0xCA, 0x79},
    {0xCB, 0x01},
    {0xCC, 0xA7},
    {0xCD, 0x01},
    {0xCE, 0xA8},
    {0xCF, 0x01},
    {0xD0, 0xD4},
    {0xD1, 0x02},
    {0xD2, 0x04},
    {0xD3, 0x02},
    {0xD4, 0x21},
    {0xD5, 0x02},
    {0xD6, 0x47},
    {0xD7, 0x02},
    {0xD8, 0x5F},
    {0xD9, 0x02},
    {0xDA, 0x85},
    {0xDB, 0x02},
    {0xDC, 0x92},
    {0xDD, 0x02},
    {0xDE, 0xA3},
    {0xDF, 0x02},
    {0xE0, 0xB5},
    {0xE1, 0x02},
    {0xE2, 0xCC},
    {0xE3, 0x02},
    {0xE4, 0xF5},
    {0xE5, 0x03},
    {0xE6, 0x50},
    {0xE7, 0x03},
    {0xE8, 0x7F},
    {0xE9, 0x03},
    {0xEA, 0x80}
};

static char mipi_sh_andy_cmd_CGOUTMappingSetting[76][2] = {
    {0x00, 0x0C},
    {0x01, 0x08},
    {0x02, 0x0E},
    {0x03, 0x0E},
    {0x04, 0x38},
    {0x05, 0x1A},
    {0x06, 0x16},
    {0x07, 0x1B},
    {0x08, 0x17},
    {0x09, 0x1C},
    {0x0A, 0x18},
    {0x0B, 0x1D},
    {0x0C, 0x19},
    {0x0D, 0x38},
    {0x0E, 0x0A},
    {0x0F, 0x06},
    {0x10, 0x0E},
    {0x11, 0x0E},
    {0x12, 0x38},
    {0x14, 0x0A},
    {0x15, 0x06},
    {0x16, 0x0E},
    {0x17, 0x0E},
    {0x18, 0x38},
    {0x19, 0x1A},
    {0x1A, 0x16},
    {0x1B, 0x1B},
    {0x1C, 0x17},
    {0x1D, 0x1C},
    {0x1E, 0x18},
    {0x1F, 0x1D},
    {0x20, 0x19},
    {0x21, 0x38},
    {0x22, 0x0C},
    {0x23, 0x08},
    {0x24, 0x0E},
    {0x25, 0x0E},
    {0x26, 0x38},
    {0x28, 0x0E},
    {0x29, 0x0E},
    {0x2A, 0x06},
    {0x2B, 0x0A},
    {0x2D, 0x38},
    {0x2F, 0x19},
    {0x30, 0x1D},
    {0x31, 0x18},
    {0x32, 0x1C},
    {0x33, 0x17},
    {0x34, 0x1B},
    {0x35, 0x16},
    {0x36, 0x1A},
    {0x37, 0x38},
    {0x38, 0x0E},
    {0x39, 0x0E},
    {0x3A, 0x08},
    {0x3B, 0x0C},
    {0x3D, 0x38},
    {0x40, 0x0E},
    {0x41, 0x0E},
    {0x42, 0x08},
    {0x43, 0x0C},
    {0x44, 0x38},
    {0x45, 0x19},
    {0x46, 0x1D},
    {0x47, 0x18},
    {0x48, 0x1C},
    {0x49, 0x17},
    {0x4A, 0x1B},
    {0x4B, 0x16},
    {0x4C, 0x1A},
    {0x4D, 0x38},
    {0x4E, 0x0E},
    {0x4F, 0x0E},
    {0x50, 0x06},
    {0x51, 0x0A},
    {0x52, 0x38}
};

static char mipi_sh_andy_cmd_GIPTimingSetting[19][2] = {
    {0x5B, 0x01},
    {0x5C, 0x10},
    {0x5E, 0x27},
    {0x5F, 0x27},
    {0x60, 0x27},
    {0x61, 0x27},
    {0x62, 0x28},
    {0x63, 0x0A},
    {0x64, 0x32},
    {0x65, 0x30},
    {0x66, 0x44},
    {0x67, 0x11},
    {0x68, 0x01},
    {0x69, 0x18},
    {0x6A, 0x06},
    {0x6B, 0x22},
    {0x6C, 0x08},
    {0x6D, 0x08},
    {0x78, 0x00}
};

static char mipi_sh_andy_cmd_GateEQSetting[3][2] = {
    {0x7E, 0xFF},
    {0x7F, 0xFF},
    {0x80, 0xFF}
};

static char mipi_sh_andy_cmd_DisplayLineSetting[4][2] = {
    {0x8F, 0xC0},
    {0x90, RTN },
    {0x91, 0x0F},
    {0x92, 0x07}
};

static char mipi_sh_andy_cmd_SuspendTimingSetting[14][2] = {
    {0x96, 0x11},
    {0x97, 0x14},
    {0x98, 0x00},
    {0x99, 0x00},
    {0x9A, 0x00},
    {0x9B, GIP },
    {0x9C, 0x15},
    {0xAA, 0x70},
    {0xAB, 0xDA},
    {0xAE, 0xF4},
    {0xAF, 0x40},
    {0xB0, 0x7F},
    {0xB1, 0x16},
    {0xB5, 0x3A}
};

static char mipi_sh_andy_cmd_PowerOn_OffTimingSetting[21][2] = {
    {0xBC, 0x85},
    {0xBD, 0xF4},
    {0xBE, 0x33},
    {0xBF, 0x13},
    {0xC0, 0x77},
    {0xC1, 0x77},
    {0xC2, 0x77},
    {0xC3, 0x77},
    {0xC4, 0x77},
    {0xC5, 0x77},
    {0xC6, 0x77},
    {0xC7, 0x77},
    {0xC8, 0xAA},
    {0xC9, 0x2A},
    {0xCA, 0x00},
    {0xCB, 0xAA},
    {0xCC, 0x12},
    {0xCF, 0x88},
    {0xD0, 0xA0},
    {0xD1, 0x00},
    {0xD3, 0x00}
};

static char mipi_sh_andy_cmd_SynchronizeSignalSetting[3][2] = {
#if defined(SHDISP_DL)
    {0xD6, 0x00},
    {0xD7, 0x00},
    {0xD8, 0x70}
#elif defined(SHDISP_AL)
    {0xD6, 0x07},
    {0xD7, 0x00},
    {0xD8, 0x00}
#else  /* defined(SHDISP_XX) */
    {0xD6, 0x00},
    {0xD7, 0x00},
    {0xD8, 0x70}
#endif /* defined(SHDISP_XX) */
};
static char mipi_sh_andy_cmd_SynchronizeSignalSetting_off[1][2] = {
    {0xD6, 0x00},
};


static char mipi_sh_andy_cmd_BAPFunctionSetting[1][2] = {
    {0xEF, 0x70}
};

static char mipi_sh_andy_cmd_REQOUT_Start_timingSetting[1][2] = {
    {0xDF, 0x10}
};
static char mipi_sh_andy_cmd_REQOUT_WidthSetting[1][2] = {
    {0xE0, 0xFF}
};

static char mipi_sh_andy_cmd_EngineerSetting[6][2] = {
    {0x40, 0x00},
    {0x41, 0x00},
    {0x42, 0x00},
    {0x1E, 0x66},
    {0x3A, 0x60},
    {0x39, 0x26}
};


static char mipi_sh_andy_cmd_exit_sleep_mode[1] = {0x11};
static char mipi_sh_andy_cmd_set_display_on[1] = {0x29};

static char mipi_sh_andy_cmd_SetDisplayOff[1] = {0x28};
static char mipi_sh_andy_cmd_VCOM1_OFF_Setting[2] = {0x13, 0x00};
static char mipi_sh_andy_cmd_VCOM2_OFF_Setting[2] = {0x14, 0x00};
static char mipi_sh_andy_cmd_EnterSleepMode[1] = {0x10};
static char mipi_sh_andy_cmd_DeepStanby[2] = {0x4F, 0x01};

/*      Initial Setting 1                                                   */
static struct shdisp_dsi_cmd_desc mipi_sh_andy_cmds_initial1[] = {
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SwitchCommand[0],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_LRFlip,              0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_MIPIVideoBurstwrite, 0, 0},

    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PorchLineSetting[0], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PorchLineSetting[1], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PorchLineSetting[2], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PorchLineSetting[3], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PorchLineSetting[4], 0, 0},

    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_MTPLoadStop,         0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SwitchCommand[1],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_MTPLoadStop,         0, 0}
};

/*      Initial Setting 2.0                                                 */
static struct shdisp_dsi_cmd_desc mipi_sh_andy_cmds_initial1_regulator_ts2_0[] = {
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[0],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[1],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[2],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[3],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[4],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[5],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[6],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[7],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[8],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[9],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[10], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[11], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[12], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[13], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[14], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[15], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[16], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[17], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[18], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[19], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[20], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[21], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[22], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[23], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[24], 0, 0}
};

/*      Initial Setting 2.0 flicker_unadjusted                              */
static struct shdisp_dsi_cmd_desc mipi_sh_andy_cmds_initial1_regulator_ts2_0_flicker_unadjusted[] = {
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[0],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[1],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[2],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[3],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[4],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[5],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[6],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[7],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[8],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[9],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[10], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[11], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[15], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[16], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[17], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[21], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[22], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[23], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RegulatorPumpSetting[24], 0, 0}
};

/*      Gmm Setting                                                       */
static struct shdisp_dsi_cmd_desc mipi_sh_andy_cmds_gmm[] = {
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SwitchCommand[1], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[0],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[1],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[2],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[3],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[4],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[5],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[6],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[7],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[8],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[9],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[10],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[11],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[12],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[13],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[14],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[15],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[16],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[17],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[18],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[19],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[20],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[21],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[22],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[23],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[24],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[25],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[26],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[27],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[28],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[29],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[30],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[31],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[32],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[33],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[34],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[35],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[36],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[37],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[38],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[39],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[40],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[41],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[42],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[43],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[44],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[45],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[46],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[47],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[48],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[49],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[50],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[51],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[52],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[53],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[54],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[55],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[56],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[57],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[58],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDPSGMM[59],   0, 0},

    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[0],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[1],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[2],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[3],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[4],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[5],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[6],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[7],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[8],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[9],    0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[10],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[11],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[12],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[13],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[14],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[15],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[16],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[17],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[18],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[19],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[20],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[21],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[22],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[23],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[24],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[25],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[26],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[27],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[28],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[29],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[30],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[31],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[32],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[33],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[34],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[35],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[36],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[37],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[38],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[39],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[40],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[41],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[42],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[43],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[44],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[45],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[46],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[47],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[48],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[49],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[50],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[51],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[52],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[53],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[54],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[55],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[56],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[57],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[58],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_RDNGGMM[59],   0, 0},

    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[0],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[1],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[2],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[3],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[4],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[5],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[6],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[7],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[8],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[9],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[10], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[11], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SwitchCommand[2], 0, 0},

    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[12], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[13], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[14], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[15], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[16], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[17], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[18], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[19], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[20], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[21], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[22], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[23], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[24], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[25], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[26], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[27], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[28], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[29], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[30], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[31], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[32], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[33], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[34], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[35], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[36], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[37], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[38], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[39], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[40], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[41], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[42], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[43], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[44], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[45], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[46], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[47], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[48], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[49], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[50], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[51], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[52], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[53], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[54], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[55], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[56], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[57], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[58], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRPSGMM[59], 0, 0},

    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[0],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[1],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[2],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[3],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[4],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[5],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[6],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[7],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[8],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[9],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[10], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[11], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[12], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[13], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[14], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[15], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[16], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[17], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[18], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[19], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[20], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[21], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[22], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[23], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[24], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[25], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[26], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[27], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[28], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[29], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[30], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[31], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[32], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[33], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[34], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[35], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[36], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[37], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[38], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[39], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[40], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[41], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[42], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[43], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[44], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[45], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[46], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[47], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[48], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[49], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[50], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[51], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[52], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[53], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[54], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[55], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[56], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[57], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[58], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GRNGGMM[59], 0, 0},

    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[0],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[1],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[2],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[3],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[4],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[5],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[6],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[7],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[8],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[9],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[10], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[11], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[12], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[13], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[14], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[15], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[16], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[17], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[18], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[19], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[20], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[21], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[22], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[23], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[24], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[25], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[26], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[27], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[28], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[29], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[30], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[31], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[32], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[33], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[34], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[35], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[36], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[37], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[38], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[39], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[40], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[41], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[42], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[43], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[44], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[45], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[46], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[47], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[48], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[49], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[50], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[51], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[52], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[53], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[54], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[55], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[56], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[57], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[58], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLPSGMM[59], 0, 0},

    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[0],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[1],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[2],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[3],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[4],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[5],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[6],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[7],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[8],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[9],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[10], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[11], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[12], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[13], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[14], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[15], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[16], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[17], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[18], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[19], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[20], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[21], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[22], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[23], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[24], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[25], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[26], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[27], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[28], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[29], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[30], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[31], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[32], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[33], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[34], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[35], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[36], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[37], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[38], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[39], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[40], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[41], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[42], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[43], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[44], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[45], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[46], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[47], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[48], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[49], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[50], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[51], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[52], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[53], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[54], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[55], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[56], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[57], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[58], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BLNGGMM[59], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_MTPLoadStop,     0, 0}
};

/*      Terminal control Setting                                            */
static struct shdisp_dsi_cmd_desc mipi_sh_andy_cmds_terminal[] = {
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_MTPLoadStop,      0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SwitchCommand[5], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_MTPLoadStop,      0, 0},

    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[0],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[1],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[2],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[3],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[4],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[5],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[6],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[7],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[8],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[9],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[10], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[11], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[12], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[13], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[14], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[15], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[16], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[17], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[18], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[19], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[20], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[21], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[22], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[23], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[24], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[25], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[26], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[27], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[28], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[29], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[30], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[31], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[32], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[33], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[34], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[35], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[36], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[37], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[38], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[39], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[40], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[41], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[42], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[43], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[44], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[45], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[46], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[47], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[48], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[49], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[50], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[51], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[52], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[53], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[54], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[55], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[56], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[57], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[58], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[59], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[60], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[61], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[62], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[63], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[64], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[65], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[66], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[67], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[68], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[69], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[70], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[71], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[72], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[73], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[74], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_CGOUTMappingSetting[75], 0, 0}
};

/*      Timing Setting                                                      */
static struct shdisp_dsi_cmd_desc mipi_sh_andy_cmds_timing[] = {
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[0],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[1],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[2],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[3],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[4],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[5],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[6],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[7],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[8],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[9],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[10], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[11], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[12], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[13], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[14], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[15], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[16], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[17], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GIPTimingSetting[18], 0, 0}
};

/*      Initial Setting 2                                                   */
static struct shdisp_dsi_cmd_desc mipi_sh_andy_cmds_initial2[] = {
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GateEQSetting[0], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GateEQSetting[1], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_GateEQSetting[2], 0, 0},

    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_DisplayLineSetting[0], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_DisplayLineSetting[1], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_DisplayLineSetting[2], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_DisplayLineSetting[3], 0, 0},

    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SuspendTimingSetting[0],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SuspendTimingSetting[1],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SuspendTimingSetting[2],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SuspendTimingSetting[3],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SuspendTimingSetting[4],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SuspendTimingSetting[5],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SuspendTimingSetting[6],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SuspendTimingSetting[7],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SuspendTimingSetting[8],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SuspendTimingSetting[9],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SuspendTimingSetting[10], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SuspendTimingSetting[11], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SuspendTimingSetting[12], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SuspendTimingSetting[13], 0, 0}
};

/*      Power Setting                                                       */
static struct shdisp_dsi_cmd_desc mipi_sh_andy_cmds_power[] = {
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[0],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[1],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[2],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[3],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[4],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[5],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[6],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[7],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[8],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[9],  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[10], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[11], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[12], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[13], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[14], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[15], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[16], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[17], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[18], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[19], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_PowerOn_OffTimingSetting[20], 0, 0}
};

/*      Synchronization signal Setting                                      */
static struct shdisp_dsi_cmd_desc mipi_sh_andy_cmds_sync_ts2_0[] = {
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SynchronizeSignalSetting[0], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SynchronizeSignalSetting[1], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SynchronizeSignalSetting[2], 0, 0},

    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_BAPFunctionSetting[0], 0, 0},

    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_REQOUT_Start_timingSetting[0], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_REQOUT_WidthSetting[0], 0, 0},

    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SwitchCommand[7],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_EngineerSetting[0], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_EngineerSetting[1], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_EngineerSetting[2], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_EngineerSetting[3], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_EngineerSetting[4], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_EngineerSetting[5], 0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_MTPLoadStop,        0, 0},

    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SwitchCommand[0], 0, 0}
};

/*      Preparation display ON                                              */
static struct shdisp_dsi_cmd_desc mipi_sh_andy_cmds_display_on1_1[] = {
    {SHDISP_DTYPE_DCS_WRITE, 1, mipi_sh_andy_cmd_set_display_on, 0, 0}
};

static struct shdisp_dsi_cmd_desc mipi_sh_andy_cmds_display_on1_2[] = {
    {SHDISP_DTYPE_DCS_WRITE, 1, mipi_sh_andy_cmd_exit_sleep_mode, 0, 0}
};

static struct shdisp_dsi_cmd_desc mipi_sh_andy_cmds_display_off[] = {
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SwitchCommand[5],                  0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SynchronizeSignalSetting_off[0],   0, 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SwitchCommand[0],                  0, 0},
    {SHDISP_DTYPE_DCS_WRITE,  1, mipi_sh_andy_cmd_SetDisplayOff,  (WAIT_1FRAME_US * 1), 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_SetNormalMode,                     0, 0},
    {SHDISP_DTYPE_DCS_WRITE,  1, mipi_sh_andy_cmd_EnterSleepMode, (WAIT_1FRAME_US * 4), 0},
    {SHDISP_DTYPE_DCS_WRITE1, 2, mipi_sh_andy_cmd_DeepStanby,                        0, 0}
};
#endif  /* SHDISP_ANDY_REGISTER_WRITE_DATA_H */
