Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 17 15:13:18 2018
| Host         : Ericks-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file PulseGen_timing_summary_routed.rpt -rpx PulseGen_timing_summary_routed.rpx
| Design       : PulseGen
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: FB/clockdiv/slowClk1_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: FB/clockdiv2/slowClk2_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clockdiv16ms/slowClk3_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: step_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 193 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.151        0.000                      0                  336        0.259        0.000                      0                  336        4.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.151        0.000                      0                  336        0.259        0.000                      0                  336        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 clockdiv64/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv64/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.108ns (21.608%)  route 4.020ns (78.392%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.635     5.156    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  clockdiv64/counter_reg[16]/Q
                         net (fo=2, routed)           0.810     6.422    clockdiv64/counter_reg_n_0_[16]
    SLICE_X63Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.546 f  clockdiv64/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.401     6.948    clockdiv64/counter[0]_i_8__0_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  clockdiv64/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.505     7.577    clockdiv64/counter[0]_i_6__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.701 f  clockdiv64/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.133    clockdiv64/counter[0]_i_3__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  clockdiv64/counter[0]_i_2__0/O
                         net (fo=3, routed)           1.037     9.294    clockdiv64/counter[0]_i_2__0_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.156     9.450 r  clockdiv64/counter[27]_i_1__3/O
                         net (fo=27, routed)          0.834    10.284    clockdiv64/counter[27]_i_1__3_n_0
    SLICE_X62Y12         FDRE                                         r  clockdiv64/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.515    14.856    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y12         FDRE                                         r  clockdiv64/counter_reg[17]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X62Y12         FDRE (Setup_fdre_C_R)       -0.660    14.435    clockdiv64/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 clockdiv64/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv64/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.108ns (21.608%)  route 4.020ns (78.392%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.635     5.156    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  clockdiv64/counter_reg[16]/Q
                         net (fo=2, routed)           0.810     6.422    clockdiv64/counter_reg_n_0_[16]
    SLICE_X63Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.546 f  clockdiv64/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.401     6.948    clockdiv64/counter[0]_i_8__0_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  clockdiv64/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.505     7.577    clockdiv64/counter[0]_i_6__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.701 f  clockdiv64/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.133    clockdiv64/counter[0]_i_3__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  clockdiv64/counter[0]_i_2__0/O
                         net (fo=3, routed)           1.037     9.294    clockdiv64/counter[0]_i_2__0_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.156     9.450 r  clockdiv64/counter[27]_i_1__3/O
                         net (fo=27, routed)          0.834    10.284    clockdiv64/counter[27]_i_1__3_n_0
    SLICE_X62Y12         FDRE                                         r  clockdiv64/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.515    14.856    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y12         FDRE                                         r  clockdiv64/counter_reg[18]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X62Y12         FDRE (Setup_fdre_C_R)       -0.660    14.435    clockdiv64/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 clockdiv64/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv64/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.108ns (21.608%)  route 4.020ns (78.392%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.635     5.156    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  clockdiv64/counter_reg[16]/Q
                         net (fo=2, routed)           0.810     6.422    clockdiv64/counter_reg_n_0_[16]
    SLICE_X63Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.546 f  clockdiv64/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.401     6.948    clockdiv64/counter[0]_i_8__0_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  clockdiv64/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.505     7.577    clockdiv64/counter[0]_i_6__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.701 f  clockdiv64/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.133    clockdiv64/counter[0]_i_3__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  clockdiv64/counter[0]_i_2__0/O
                         net (fo=3, routed)           1.037     9.294    clockdiv64/counter[0]_i_2__0_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.156     9.450 r  clockdiv64/counter[27]_i_1__3/O
                         net (fo=27, routed)          0.834    10.284    clockdiv64/counter[27]_i_1__3_n_0
    SLICE_X62Y12         FDRE                                         r  clockdiv64/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.515    14.856    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y12         FDRE                                         r  clockdiv64/counter_reg[19]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X62Y12         FDRE (Setup_fdre_C_R)       -0.660    14.435    clockdiv64/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 clockdiv64/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv64/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.108ns (21.608%)  route 4.020ns (78.392%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.635     5.156    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  clockdiv64/counter_reg[16]/Q
                         net (fo=2, routed)           0.810     6.422    clockdiv64/counter_reg_n_0_[16]
    SLICE_X63Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.546 f  clockdiv64/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.401     6.948    clockdiv64/counter[0]_i_8__0_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  clockdiv64/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.505     7.577    clockdiv64/counter[0]_i_6__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.701 f  clockdiv64/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.133    clockdiv64/counter[0]_i_3__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  clockdiv64/counter[0]_i_2__0/O
                         net (fo=3, routed)           1.037     9.294    clockdiv64/counter[0]_i_2__0_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.156     9.450 r  clockdiv64/counter[27]_i_1__3/O
                         net (fo=27, routed)          0.834    10.284    clockdiv64/counter[27]_i_1__3_n_0
    SLICE_X62Y12         FDRE                                         r  clockdiv64/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.515    14.856    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y12         FDRE                                         r  clockdiv64/counter_reg[20]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X62Y12         FDRE (Setup_fdre_C_R)       -0.660    14.435    clockdiv64/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 clockdiv64/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv64/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.108ns (22.102%)  route 3.905ns (77.898%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.635     5.156    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  clockdiv64/counter_reg[16]/Q
                         net (fo=2, routed)           0.810     6.422    clockdiv64/counter_reg_n_0_[16]
    SLICE_X63Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.546 f  clockdiv64/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.401     6.948    clockdiv64/counter[0]_i_8__0_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  clockdiv64/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.505     7.577    clockdiv64/counter[0]_i_6__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.701 f  clockdiv64/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.133    clockdiv64/counter[0]_i_3__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  clockdiv64/counter[0]_i_2__0/O
                         net (fo=3, routed)           1.037     9.294    clockdiv64/counter[0]_i_2__0_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.156     9.450 r  clockdiv64/counter[27]_i_1__3/O
                         net (fo=27, routed)          0.719    10.169    clockdiv64/counter[27]_i_1__3_n_0
    SLICE_X62Y14         FDRE                                         r  clockdiv64/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.514    14.855    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clockdiv64/counter_reg[25]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDRE (Setup_fdre_C_R)       -0.660    14.434    clockdiv64/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 clockdiv64/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv64/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.108ns (22.102%)  route 3.905ns (77.898%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.635     5.156    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  clockdiv64/counter_reg[16]/Q
                         net (fo=2, routed)           0.810     6.422    clockdiv64/counter_reg_n_0_[16]
    SLICE_X63Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.546 f  clockdiv64/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.401     6.948    clockdiv64/counter[0]_i_8__0_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  clockdiv64/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.505     7.577    clockdiv64/counter[0]_i_6__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.701 f  clockdiv64/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.133    clockdiv64/counter[0]_i_3__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  clockdiv64/counter[0]_i_2__0/O
                         net (fo=3, routed)           1.037     9.294    clockdiv64/counter[0]_i_2__0_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.156     9.450 r  clockdiv64/counter[27]_i_1__3/O
                         net (fo=27, routed)          0.719    10.169    clockdiv64/counter[27]_i_1__3_n_0
    SLICE_X62Y14         FDRE                                         r  clockdiv64/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.514    14.855    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clockdiv64/counter_reg[26]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDRE (Setup_fdre_C_R)       -0.660    14.434    clockdiv64/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 clockdiv64/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv64/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.108ns (22.102%)  route 3.905ns (77.898%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.635     5.156    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  clockdiv64/counter_reg[16]/Q
                         net (fo=2, routed)           0.810     6.422    clockdiv64/counter_reg_n_0_[16]
    SLICE_X63Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.546 f  clockdiv64/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.401     6.948    clockdiv64/counter[0]_i_8__0_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  clockdiv64/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.505     7.577    clockdiv64/counter[0]_i_6__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.701 f  clockdiv64/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.133    clockdiv64/counter[0]_i_3__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  clockdiv64/counter[0]_i_2__0/O
                         net (fo=3, routed)           1.037     9.294    clockdiv64/counter[0]_i_2__0_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.156     9.450 r  clockdiv64/counter[27]_i_1__3/O
                         net (fo=27, routed)          0.719    10.169    clockdiv64/counter[27]_i_1__3_n_0
    SLICE_X62Y14         FDRE                                         r  clockdiv64/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.514    14.855    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clockdiv64/counter_reg[27]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDRE (Setup_fdre_C_R)       -0.660    14.434    clockdiv64/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 clockdiv64/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv64/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 1.108ns (22.208%)  route 3.881ns (77.792%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.635     5.156    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  clockdiv64/counter_reg[16]/Q
                         net (fo=2, routed)           0.810     6.422    clockdiv64/counter_reg_n_0_[16]
    SLICE_X63Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.546 f  clockdiv64/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.401     6.948    clockdiv64/counter[0]_i_8__0_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  clockdiv64/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.505     7.577    clockdiv64/counter[0]_i_6__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.701 f  clockdiv64/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.133    clockdiv64/counter[0]_i_3__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  clockdiv64/counter[0]_i_2__0/O
                         net (fo=3, routed)           1.037     9.294    clockdiv64/counter[0]_i_2__0_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.156     9.450 r  clockdiv64/counter[27]_i_1__3/O
                         net (fo=27, routed)          0.695    10.146    clockdiv64/counter[27]_i_1__3_n_0
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.516    14.857    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[13]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X62Y11         FDRE (Setup_fdre_C_R)       -0.660    14.461    clockdiv64/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 clockdiv64/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv64/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 1.108ns (22.208%)  route 3.881ns (77.792%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.635     5.156    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  clockdiv64/counter_reg[16]/Q
                         net (fo=2, routed)           0.810     6.422    clockdiv64/counter_reg_n_0_[16]
    SLICE_X63Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.546 f  clockdiv64/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.401     6.948    clockdiv64/counter[0]_i_8__0_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  clockdiv64/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.505     7.577    clockdiv64/counter[0]_i_6__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.701 f  clockdiv64/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.133    clockdiv64/counter[0]_i_3__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  clockdiv64/counter[0]_i_2__0/O
                         net (fo=3, routed)           1.037     9.294    clockdiv64/counter[0]_i_2__0_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.156     9.450 r  clockdiv64/counter[27]_i_1__3/O
                         net (fo=27, routed)          0.695    10.146    clockdiv64/counter[27]_i_1__3_n_0
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.516    14.857    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[14]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X62Y11         FDRE (Setup_fdre_C_R)       -0.660    14.461    clockdiv64/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 clockdiv64/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv64/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 1.108ns (22.208%)  route 3.881ns (77.792%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.635     5.156    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  clockdiv64/counter_reg[16]/Q
                         net (fo=2, routed)           0.810     6.422    clockdiv64/counter_reg_n_0_[16]
    SLICE_X63Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.546 f  clockdiv64/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.401     6.948    clockdiv64/counter[0]_i_8__0_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.072 f  clockdiv64/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.505     7.577    clockdiv64/counter[0]_i_6__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.701 f  clockdiv64/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.433     8.133    clockdiv64/counter[0]_i_3__0_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  clockdiv64/counter[0]_i_2__0/O
                         net (fo=3, routed)           1.037     9.294    clockdiv64/counter[0]_i_2__0_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.156     9.450 r  clockdiv64/counter[27]_i_1__3/O
                         net (fo=27, routed)          0.695    10.146    clockdiv64/counter[27]_i_1__3_n_0
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.516    14.857    clockdiv64/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  clockdiv64/counter_reg[15]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X62Y11         FDRE (Setup_fdre_C_R)       -0.660    14.461    clockdiv64/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  4.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 FB/clockdiv2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.252ns (69.191%)  route 0.112ns (30.809%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.596     1.479    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X63Y0          FDRE                                         r  FB/clockdiv2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  FB/clockdiv2/counter_reg[3]/Q
                         net (fo=2, routed)           0.112     1.732    FB/clockdiv2/counter_reg_n_0_[3]
    SLICE_X63Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  FB/clockdiv2/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.843    FB/clockdiv2/counter0_carry_n_5
    SLICE_X63Y0          FDRE                                         r  FB/clockdiv2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.867     1.994    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X63Y0          FDRE                                         r  FB/clockdiv2/counter_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X63Y0          FDRE (Hold_fdre_C_D)         0.105     1.584    FB/clockdiv2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FB/clockdiv2/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv2/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.596     1.479    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X63Y2          FDRE                                         r  FB/clockdiv2/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  FB/clockdiv2/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.737    FB/clockdiv2/counter_reg_n_0_[12]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  FB/clockdiv2/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.845    FB/clockdiv2/counter0_carry__1_n_4
    SLICE_X63Y2          FDRE                                         r  FB/clockdiv2/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.867     1.994    FB/clockdiv2/clk_IBUF_BUFG
    SLICE_X63Y2          FDRE                                         r  FB/clockdiv2/counter_reg[12]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X63Y2          FDRE (Hold_fdre_C_D)         0.105     1.584    FB/clockdiv2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FB/clockdiv/slowClk1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv/slowClk1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.562     1.445    FB/clockdiv/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  FB/clockdiv/slowClk1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  FB/clockdiv/slowClk1_reg/Q
                         net (fo=2, routed)           0.175     1.784    FB/clockdiv/slowClk1_reg_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  FB/clockdiv/slowClk1_i_1/O
                         net (fo=1, routed)           0.000     1.829    FB/clockdiv/slowClk1_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  FB/clockdiv/slowClk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.831     1.958    FB/clockdiv/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  FB/clockdiv/slowClk1_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.565    FB/clockdiv/slowClk1_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdiv128/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv128/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.564     1.447    clockdiv128/clk_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  clockdiv128/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clockdiv128/counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.708    clockdiv128/counter_reg_n_0_[24]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  clockdiv128/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.816    clockdiv128/counter_reg[24]_i_1__1_n_4
    SLICE_X57Y13         FDRE                                         r  clockdiv128/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.832     1.959    clockdiv128/clk_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  clockdiv128/counter_reg[24]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.105     1.552    clockdiv128/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdiv32/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv32/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.592     1.475    clockdiv32/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  clockdiv32/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clockdiv32/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.736    clockdiv32/counter[12]
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  clockdiv32/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    clockdiv32/counter0[12]
    SLICE_X61Y10         FDRE                                         r  clockdiv32/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.862     1.989    clockdiv32/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  clockdiv32/counter_reg[12]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y10         FDRE (Hold_fdre_C_D)         0.105     1.580    clockdiv32/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdiv32/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv32/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.592     1.475    clockdiv32/clk_IBUF_BUFG
    SLICE_X61Y11         FDRE                                         r  clockdiv32/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clockdiv32/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.736    clockdiv32/counter[16]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  clockdiv32/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    clockdiv32/counter0[16]
    SLICE_X61Y11         FDRE                                         r  clockdiv32/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.862     1.989    clockdiv32/clk_IBUF_BUFG
    SLICE_X61Y11         FDRE                                         r  clockdiv32/counter_reg[16]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y11         FDRE (Hold_fdre_C_D)         0.105     1.580    clockdiv32/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FB/clockdiv/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.562     1.445    FB/clockdiv/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  FB/clockdiv/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  FB/clockdiv/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.706    FB/clockdiv/counter[12]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  FB/clockdiv/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.814    FB/clockdiv/counter0_carry__1_n_4
    SLICE_X35Y43         FDRE                                         r  FB/clockdiv/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.831     1.958    FB/clockdiv/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  FB/clockdiv/counter_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    FB/clockdiv/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FB/clockdiv/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.562     1.445    FB/clockdiv/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  FB/clockdiv/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  FB/clockdiv/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.706    FB/clockdiv/counter[16]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  FB/clockdiv/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.814    FB/clockdiv/counter0_carry__2_n_4
    SLICE_X35Y44         FDRE                                         r  FB/clockdiv/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.831     1.958    FB/clockdiv/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  FB/clockdiv/counter_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    FB/clockdiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FB/clockdiv/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.562     1.445    FB/clockdiv/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  FB/clockdiv/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  FB/clockdiv/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.706    FB/clockdiv/counter[20]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  FB/clockdiv/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.814    FB/clockdiv/counter0_carry__3_n_4
    SLICE_X35Y45         FDRE                                         r  FB/clockdiv/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.831     1.958    FB/clockdiv/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  FB/clockdiv/counter_reg[20]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    FB/clockdiv/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FB/clockdiv/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/clockdiv/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.562     1.445    FB/clockdiv/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  FB/clockdiv/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  FB/clockdiv/counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.706    FB/clockdiv/counter[24]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  FB/clockdiv/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.814    FB/clockdiv/counter0_carry__4_n_4
    SLICE_X35Y46         FDRE                                         r  FB/clockdiv/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.831     1.958    FB/clockdiv/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  FB/clockdiv/counter_reg[24]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    FB/clockdiv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   FB/clockdiv/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   FB/clockdiv/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   FB/clockdiv/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   FB/clockdiv/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   FB/clockdiv/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   FB/clockdiv/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   FB/clockdiv/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   FB/clockdiv/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y41   FB/clockdiv/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   FB/clockdiv/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   FB/clockdiv/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   FB/clockdiv/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   FB/clockdiv/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   FB/clockdiv/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   FB/clockdiv/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   FB/clockdiv/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   FB/clockdiv/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   FB/clockdiv/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   FB/clockdiv/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y0    FB/clockdiv2/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y2    FB/clockdiv2/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y2    FB/clockdiv2/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y2    FB/clockdiv2/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3    FB/clockdiv2/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   clockdiv128/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   clockdiv128/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   clockdiv128/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   clockdiv128/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   clockdiv128/counter_reg[20]/C



