/* Generated by Yosys 0.24 (git sha1 313b7997b50, clang 14.0.0-1ubuntu1 -fPIC -Os) */

module la_clkmux2(clk0, clk1, sel, z);
  input clk0;
  wire clk0;
  input clk1;
  wire clk1;
  input sel;
  wire sel;
  output z;
  wire z;
  MUX2_X1 _0_ (
    .A(clk1),
    .B(clk0),
    .S(sel),
    .Z(z)
  );
endmodule
