#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1568-gf881baeef)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56165a575ac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56165a542cf0 .scope module, "sine_table_tb" "sine_table_tb" 3 4;
 .timescale -9 -12;
v0x56165a5b4e50_0 .var "clk", 0 0;
v0x56165a5b4f10_0 .net/s "data", 15 0, v0x56165a5b48d0_0;  1 drivers
v0x56165a5b4fd0_0 .var "id", 8 0;
v0x56165a5b50a0_0 .var "rst", 0 0;
S_0x56165a542e80 .scope module, "uut" "sine_table" 3 22, 4 6 0, S_0x56165a542cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "id";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 16 "data";
P_0x56165a5444f0 .param/l "ADDRW" 0 4 10, +C4<00000000000000000000000000001001>;
P_0x56165a544530 .param/l "ROM_DEPTH" 0 4 7, +C4<00000000000000000000000001011010>;
P_0x56165a544570 .param/l "ROM_WIDTH" 0 4 8, +C4<00000000000000000000000000001000>;
L_0x7f2d811e6018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56165a5b44b0_0 .net/2s *"_ivl_0", 31 0, L_0x7f2d811e6018;  1 drivers
L_0x7f2d811e60f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56165a5b45b0_0 .net/2s *"_ivl_12", 31 0, L_0x7f2d811e60f0;  1 drivers
L_0x7f2d811e6060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56165a5b4690_0 .net/2s *"_ivl_4", 31 0, L_0x7f2d811e6060;  1 drivers
L_0x7f2d811e60a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56165a5b4750_0 .net/2s *"_ivl_8", 31 0, L_0x7f2d811e60a8;  1 drivers
v0x56165a5b4830_0 .net "clk", 0 0, v0x56165a5b4e50_0;  1 drivers
v0x56165a5b48d0_0 .var/s "data", 15 0;
v0x56165a5b4990_0 .net "id", 8 0, v0x56165a5b4fd0_0;  1 drivers
v0x56165a5b4a70_0 .var "quad", 1 0;
v0x56165a5b4b50_0 .net "rst", 0 0, v0x56165a5b50a0_0;  1 drivers
v0x56165a5b4c20_0 .net "tab_data", 7 0, L_0x56165a5b5190;  1 drivers
v0x56165a5b4cf0_0 .var "tab_id", 6 0;
E_0x56165a584830 .event anyedge, v0x56165a5b4990_0, v0x56165a5b4a70_0, v0x56165a5b3ea0_0;
E_0x56165a582780 .event anyedge, v0x56165a5b4990_0, v0x56165a5b4990_0;
L_0x56165a5c5290 .part L_0x7f2d811e6018, 0, 8;
L_0x56165a5c53b0 .part L_0x7f2d811e6060, 0, 1;
L_0x56165a5c5500 .part L_0x7f2d811e60a8, 0, 1;
L_0x56165a5c5620 .part L_0x7f2d811e60f0, 0, 1;
S_0x56165a58a3b0 .scope module, "sine_rom" "xilinx_single_port_ram_read_first" 4 36, 5 10 0, S_0x56165a542e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0x56165a575430 .param/str "INIT_FILE" 0 5 14, "data/sine_table.mem";
P_0x56165a575470 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000001011010>;
P_0x56165a5754b0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x56165a5754f0 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0x56165a5447e0 .array "BRAM", 0 89, 7 0;
v0x56165a5b3c10_0 .net "addra", 6 0, v0x56165a5b4cf0_0;  1 drivers
v0x56165a5b3cf0_0 .net "clka", 0 0, v0x56165a5b4e50_0;  alias, 1 drivers
v0x56165a5b3dc0_0 .net "dina", 7 0, L_0x56165a5c5290;  1 drivers
v0x56165a5b3ea0_0 .net "douta", 7 0, L_0x56165a5b5190;  alias, 1 drivers
v0x56165a5b3fd0_0 .net "ena", 0 0, L_0x56165a5c5500;  1 drivers
v0x56165a5b4090_0 .var "ram_data", 7 0;
v0x56165a5b4170_0 .net "regcea", 0 0, L_0x56165a5c5620;  1 drivers
v0x56165a5b4230_0 .net "rsta", 0 0, v0x56165a5b50a0_0;  alias, 1 drivers
v0x56165a5b42f0_0 .net "wea", 0 0, L_0x56165a5c53b0;  1 drivers
S_0x56165a581590 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x56165a58a3b0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x56165a581590
v0x56165a58ac30_0 .var/i "depth", 31 0;
TD_sine_table_tb.uut.sine_rom.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x56165a58ac30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x56165a58ac30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x56165a58ac30_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x56165a5b3760 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x56165a58a3b0;
 .timescale -9 -12;
L_0x56165a5b5190 .functor BUFZ 8, v0x56165a58aae0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56165a58aae0_0 .var "douta_reg", 7 0;
E_0x56165a5839a0 .event posedge, v0x56165a5b3cf0_0;
S_0x56165a5b39e0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0x56165a58a3b0;
 .timescale -9 -12;
    .scope S_0x56165a5b39e0;
T_1 ;
    %vpi_call/w 5 33 "$readmemh", P_0x56165a575430, v0x56165a5447e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001011001 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56165a5b3760;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56165a58aae0_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0x56165a5b3760;
T_3 ;
    %wait E_0x56165a5839a0;
    %load/vec4 v0x56165a5b4230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56165a58aae0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56165a5b4170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56165a5b4090_0;
    %assign/vec4 v0x56165a58aae0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56165a58a3b0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56165a5b4090_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_0x56165a58a3b0;
T_5 ;
    %wait E_0x56165a5839a0;
    %load/vec4 v0x56165a5b3fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x56165a5b42f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56165a5b3dc0_0;
    %load/vec4 v0x56165a5b3c10_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56165a5447e0, 0, 4;
T_5.2 ;
    %load/vec4 v0x56165a5b3c10_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x56165a5447e0, 4;
    %assign/vec4 v0x56165a5b4090_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56165a542e80;
T_6 ;
Ewait_0 .event/or E_0x56165a582780, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x56165a5b4990_0;
    %pad/u 32;
    %cmpi/u 179, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56165a5b4a70_0, 4, 1;
    %load/vec4 v0x56165a5b4990_0;
    %pad/u 32;
    %cmpi/u 179, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.5, 5;
    %load/vec4 v0x56165a5b4990_0;
    %pad/u 32;
    %cmpi/u 270, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.5;
    %flag_set/vec4 8;
    %jmp/1 T_6.4, 8;
    %load/vec4 v0x56165a5b4990_0;
    %pad/u 32;
    %cmpi/u 90, 0, 32;
    %flag_or 8, 5;
T_6.4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56165a5b4a70_0, 4, 1;
    %load/vec4 v0x56165a5b4a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x56165a5b4990_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x56165a5b4cf0_0, 0, 7;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 180, 0, 32;
    %load/vec4 v0x56165a5b4990_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %sub;
    %pad/u 7;
    %store/vec4 v0x56165a5b4cf0_0, 0, 7;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x56165a5b4990_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %subi 180, 0, 32;
    %pad/u 7;
    %store/vec4 v0x56165a5b4cf0_0, 0, 7;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 360, 0, 32;
    %load/vec4 v0x56165a5b4990_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %sub;
    %pad/u 7;
    %store/vec4 v0x56165a5b4cf0_0, 0, 7;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56165a542e80;
T_7 ;
Ewait_1 .event/or E_0x56165a584830, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x56165a5b4990_0;
    %pad/u 32;
    %cmpi/e 90, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0x56165a5b48d0_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56165a5b4990_0;
    %pad/u 32;
    %cmpi/e 270, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 65280, 0, 16;
    %store/vec4 v0x56165a5b48d0_0, 0, 16;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x56165a5b4a70_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x56165a5b4c20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56165a5b48d0_0, 0, 16;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x56165a5b4c20_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x56165a5b48d0_0, 0, 16;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56165a542cf0;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v0x56165a5b4e50_0;
    %nor/r;
    %store/vec4 v0x56165a5b4e50_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56165a542cf0;
T_9 ;
    %vpi_call/w 3 35 "$dumpfile", "sine_table.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56165a542cf0 {0 0 0};
    %vpi_call/w 3 37 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56165a5b4e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56165a5b50a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56165a5b50a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56165a5b50a0_0, 0, 1;
    %vpi_call/w 3 45 "$display", "test 1: sin(30) should be 128" {0 0 0};
    %pushi/vec4 30, 0, 9;
    %store/vec4 v0x56165a5b4fd0_0, 0, 9;
    %delay 60000, 0;
    %vpi_call/w 3 48 "$display", "checking data out" {0 0 0};
    %vpi_call/w 3 49 "$display", "data top half ", &PV<v0x56165a5b4f10_0, 8, 8> {0 0 0};
    %vpi_call/w 3 50 "$display", "data bottom half ", &PV<v0x56165a5b4f10_0, 0, 8> {0 0 0};
    %vpi_call/w 3 52 "$display", "test 2: sin(60) should be 222" {0 0 0};
    %pushi/vec4 60, 0, 9;
    %store/vec4 v0x56165a5b4fd0_0, 0, 9;
    %delay 60000, 0;
    %vpi_call/w 3 55 "$display", "checking data out" {0 0 0};
    %vpi_call/w 3 56 "$display", "%b", &PV<v0x56165a5b4f10_0, 0, 8> {0 0 0};
    %vpi_call/w 3 57 "$display", "data top half ", &PV<v0x56165a5b4f10_0, 8, 8> {0 0 0};
    %vpi_call/w 3 58 "$display", "data bottom half ", &PV<v0x56165a5b4f10_0, 0, 8> {0 0 0};
    %vpi_call/w 3 60 "$display", "test 3: sin(90) should be 222" {0 0 0};
    %pushi/vec4 90, 0, 9;
    %store/vec4 v0x56165a5b4fd0_0, 0, 9;
    %delay 60000, 0;
    %vpi_call/w 3 63 "$display", "checking data out" {0 0 0};
    %vpi_call/w 3 64 "$display", "%b", &PV<v0x56165a5b4f10_0, 0, 8> {0 0 0};
    %vpi_call/w 3 65 "$display", "data top half ", &PV<v0x56165a5b4f10_0, 8, 8> {0 0 0};
    %vpi_call/w 3 66 "$display", "data bottom half ", &PV<v0x56165a5b4f10_0, 0, 8> {0 0 0};
    %vpi_call/w 3 68 "$display", "test 4: sin(225) should be 222" {0 0 0};
    %pushi/vec4 225, 0, 9;
    %store/vec4 v0x56165a5b4fd0_0, 0, 9;
    %delay 60000, 0;
    %vpi_call/w 3 71 "$display", "checking data out" {0 0 0};
    %vpi_call/w 3 72 "$display", "top half %b", &PV<v0x56165a5b4f10_0, 8, 8> {0 0 0};
    %vpi_call/w 3 73 "$display", "bottom half %b", &PV<v0x56165a5b4f10_0, 0, 8> {0 0 0};
    %vpi_call/w 3 74 "$display", "data top half ", &PV<v0x56165a5b4f10_0, 8, 8> {0 0 0};
    %vpi_call/w 3 75 "$display", "data bottom half ", &PV<v0x56165a5b4f10_0, 0, 8> {0 0 0};
    %vpi_call/w 3 77 "$display", "finishing sim" {0 0 0};
    %vpi_call/w 3 78 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/sine_table_tb.sv";
    "src/sine_table.sv";
    "src/xilinx_single_port_ram_read_first.v";
