{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 26 15:38:02 2021 " "Info: Processing started: Fri Mar 26 15:38:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[30\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[30\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[31\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[31\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[29\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[29\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[28\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[28\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[0\] " "Warning: Node \"storesize:storesize\|saida\[0\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[0\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[0\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[1\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[1\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[2\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[2\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[3\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[3\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[4\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[4\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[5\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[5\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[6\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[6\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[7\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[7\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[1\] " "Warning: Node \"storesize:storesize\|saida\[1\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[2\] " "Warning: Node \"storesize:storesize\|saida\[2\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[3\] " "Warning: Node \"storesize:storesize\|saida\[3\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[4\] " "Warning: Node \"storesize:storesize\|saida\[4\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[5\] " "Warning: Node \"storesize:storesize\|saida\[5\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[6\] " "Warning: Node \"storesize:storesize\|saida\[6\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[7\] " "Warning: Node \"storesize:storesize\|saida\[7\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[24\] " "Warning: Node \"storesize:storesize\|saida\[24\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[25\] " "Warning: Node \"storesize:storesize\|saida\[25\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[26\] " "Warning: Node \"storesize:storesize\|saida\[26\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[27\] " "Warning: Node \"storesize:storesize\|saida\[27\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[28\] " "Warning: Node \"storesize:storesize\|saida\[28\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[29\] " "Warning: Node \"storesize:storesize\|saida\[29\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[30\] " "Warning: Node \"storesize:storesize\|saida\[30\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[31\] " "Warning: Node \"storesize:storesize\|saida\[31\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[27\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[27\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[26\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[26\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[25\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[25\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[24\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[24\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[0\] " "Warning: Node \"MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[0\]\" is a latch" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[1\] " "Warning: Node \"MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[1\]\" is a latch" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[23\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[23\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[22\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[22\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[16\] " "Warning: Node \"storesize:storesize\|saida\[16\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[17\] " "Warning: Node \"storesize:storesize\|saida\[17\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[18\] " "Warning: Node \"storesize:storesize\|saida\[18\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[19\] " "Warning: Node \"storesize:storesize\|saida\[19\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[20\] " "Warning: Node \"storesize:storesize\|saida\[20\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[21\] " "Warning: Node \"storesize:storesize\|saida\[21\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[22\] " "Warning: Node \"storesize:storesize\|saida\[22\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[23\] " "Warning: Node \"storesize:storesize\|saida\[23\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[8\] " "Warning: Node \"storesize:storesize\|saida\[8\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[9\] " "Warning: Node \"storesize:storesize\|saida\[9\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[10\] " "Warning: Node \"storesize:storesize\|saida\[10\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[11\] " "Warning: Node \"storesize:storesize\|saida\[11\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[12\] " "Warning: Node \"storesize:storesize\|saida\[12\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[13\] " "Warning: Node \"storesize:storesize\|saida\[13\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[14\] " "Warning: Node \"storesize:storesize\|saida\[14\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[15\] " "Warning: Node \"storesize:storesize\|saida\[15\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[20\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[20\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[21\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[21\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[1\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[1\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[2\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[2\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[3\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[3\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[4\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[4\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[5\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[5\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[6\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[6\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[12\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[12\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[13\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[13\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[9\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[9\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[10\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[10\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[8\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[8\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[11\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[11\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[6\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[6\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[2\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[2\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[4\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[4\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[5\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[5\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[3\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[3\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[7\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[7\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[26\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[26\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[14\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[14\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[20\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[20\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[0\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[0\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[1\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[1\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[19\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[19\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[18\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[18\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[7\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[7\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[18\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[18\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[17\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[17\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[16\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[16\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[15\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[15\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[19\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[19\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[23\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[23\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[21\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[21\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[25\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[25\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[22\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[22\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[24\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[24\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[29\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[29\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[27\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[27\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[31\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[31\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[30\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[30\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[28\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[28\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[16\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[16\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[17\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[17\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[15\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[15\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[14\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[14\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[12\] " "Warning: Node \"loadsize:loadsize\|saida\[12\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[13\] " "Warning: Node \"loadsize:loadsize\|saida\[13\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[9\] " "Warning: Node \"loadsize:loadsize\|saida\[9\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[10\] " "Warning: Node \"loadsize:loadsize\|saida\[10\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[8\] " "Warning: Node \"loadsize:loadsize\|saida\[8\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[11\] " "Warning: Node \"loadsize:loadsize\|saida\[11\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[6\] " "Warning: Node \"loadsize:loadsize\|saida\[6\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[2\] " "Warning: Node \"loadsize:loadsize\|saida\[2\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[4\] " "Warning: Node \"loadsize:loadsize\|saida\[4\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[5\] " "Warning: Node \"loadsize:loadsize\|saida\[5\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[3\] " "Warning: Node \"loadsize:loadsize\|saida\[3\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[7\] " "Warning: Node \"loadsize:loadsize\|saida\[7\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[26\] " "Warning: Node \"loadsize:loadsize\|saida\[26\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[14\] " "Warning: Node \"loadsize:loadsize\|saida\[14\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[20\] " "Warning: Node \"loadsize:loadsize\|saida\[20\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[0\] " "Warning: Node \"loadsize:loadsize\|saida\[0\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[1\] " "Warning: Node \"loadsize:loadsize\|saida\[1\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[12\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[12\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[13\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[13\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[18\] " "Warning: Node \"loadsize:loadsize\|saida\[18\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[17\] " "Warning: Node \"loadsize:loadsize\|saida\[17\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[16\] " "Warning: Node \"loadsize:loadsize\|saida\[16\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[15\] " "Warning: Node \"loadsize:loadsize\|saida\[15\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[19\] " "Warning: Node \"loadsize:loadsize\|saida\[19\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[23\] " "Warning: Node \"loadsize:loadsize\|saida\[23\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[21\] " "Warning: Node \"loadsize:loadsize\|saida\[21\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[25\] " "Warning: Node \"loadsize:loadsize\|saida\[25\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[22\] " "Warning: Node \"loadsize:loadsize\|saida\[22\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[24\] " "Warning: Node \"loadsize:loadsize\|saida\[24\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[29\] " "Warning: Node \"loadsize:loadsize\|saida\[29\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[27\] " "Warning: Node \"loadsize:loadsize\|saida\[27\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[31\] " "Warning: Node \"loadsize:loadsize\|saida\[31\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[30\] " "Warning: Node \"loadsize:loadsize\|saida\[30\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[28\] " "Warning: Node \"loadsize:loadsize\|saida\[28\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[11\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[11\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[10\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[10\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[8\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[8\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[9\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[9\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[9\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[9\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[10\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[10\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[11\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[11\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[12\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[12\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[13\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[13\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[14\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[14\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[15\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[15\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[16\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[16\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[17\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[17\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[18\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[18\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[19\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[19\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[20\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[20\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[21\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[21\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[22\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[22\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[23\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[23\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[24\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[24\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[25\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[25\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[26\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[26\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[27\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[27\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[28\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[28\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[29\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[29\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[30\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[30\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[31\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[31\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "29 " "Warning: Found 29 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "loadsize:loadsize\|Equal0~0 " "Info: Detected gated clock \"loadsize:loadsize\|Equal0~0\" as buffer" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 8 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadsize:loadsize\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "loadsize:loadsize\|saida\[7\]~0 " "Info: Detected gated clock \"loadsize:loadsize\|saida\[7\]~0\" as buffer" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadsize:loadsize\|saida\[7\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|LSControl\[0\] " "Info: Detected ripple clock \"Controle:Controle\|LSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|LSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|LSControl\[1\] " "Info: Detected ripple clock \"Controle:Controle\|LSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|LSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegDest:MuxRegDest\|Mux5~0 " "Info: Detected gated clock \"MuxRegDest:MuxRegDest\|Mux5~0\" as buffer" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegDest:MuxRegDest\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[0\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[1\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[2\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[2\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[1\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[3\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[3\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegData:MuxRegData\|Mux32~0 " "Info: Detected gated clock \"MuxRegData:MuxRegData\|Mux32~0\" as buffer" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegData:MuxRegData\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ExceptionAddress\[1\] " "Info: Detected ripple clock \"Controle:Controle\|ExceptionAddress\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ExceptionAddress\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxExceptionAddress:MuxExceptionAddress\|Mux0~0 " "Info: Detected gated clock \"MuxExceptionAddress:MuxExceptionAddress\|Mux0~0\" as buffer" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxExceptionAddress:MuxExceptionAddress\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ExceptionAddress\[0\] " "Info: Detected ripple clock \"Controle:Controle\|ExceptionAddress\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ExceptionAddress\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|MemADD\[2\] " "Info: Detected ripple clock \"Controle:Controle\|MemADD\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|MemADD\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|SSControl\[1\] " "Info: Detected ripple clock \"Controle:Controle\|SSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|SSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|SSControl\[0\] " "Info: Detected ripple clock \"Controle:Controle\|SSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|SSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxMemAdd:MuxMemAdd\|Mux32~0 " "Info: Detected gated clock \"MuxMemAdd:MuxMemAdd\|Mux32~0\" as buffer" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxMemAdd:MuxMemAdd\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|MemADD\[1\] " "Info: Detected ripple clock \"Controle:Controle\|MemADD\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|MemADD\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|MemADD\[0\] " "Info: Detected ripple clock \"Controle:Controle\|MemADD\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|MemADD\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "storesize:storesize\|saida\[31\]~0 " "Info: Detected gated clock \"storesize:storesize\|saida\[31\]~0\" as buffer" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "storesize:storesize\|saida\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxALUSrcB:MuxALUSrcB\|Mux32~0 " "Info: Detected gated clock \"MuxALUSrcB:MuxALUSrcB\|Mux32~0\" as buffer" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxALUSrcB:MuxALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[1\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[0\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[2\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxALUSrcA:MuxALUSrcA\|Mux32~0 " "Info: Detected gated clock \"MuxALUSrcA:MuxALUSrcA\|Mux32~0\" as buffer" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxALUSrcA:MuxALUSrcA\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcA\[1\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcA\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcA\[0\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcA\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] register Controle:Controle\|PCSource\[0\] 45.13 MHz 22.158 ns Internal " "Info: Clock \"clock\" has Internal fmax of 45.13 MHz between source register \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\]\" and destination register \"Controle:Controle\|PCSource\[0\]\" (period= 22.158 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.126 ns + Longest register register " "Info: + Longest register to register delay is 7.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] 1 REG LCCOMB_X22_Y14_N10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 5; REG Node = 'MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 0.285 ns Ula32:Alu\|carry_temp\[0\]~1 2 COMB LCCOMB_X22_Y14_N20 6 " "Info: 2: + IC(0.232 ns) + CELL(0.053 ns) = 0.285 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[0\]~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] Ula32:Alu|carry_temp[0]~1 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.053 ns) 0.582 ns Ula32:Alu\|carry_temp\[2\]~5 3 COMB LCCOMB_X22_Y14_N28 2 " "Info: 3: + IC(0.244 ns) + CELL(0.053 ns) = 0.582 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[2\]~5'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.297 ns" { Ula32:Alu|carry_temp[0]~1 Ula32:Alu|carry_temp[2]~5 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.154 ns) 1.059 ns Ula32:Alu\|carry_temp\[4\]~8DUPLICATE 4 COMB LCCOMB_X21_Y14_N14 1 " "Info: 4: + IC(0.323 ns) + CELL(0.154 ns) = 1.059 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[4\]~8DUPLICATE'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Ula32:Alu|carry_temp[2]~5 Ula32:Alu|carry_temp[4]~8DUPLICATE } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.053 ns) 1.405 ns Ula32:Alu\|carry_temp\[7\]~10 5 COMB LCCOMB_X22_Y14_N4 4 " "Info: 5: + IC(0.293 ns) + CELL(0.053 ns) = 1.405 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~10'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.346 ns" { Ula32:Alu|carry_temp[4]~8DUPLICATE Ula32:Alu|carry_temp[7]~10 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 1.680 ns Ula32:Alu\|carry_temp\[9\]~11 6 COMB LCCOMB_X22_Y14_N26 6 " "Info: 6: + IC(0.222 ns) + CELL(0.053 ns) = 1.680 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~11'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.053 ns) 1.971 ns Ula32:Alu\|carry_temp\[11\]~12 7 COMB LCCOMB_X22_Y14_N0 6 " "Info: 7: + IC(0.238 ns) + CELL(0.053 ns) = 1.971 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~12'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 2.242 ns Ula32:Alu\|carry_temp\[13\]~13 8 COMB LCCOMB_X22_Y14_N12 6 " "Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 2.242 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~13'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.053 ns) 2.867 ns Ula32:Alu\|carry_temp\[15\]~14 9 COMB LCCOMB_X22_Y13_N0 7 " "Info: 9: + IC(0.572 ns) + CELL(0.053 ns) = 2.867 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~14'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 3.136 ns Ula32:Alu\|carry_temp\[17\]~15 10 COMB LCCOMB_X22_Y13_N4 7 " "Info: 10: + IC(0.216 ns) + CELL(0.053 ns) = 3.136 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~15'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 3.405 ns Ula32:Alu\|carry_temp\[19\]~16 11 COMB LCCOMB_X22_Y13_N10 7 " "Info: 11: + IC(0.216 ns) + CELL(0.053 ns) = 3.405 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~16'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 3.674 ns Ula32:Alu\|carry_temp\[21\]~17 12 COMB LCCOMB_X22_Y13_N14 8 " "Info: 12: + IC(0.216 ns) + CELL(0.053 ns) = 3.674 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 8; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~17'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 3.962 ns Ula32:Alu\|carry_temp\[23\]~18 13 COMB LCCOMB_X22_Y13_N16 6 " "Info: 13: + IC(0.235 ns) + CELL(0.053 ns) = 3.962 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~18'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 4.240 ns Ula32:Alu\|carry_temp\[25\]~19 14 COMB LCCOMB_X22_Y13_N20 8 " "Info: 14: + IC(0.225 ns) + CELL(0.053 ns) = 4.240 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 8; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~19'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 4.521 ns Ula32:Alu\|carry_temp\[27\]~20DUPLICATE 15 COMB LCCOMB_X22_Y13_N26 4 " "Info: 15: + IC(0.228 ns) + CELL(0.053 ns) = 4.521 ns; Loc. = LCCOMB_X22_Y13_N26; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~20DUPLICATE'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.281 ns" { Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20DUPLICATE } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.053 ns) 5.120 ns Ula32:Alu\|carry_temp\[29\]~21 16 COMB LCCOMB_X18_Y13_N10 9 " "Info: 16: + IC(0.546 ns) + CELL(0.053 ns) = 5.120 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 9; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~21'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { Ula32:Alu|carry_temp[27]~20DUPLICATE Ula32:Alu|carry_temp[29]~21 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 5.402 ns Ula32:Alu\|carry_temp\[30\]~22 17 COMB LCCOMB_X18_Y13_N12 19 " "Info: 17: + IC(0.229 ns) + CELL(0.053 ns) = 5.402 ns; Loc. = LCCOMB_X18_Y13_N12; Fanout = 19; COMB Node = 'Ula32:Alu\|carry_temp\[30\]~22'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:Alu|carry_temp[29]~21 Ula32:Alu|carry_temp[30]~22 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.154 ns) 6.164 ns Controle:Controle\|PCSource~7 18 COMB LCCOMB_X17_Y12_N24 2 " "Info: 18: + IC(0.608 ns) + CELL(0.154 ns) = 6.164 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 2; COMB Node = 'Controle:Controle\|PCSource~7'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { Ula32:Alu|carry_temp[30]~22 Controle:Controle|PCSource~7 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.746 ns) 7.126 ns Controle:Controle\|PCSource\[0\] 19 REG LCFF_X17_Y12_N17 19 " "Info: 19: + IC(0.216 ns) + CELL(0.746 ns) = 7.126 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 19; REG Node = 'Controle:Controle\|PCSource\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Controle:Controle|PCSource~7 Controle:Controle|PCSource[0] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.849 ns ( 25.95 % ) " "Info: Total cell delay = 1.849 ns ( 25.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.277 ns ( 74.05 % ) " "Info: Total interconnect delay = 5.277 ns ( 74.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.126 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] Ula32:Alu|carry_temp[0]~1 Ula32:Alu|carry_temp[2]~5 Ula32:Alu|carry_temp[4]~8DUPLICATE Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20DUPLICATE Ula32:Alu|carry_temp[29]~21 Ula32:Alu|carry_temp[30]~22 Controle:Controle|PCSource~7 Controle:Controle|PCSource[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "7.126 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} Ula32:Alu|carry_temp[0]~1 {} Ula32:Alu|carry_temp[2]~5 {} Ula32:Alu|carry_temp[4]~8DUPLICATE {} Ula32:Alu|carry_temp[7]~10 {} Ula32:Alu|carry_temp[9]~11 {} Ula32:Alu|carry_temp[11]~12 {} Ula32:Alu|carry_temp[13]~13 {} Ula32:Alu|carry_temp[15]~14 {} Ula32:Alu|carry_temp[17]~15 {} Ula32:Alu|carry_temp[19]~16 {} Ula32:Alu|carry_temp[21]~17 {} Ula32:Alu|carry_temp[23]~18 {} Ula32:Alu|carry_temp[25]~19 {} Ula32:Alu|carry_temp[27]~20DUPLICATE {} Ula32:Alu|carry_temp[29]~21 {} Ula32:Alu|carry_temp[30]~22 {} Controle:Controle|PCSource~7 {} Controle:Controle|PCSource[0] {} } { 0.000ns 0.232ns 0.244ns 0.323ns 0.293ns 0.222ns 0.238ns 0.218ns 0.572ns 0.216ns 0.216ns 0.216ns 0.235ns 0.225ns 0.228ns 0.546ns 0.229ns 0.608ns 0.216ns } { 0.000ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.863 ns - Smallest " "Info: - Smallest clock skew is -3.863 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.468 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 21; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1782 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1782; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns Controle:Controle\|PCSource\[0\] 3 REG LCFF_X17_Y12_N17 19 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 19; REG Node = 'Controle:Controle\|PCSource\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clock~clkctrl Controle:Controle|PCSource[0] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl Controle:Controle|PCSource[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|PCSource[0] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.331 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 21; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.712 ns) 2.656 ns Controle:Controle\|ALUSrcA\[1\] 2 REG LCFF_X15_Y10_N27 34 " "Info: 2: + IC(1.090 ns) + CELL(0.712 ns) = 2.656 ns; Loc. = LCFF_X15_Y10_N27; Fanout = 34; REG Node = 'Controle:Controle\|ALUSrcA\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { clock Controle:Controle|ALUSrcA[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.228 ns) 4.021 ns MuxALUSrcA:MuxALUSrcA\|Mux32~0 3 COMB LCCOMB_X19_Y16_N14 1 " "Info: 3: + IC(1.137 ns) + CELL(0.228 ns) = 4.021 ns; Loc. = LCCOMB_X19_Y16_N14; Fanout = 1; COMB Node = 'MuxALUSrcA:MuxALUSrcA\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { Controle:Controle|ALUSrcA[1] MuxALUSrcA:MuxALUSrcA|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.000 ns) 5.371 ns MuxALUSrcA:MuxALUSrcA\|Mux32~0clkctrl 4 COMB CLKCTRL_G15 32 " "Info: 4: + IC(1.350 ns) + CELL(0.000 ns) = 5.371 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxALUSrcA:MuxALUSrcA\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { MuxALUSrcA:MuxALUSrcA|Mux32~0 MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.053 ns) 6.331 ns MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] 5 REG LCCOMB_X22_Y14_N10 5 " "Info: 5: + IC(0.907 ns) + CELL(0.053 ns) = 6.331 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 5; REG Node = 'MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 29.17 % ) " "Info: Total cell delay = 1.847 ns ( 29.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.484 ns ( 70.83 % ) " "Info: Total interconnect delay = 4.484 ns ( 70.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.331 ns" { clock Controle:Controle|ALUSrcA[1] MuxALUSrcA:MuxALUSrcA|Mux32~0 MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.331 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcA[1] {} MuxALUSrcA:MuxALUSrcA|Mux32~0 {} MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl {} MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} } { 0.000ns 0.000ns 1.090ns 1.137ns 1.350ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl Controle:Controle|PCSource[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|PCSource[0] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.331 ns" { clock Controle:Controle|ALUSrcA[1] MuxALUSrcA:MuxALUSrcA|Mux32~0 MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.331 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcA[1] {} MuxALUSrcA:MuxALUSrcA|Mux32~0 {} MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl {} MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} } { 0.000ns 0.000ns 1.090ns 1.137ns 1.350ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.126 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] Ula32:Alu|carry_temp[0]~1 Ula32:Alu|carry_temp[2]~5 Ula32:Alu|carry_temp[4]~8DUPLICATE Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20DUPLICATE Ula32:Alu|carry_temp[29]~21 Ula32:Alu|carry_temp[30]~22 Controle:Controle|PCSource~7 Controle:Controle|PCSource[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "7.126 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} Ula32:Alu|carry_temp[0]~1 {} Ula32:Alu|carry_temp[2]~5 {} Ula32:Alu|carry_temp[4]~8DUPLICATE {} Ula32:Alu|carry_temp[7]~10 {} Ula32:Alu|carry_temp[9]~11 {} Ula32:Alu|carry_temp[11]~12 {} Ula32:Alu|carry_temp[13]~13 {} Ula32:Alu|carry_temp[15]~14 {} Ula32:Alu|carry_temp[17]~15 {} Ula32:Alu|carry_temp[19]~16 {} Ula32:Alu|carry_temp[21]~17 {} Ula32:Alu|carry_temp[23]~18 {} Ula32:Alu|carry_temp[25]~19 {} Ula32:Alu|carry_temp[27]~20DUPLICATE {} Ula32:Alu|carry_temp[29]~21 {} Ula32:Alu|carry_temp[30]~22 {} Controle:Controle|PCSource~7 {} Controle:Controle|PCSource[0] {} } { 0.000ns 0.232ns 0.244ns 0.323ns 0.293ns 0.222ns 0.238ns 0.218ns 0.572ns 0.216ns 0.216ns 0.216ns 0.235ns 0.225ns 0.228ns 0.546ns 0.229ns 0.608ns 0.216ns } { 0.000ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.746ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl Controle:Controle|PCSource[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|PCSource[0] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.331 ns" { clock Controle:Controle|ALUSrcA[1] MuxALUSrcA:MuxALUSrcA|Mux32~0 MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.331 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcA[1] {} MuxALUSrcA:MuxALUSrcA|Mux32~0 {} MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl {} MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} } { 0.000ns 0.000ns 1.090ns 1.137ns 1.350ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:ALUOut\|Saida\[8\] MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\] clock 3.769 ns " "Info: Found hold time violation between source  pin or register \"Registrador:ALUOut\|Saida\[8\]\" and destination pin or register \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\]\" for clock \"clock\" (Hold time is 3.769 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.685 ns + Largest " "Info: + Largest clock skew is 4.685 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.165 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 21; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.712 ns) 2.902 ns Controle:Controle\|MemADD\[2\] 2 REG LCFF_X9_Y12_N5 37 " "Info: 2: + IC(1.336 ns) + CELL(0.712 ns) = 2.902 ns; Loc. = LCFF_X9_Y12_N5; Fanout = 37; REG Node = 'Controle:Controle\|MemADD\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { clock Controle:Controle|MemADD[2] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.228 ns) 4.221 ns MuxMemAdd:MuxMemAdd\|Mux32~0 3 COMB LCCOMB_X18_Y16_N18 1 " "Info: 3: + IC(1.091 ns) + CELL(0.228 ns) = 4.221 ns; Loc. = LCCOMB_X18_Y16_N18; Fanout = 1; COMB Node = 'MuxMemAdd:MuxMemAdd\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Controle:Controle|MemADD[2] MuxMemAdd:MuxMemAdd|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.808 ns) + CELL(0.000 ns) 6.029 ns MuxMemAdd:MuxMemAdd\|Mux32~0clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.808 ns) + CELL(0.000 ns) = 6.029 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'MuxMemAdd:MuxMemAdd\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { MuxMemAdd:MuxMemAdd|Mux32~0 MuxMemAdd:MuxMemAdd|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.225 ns) 7.165 ns MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\] 5 REG LCCOMB_X23_Y15_N14 1 " "Info: 5: + IC(0.911 ns) + CELL(0.225 ns) = 7.165 ns; Loc. = LCCOMB_X23_Y15_N14; Fanout = 1; REG Node = 'MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { MuxMemAdd:MuxMemAdd|Mux32~0clkctrl MuxMemAdd:MuxMemAdd|MuxMemAddOut[8] } "NODE_NAME" } } { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.019 ns ( 28.18 % ) " "Info: Total cell delay = 2.019 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.146 ns ( 71.82 % ) " "Info: Total interconnect delay = 5.146 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.165 ns" { clock Controle:Controle|MemADD[2] MuxMemAdd:MuxMemAdd|Mux32~0 MuxMemAdd:MuxMemAdd|Mux32~0clkctrl MuxMemAdd:MuxMemAdd|MuxMemAddOut[8] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "7.165 ns" { clock {} clock~combout {} Controle:Controle|MemADD[2] {} MuxMemAdd:MuxMemAdd|Mux32~0 {} MuxMemAdd:MuxMemAdd|Mux32~0clkctrl {} MuxMemAdd:MuxMemAdd|MuxMemAddOut[8] {} } { 0.000ns 0.000ns 1.336ns 1.091ns 1.808ns 0.911ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.480 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 21; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1782 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1782; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns Registrador:ALUOut\|Saida\[8\] 3 REG LCFF_X23_Y15_N5 3 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X23_Y15_N5; Fanout = 3; REG Node = 'Registrador:ALUOut\|Saida\[8\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clock~clkctrl Registrador:ALUOut|Saida[8] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Registrador:ALUOut|Saida[8] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:ALUOut|Saida[8] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.165 ns" { clock Controle:Controle|MemADD[2] MuxMemAdd:MuxMemAdd|Mux32~0 MuxMemAdd:MuxMemAdd|Mux32~0clkctrl MuxMemAdd:MuxMemAdd|MuxMemAddOut[8] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "7.165 ns" { clock {} clock~combout {} Controle:Controle|MemADD[2] {} MuxMemAdd:MuxMemAdd|Mux32~0 {} MuxMemAdd:MuxMemAdd|Mux32~0clkctrl {} MuxMemAdd:MuxMemAdd|MuxMemAddOut[8] {} } { 0.000ns 0.000ns 1.336ns 1.091ns 1.808ns 0.911ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.225ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Registrador:ALUOut|Saida[8] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:ALUOut|Saida[8] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.822 ns - Shortest register register " "Info: - Shortest register to register delay is 0.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:ALUOut\|Saida\[8\] 1 REG LCFF_X23_Y15_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N5; Fanout = 3; REG Node = 'Registrador:ALUOut\|Saida\[8\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:ALUOut|Saida[8] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 0.271 ns MuxMemAdd:MuxMemAdd\|Mux8~1 2 COMB LCCOMB_X23_Y15_N12 1 " "Info: 2: + IC(0.218 ns) + CELL(0.053 ns) = 0.271 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 1; COMB Node = 'MuxMemAdd:MuxMemAdd\|Mux8~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Registrador:ALUOut|Saida[8] MuxMemAdd:MuxMemAdd|Mux8~1 } "NODE_NAME" } } { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 0.822 ns MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\] 3 REG LCCOMB_X23_Y15_N14 1 " "Info: 3: + IC(0.498 ns) + CELL(0.053 ns) = 0.822 ns; Loc. = LCCOMB_X23_Y15_N14; Fanout = 1; REG Node = 'MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { MuxMemAdd:MuxMemAdd|Mux8~1 MuxMemAdd:MuxMemAdd|MuxMemAddOut[8] } "NODE_NAME" } } { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 12.90 % ) " "Info: Total cell delay = 0.106 ns ( 12.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.716 ns ( 87.10 % ) " "Info: Total interconnect delay = 0.716 ns ( 87.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { Registrador:ALUOut|Saida[8] MuxMemAdd:MuxMemAdd|Mux8~1 MuxMemAdd:MuxMemAdd|MuxMemAddOut[8] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.822 ns" { Registrador:ALUOut|Saida[8] {} MuxMemAdd:MuxMemAdd|Mux8~1 {} MuxMemAdd:MuxMemAdd|MuxMemAddOut[8] {} } { 0.000ns 0.218ns 0.498ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } } { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.165 ns" { clock Controle:Controle|MemADD[2] MuxMemAdd:MuxMemAdd|Mux32~0 MuxMemAdd:MuxMemAdd|Mux32~0clkctrl MuxMemAdd:MuxMemAdd|MuxMemAddOut[8] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "7.165 ns" { clock {} clock~combout {} Controle:Controle|MemADD[2] {} MuxMemAdd:MuxMemAdd|Mux32~0 {} MuxMemAdd:MuxMemAdd|Mux32~0clkctrl {} MuxMemAdd:MuxMemAdd|MuxMemAddOut[8] {} } { 0.000ns 0.000ns 1.336ns 1.091ns 1.808ns 0.911ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.225ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Registrador:ALUOut|Saida[8] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:ALUOut|Saida[8] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { Registrador:ALUOut|Saida[8] MuxMemAdd:MuxMemAdd|Mux8~1 MuxMemAdd:MuxMemAdd|MuxMemAddOut[8] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.822 ns" { Registrador:ALUOut|Saida[8] {} MuxMemAdd:MuxMemAdd|Mux8~1 {} MuxMemAdd:MuxMemAdd|MuxMemAddOut[8] {} } { 0.000ns 0.218ns 0.498ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Controle:Controle\|ALUSrcB\[1\] reset clock 7.695 ns register " "Info: tsu for register \"Controle:Controle\|ALUSrcB\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is 7.695 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.304 ns + Longest pin register " "Info: + Longest pin to register delay is 10.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 228 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 228; PIN Node = 'reset'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.523 ns) + CELL(0.228 ns) 5.625 ns Controle:Controle\|ALUSrcA~3 2 COMB LCCOMB_X9_Y10_N26 10 " "Info: 2: + IC(4.523 ns) + CELL(0.228 ns) = 5.625 ns; Loc. = LCCOMB_X9_Y10_N26; Fanout = 10; COMB Node = 'Controle:Controle\|ALUSrcA~3'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.751 ns" { reset Controle:Controle|ALUSrcA~3 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.366 ns) 6.561 ns Controle:Controle\|ALUSrcB\[1\]~6 3 COMB LCCOMB_X5_Y10_N26 4 " "Info: 3: + IC(0.570 ns) + CELL(0.366 ns) = 6.561 ns; Loc. = LCCOMB_X5_Y10_N26; Fanout = 4; COMB Node = 'Controle:Controle\|ALUSrcB\[1\]~6'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { Controle:Controle|ALUSrcA~3 Controle:Controle|ALUSrcB[1]~6 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.366 ns) 7.835 ns Controle:Controle\|ALUSrcB~22 4 COMB LCCOMB_X9_Y13_N10 2 " "Info: 4: + IC(0.908 ns) + CELL(0.366 ns) = 7.835 ns; Loc. = LCCOMB_X9_Y13_N10; Fanout = 2; COMB Node = 'Controle:Controle\|ALUSrcB~22'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { Controle:Controle|ALUSrcB[1]~6 Controle:Controle|ALUSrcB~22 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.053 ns) 8.711 ns Controle:Controle\|ALUSrcB~23 5 COMB LCCOMB_X5_Y10_N4 1 " "Info: 5: + IC(0.823 ns) + CELL(0.053 ns) = 8.711 ns; Loc. = LCCOMB_X5_Y10_N4; Fanout = 1; COMB Node = 'Controle:Controle\|ALUSrcB~23'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { Controle:Controle|ALUSrcB~22 Controle:Controle|ALUSrcB~23 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.378 ns) 10.149 ns Controle:Controle\|ALUSrcB~18 6 COMB LCCOMB_X11_Y13_N20 1 " "Info: 6: + IC(1.060 ns) + CELL(0.378 ns) = 10.149 ns; Loc. = LCCOMB_X11_Y13_N20; Fanout = 1; COMB Node = 'Controle:Controle\|ALUSrcB~18'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { Controle:Controle|ALUSrcB~23 Controle:Controle|ALUSrcB~18 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 10.304 ns Controle:Controle\|ALUSrcB\[1\] 7 REG LCFF_X11_Y13_N21 35 " "Info: 7: + IC(0.000 ns) + CELL(0.155 ns) = 10.304 ns; Loc. = LCFF_X11_Y13_N21; Fanout = 35; REG Node = 'Controle:Controle\|ALUSrcB\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Controle:Controle|ALUSrcB~18 Controle:Controle|ALUSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.420 ns ( 23.49 % ) " "Info: Total cell delay = 2.420 ns ( 23.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.884 ns ( 76.51 % ) " "Info: Total interconnect delay = 7.884 ns ( 76.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.304 ns" { reset Controle:Controle|ALUSrcA~3 Controle:Controle|ALUSrcB[1]~6 Controle:Controle|ALUSrcB~22 Controle:Controle|ALUSrcB~23 Controle:Controle|ALUSrcB~18 Controle:Controle|ALUSrcB[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.304 ns" { reset {} reset~combout {} Controle:Controle|ALUSrcA~3 {} Controle:Controle|ALUSrcB[1]~6 {} Controle:Controle|ALUSrcB~22 {} Controle:Controle|ALUSrcB~23 {} Controle:Controle|ALUSrcB~18 {} Controle:Controle|ALUSrcB[1] {} } { 0.000ns 0.000ns 4.523ns 0.570ns 0.908ns 0.823ns 1.060ns 0.000ns } { 0.000ns 0.874ns 0.228ns 0.366ns 0.366ns 0.053ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.699 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 21; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.618 ns) 2.699 ns Controle:Controle\|ALUSrcB\[1\] 2 REG LCFF_X11_Y13_N21 35 " "Info: 2: + IC(1.227 ns) + CELL(0.618 ns) = 2.699 ns; Loc. = LCFF_X11_Y13_N21; Fanout = 35; REG Node = 'Controle:Controle\|ALUSrcB\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { clock Controle:Controle|ALUSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 54.54 % ) " "Info: Total cell delay = 1.472 ns ( 54.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 45.46 % ) " "Info: Total interconnect delay = 1.227 ns ( 45.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { clock Controle:Controle|ALUSrcB[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[1] {} } { 0.000ns 0.000ns 1.227ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.304 ns" { reset Controle:Controle|ALUSrcA~3 Controle:Controle|ALUSrcB[1]~6 Controle:Controle|ALUSrcB~22 Controle:Controle|ALUSrcB~23 Controle:Controle|ALUSrcB~18 Controle:Controle|ALUSrcB[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.304 ns" { reset {} reset~combout {} Controle:Controle|ALUSrcA~3 {} Controle:Controle|ALUSrcB[1]~6 {} Controle:Controle|ALUSrcB~22 {} Controle:Controle|ALUSrcB~23 {} Controle:Controle|ALUSrcB~18 {} Controle:Controle|ALUSrcB[1] {} } { 0.000ns 0.000ns 4.523ns 0.570ns 0.908ns 0.823ns 1.060ns 0.000ns } { 0.000ns 0.874ns 0.228ns 0.366ns 0.366ns 0.053ns 0.378ns 0.155ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { clock Controle:Controle|ALUSrcB[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[1] {} } { 0.000ns 0.000ns 1.227ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluResult\[30\] MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] 17.307 ns register " "Info: tco from clock \"clock\" to destination pin \"AluResult\[30\]\" through register \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\]\" is 17.307 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.416 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 21; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.712 ns) 2.902 ns Controle:Controle\|ALUSrcB\[2\] 2 REG LCFF_X9_Y12_N11 36 " "Info: 2: + IC(1.336 ns) + CELL(0.712 ns) = 2.902 ns; Loc. = LCFF_X9_Y12_N11; Fanout = 36; REG Node = 'Controle:Controle\|ALUSrcB\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { clock Controle:Controle|ALUSrcB[2] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.225 ns) 3.755 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0 3 COMB LCCOMB_X10_Y13_N4 1 " "Info: 3: + IC(0.628 ns) + CELL(0.225 ns) = 3.755 ns; Loc. = LCCOMB_X10_Y13_N4; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { Controle:Controle|ALUSrcB[2] MuxALUSrcB:MuxALUSrcB|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.000 ns) 5.480 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G7 32 " "Info: 4: + IC(1.725 ns) + CELL(0.000 ns) = 5.480 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.053 ns) 6.416 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] 5 REG LCCOMB_X19_Y10_N20 6 " "Info: 5: + IC(0.883 ns) + CELL(0.053 ns) = 6.416 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 6; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 28.74 % ) " "Info: Total cell delay = 1.844 ns ( 28.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.572 ns ( 71.26 % ) " "Info: Total interconnect delay = 4.572 ns ( 71.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.416 ns" { clock Controle:Controle|ALUSrcB[2] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.416 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[2] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] {} } { 0.000ns 0.000ns 1.336ns 0.628ns 1.725ns 0.883ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.891 ns + Longest register pin " "Info: + Longest register to pin delay is 10.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] 1 REG LCCOMB_X19_Y10_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 6; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.053 ns) 0.291 ns Ula32:Alu\|Mux62~0 2 COMB LCCOMB_X19_Y10_N8 5 " "Info: 2: + IC(0.238 ns) + CELL(0.053 ns) = 0.291 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 5; COMB Node = 'Ula32:Alu\|Mux62~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] Ula32:Alu|Mux62~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.272 ns) 1.460 ns Ula32:Alu\|carry_temp\[2\]~5 3 COMB LCCOMB_X22_Y14_N28 2 " "Info: 3: + IC(0.897 ns) + CELL(0.272 ns) = 1.460 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[2\]~5'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[2]~5 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.154 ns) 1.937 ns Ula32:Alu\|carry_temp\[4\]~8DUPLICATE 4 COMB LCCOMB_X21_Y14_N14 1 " "Info: 4: + IC(0.323 ns) + CELL(0.154 ns) = 1.937 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[4\]~8DUPLICATE'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Ula32:Alu|carry_temp[2]~5 Ula32:Alu|carry_temp[4]~8DUPLICATE } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.053 ns) 2.283 ns Ula32:Alu\|carry_temp\[7\]~10 5 COMB LCCOMB_X22_Y14_N4 4 " "Info: 5: + IC(0.293 ns) + CELL(0.053 ns) = 2.283 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~10'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.346 ns" { Ula32:Alu|carry_temp[4]~8DUPLICATE Ula32:Alu|carry_temp[7]~10 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.558 ns Ula32:Alu\|carry_temp\[9\]~11 6 COMB LCCOMB_X22_Y14_N26 6 " "Info: 6: + IC(0.222 ns) + CELL(0.053 ns) = 2.558 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~11'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.053 ns) 2.849 ns Ula32:Alu\|carry_temp\[11\]~12 7 COMB LCCOMB_X22_Y14_N0 6 " "Info: 7: + IC(0.238 ns) + CELL(0.053 ns) = 2.849 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~12'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 3.120 ns Ula32:Alu\|carry_temp\[13\]~13 8 COMB LCCOMB_X22_Y14_N12 6 " "Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 3.120 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~13'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.053 ns) 3.745 ns Ula32:Alu\|carry_temp\[15\]~14 9 COMB LCCOMB_X22_Y13_N0 7 " "Info: 9: + IC(0.572 ns) + CELL(0.053 ns) = 3.745 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~14'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 4.014 ns Ula32:Alu\|carry_temp\[17\]~15 10 COMB LCCOMB_X22_Y13_N4 7 " "Info: 10: + IC(0.216 ns) + CELL(0.053 ns) = 4.014 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~15'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 4.283 ns Ula32:Alu\|carry_temp\[19\]~16 11 COMB LCCOMB_X22_Y13_N10 7 " "Info: 11: + IC(0.216 ns) + CELL(0.053 ns) = 4.283 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~16'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 4.552 ns Ula32:Alu\|carry_temp\[21\]~17 12 COMB LCCOMB_X22_Y13_N14 8 " "Info: 12: + IC(0.216 ns) + CELL(0.053 ns) = 4.552 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 8; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~17'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 4.840 ns Ula32:Alu\|carry_temp\[23\]~18 13 COMB LCCOMB_X22_Y13_N16 6 " "Info: 13: + IC(0.235 ns) + CELL(0.053 ns) = 4.840 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~18'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 5.118 ns Ula32:Alu\|carry_temp\[25\]~19 14 COMB LCCOMB_X22_Y13_N20 8 " "Info: 14: + IC(0.225 ns) + CELL(0.053 ns) = 5.118 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 8; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~19'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 5.399 ns Ula32:Alu\|carry_temp\[27\]~20DUPLICATE 15 COMB LCCOMB_X22_Y13_N26 4 " "Info: 15: + IC(0.228 ns) + CELL(0.053 ns) = 5.399 ns; Loc. = LCCOMB_X22_Y13_N26; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~20DUPLICATE'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.281 ns" { Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20DUPLICATE } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.053 ns) 5.998 ns Ula32:Alu\|carry_temp\[29\]~21 16 COMB LCCOMB_X18_Y13_N10 9 " "Info: 16: + IC(0.546 ns) + CELL(0.053 ns) = 5.998 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 9; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~21'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { Ula32:Alu|carry_temp[27]~20DUPLICATE Ula32:Alu|carry_temp[29]~21 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.053 ns) 7.119 ns Ula32:Alu\|Mux1~1 17 COMB LCCOMB_X25_Y9_N24 3 " "Info: 17: + IC(1.068 ns) + CELL(0.053 ns) = 7.119 ns; Loc. = LCCOMB_X25_Y9_N24; Fanout = 3; COMB Node = 'Ula32:Alu\|Mux1~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { Ula32:Alu|carry_temp[29]~21 Ula32:Alu|Mux1~1 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(2.002 ns) 10.891 ns AluResult\[30\] 18 PIN PIN_AF6 0 " "Info: 18: + IC(1.770 ns) + CELL(2.002 ns) = 10.891 ns; Loc. = PIN_AF6; Fanout = 0; PIN Node = 'AluResult\[30\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { Ula32:Alu|Mux1~1 AluResult[30] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.170 ns ( 29.11 % ) " "Info: Total cell delay = 3.170 ns ( 29.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.721 ns ( 70.89 % ) " "Info: Total interconnect delay = 7.721 ns ( 70.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.891 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[2]~5 Ula32:Alu|carry_temp[4]~8DUPLICATE Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20DUPLICATE Ula32:Alu|carry_temp[29]~21 Ula32:Alu|Mux1~1 AluResult[30] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.891 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] {} Ula32:Alu|Mux62~0 {} Ula32:Alu|carry_temp[2]~5 {} Ula32:Alu|carry_temp[4]~8DUPLICATE {} Ula32:Alu|carry_temp[7]~10 {} Ula32:Alu|carry_temp[9]~11 {} Ula32:Alu|carry_temp[11]~12 {} Ula32:Alu|carry_temp[13]~13 {} Ula32:Alu|carry_temp[15]~14 {} Ula32:Alu|carry_temp[17]~15 {} Ula32:Alu|carry_temp[19]~16 {} Ula32:Alu|carry_temp[21]~17 {} Ula32:Alu|carry_temp[23]~18 {} Ula32:Alu|carry_temp[25]~19 {} Ula32:Alu|carry_temp[27]~20DUPLICATE {} Ula32:Alu|carry_temp[29]~21 {} Ula32:Alu|Mux1~1 {} AluResult[30] {} } { 0.000ns 0.238ns 0.897ns 0.323ns 0.293ns 0.222ns 0.238ns 0.218ns 0.572ns 0.216ns 0.216ns 0.216ns 0.235ns 0.225ns 0.228ns 0.546ns 1.068ns 1.770ns } { 0.000ns 0.053ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.002ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.416 ns" { clock Controle:Controle|ALUSrcB[2] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.416 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[2] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] {} } { 0.000ns 0.000ns 1.336ns 0.628ns 1.725ns 0.883ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.891 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[2]~5 Ula32:Alu|carry_temp[4]~8DUPLICATE Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20DUPLICATE Ula32:Alu|carry_temp[29]~21 Ula32:Alu|Mux1~1 AluResult[30] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.891 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] {} Ula32:Alu|Mux62~0 {} Ula32:Alu|carry_temp[2]~5 {} Ula32:Alu|carry_temp[4]~8DUPLICATE {} Ula32:Alu|carry_temp[7]~10 {} Ula32:Alu|carry_temp[9]~11 {} Ula32:Alu|carry_temp[11]~12 {} Ula32:Alu|carry_temp[13]~13 {} Ula32:Alu|carry_temp[15]~14 {} Ula32:Alu|carry_temp[17]~15 {} Ula32:Alu|carry_temp[19]~16 {} Ula32:Alu|carry_temp[21]~17 {} Ula32:Alu|carry_temp[23]~18 {} Ula32:Alu|carry_temp[25]~19 {} Ula32:Alu|carry_temp[27]~20DUPLICATE {} Ula32:Alu|carry_temp[29]~21 {} Ula32:Alu|Mux1~1 {} AluResult[30] {} } { 0.000ns 0.238ns 0.897ns 0.323ns 0.293ns 0.222ns 0.238ns 0.218ns 0.572ns 0.216ns 0.216ns 0.216ns 0.235ns 0.225ns 0.228ns 0.546ns 1.068ns 1.770ns } { 0.000ns 0.053ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.002ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:Controle\|MemADD\[0\] reset clock -2.435 ns register " "Info: th for register \"Controle:Controle\|MemADD\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is -2.435 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.827 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 21; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.618 ns) 2.827 ns Controle:Controle\|MemADD\[0\] 2 REG LCFF_X9_Y13_N1 42 " "Info: 2: + IC(1.355 ns) + CELL(0.618 ns) = 2.827 ns; Loc. = LCFF_X9_Y13_N1; Fanout = 42; REG Node = 'Controle:Controle\|MemADD\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { clock Controle:Controle|MemADD[0] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 52.07 % ) " "Info: Total cell delay = 1.472 ns ( 52.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.355 ns ( 47.93 % ) " "Info: Total interconnect delay = 1.355 ns ( 47.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { clock Controle:Controle|MemADD[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { clock {} clock~combout {} Controle:Controle|MemADD[0] {} } { 0.000ns 0.000ns 1.355ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.411 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 228 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 228; PIN Node = 'reset'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.140 ns) + CELL(0.397 ns) 5.411 ns Controle:Controle\|MemADD\[0\] 2 REG LCFF_X9_Y13_N1 42 " "Info: 2: + IC(4.140 ns) + CELL(0.397 ns) = 5.411 ns; Loc. = LCFF_X9_Y13_N1; Fanout = 42; REG Node = 'Controle:Controle\|MemADD\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.537 ns" { reset Controle:Controle|MemADD[0] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.271 ns ( 23.49 % ) " "Info: Total cell delay = 1.271 ns ( 23.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.140 ns ( 76.51 % ) " "Info: Total interconnect delay = 4.140 ns ( 76.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.411 ns" { reset Controle:Controle|MemADD[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "5.411 ns" { reset {} reset~combout {} Controle:Controle|MemADD[0] {} } { 0.000ns 0.000ns 4.140ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { clock Controle:Controle|MemADD[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { clock {} clock~combout {} Controle:Controle|MemADD[0] {} } { 0.000ns 0.000ns 1.355ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.411 ns" { reset Controle:Controle|MemADD[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "5.411 ns" { reset {} reset~combout {} Controle:Controle|MemADD[0] {} } { 0.000ns 0.000ns 4.140ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 203 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 26 15:38:03 2021 " "Info: Processing ended: Fri Mar 26 15:38:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
