
---------- Begin Simulation Statistics ----------
final_tick                               2564351735000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186828                       # Simulator instruction rate (inst/s)
host_mem_usage                                4534296                       # Number of bytes of host memory used
host_op_rate                                   340385                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6958.28                       # Real time elapsed on the host
host_tick_rate                              140774677                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2368493426                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.979549                       # Number of seconds simulated
sim_ticks                                979549284500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17643562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      35263825                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     17468711                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    235212942                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     65146353                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    125138242                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     59991889                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     252016790                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      10019001                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8236463                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       510963238                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      320010433                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     17468718                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         65048692                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     21105831                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    771970514                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    438832217                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1835802486                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.239041                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.091693                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1705904202     92.92%     92.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     45010246      2.45%     95.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     12714854      0.69%     96.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     27793116      1.51%     97.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      7327815      0.40%     97.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      9703165      0.53%     98.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5363617      0.29%     98.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7       879640      0.05%     98.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     21105831      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1835802486                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       388438                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       437417765                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            91658152                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       818557      0.19%      0.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    329029507     74.98%     75.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        13175      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     91658152     20.89%     96.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     17312826      3.95%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    438832217                       # Class of committed instruction
system.switch_cpus_1.commit.refs            108970978                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           438832217                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     7.836394                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.836394                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1664132362                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1449939203                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       79660951                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       152186926                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     17514805                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     45603519                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         179251705                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            20741745                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          35639504                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              320729                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         252016790                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       104250836                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1826109800                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2840681                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            994281384                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          143                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      35029610                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.128639                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    115473814                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     75165354                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.507520                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1959098569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.900696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.379006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1682584183     85.89%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11237306      0.57%     86.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       18337592      0.94%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       13431608      0.69%     88.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       20049535      1.02%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       24726973      1.26%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        7001978      0.36%     90.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       23334343      1.19%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      158395051      8.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1959098569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts     24462962                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      116284251                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.524458                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          298646703                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         35639504                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles    1022632313                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    228546260                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1531115                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     60671455                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1209429769                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    263007199                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     34935587                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1027464463                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      8690864                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    133030953                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     17514805                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    147762520                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     11501470                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      4032364                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43261                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        57072                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    136888105                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     43358629                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        57072                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     21556653                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2906309                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       991623325                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           907077744                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.663476                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       657918546                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.463008                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            914488684                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1328876783                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     749725504                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.127610                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.127610                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      7029737      0.66%      0.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    747159478     70.33%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        22453      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    269252189     25.34%     96.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38936196      3.66%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1062400053                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          30296520                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.028517                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      11657841     38.48%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     38.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     17871641     58.99%     97.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       767038      2.53%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1085666836                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4132912031                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    907077744                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1980076218                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1209429769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1062400053                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    770597535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     18716839                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   1058149006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1959098569                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.542290                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.453031                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1623444498     82.87%     82.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     96352591      4.92%     87.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     59145791      3.02%     90.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     47612375      2.43%     93.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     44239004      2.26%     95.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     34610730      1.77%     97.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     30517991      1.56%     98.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13603569      0.69%     99.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9572020      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1959098569                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.542290                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         104250889                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  55                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     21797362                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     22408457                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    228546260                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     60671455                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     582557964                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1959098569                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    1422861460                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    531324784                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    112757101                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      100350623                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    155785007                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     10051139                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3495487508                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1354028055                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1595829286                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       167848376                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     12424404                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     17514805                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    250523300                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1064504461                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1877920680                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       243857485                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         3025499386                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2546080951                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31212519                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       490903                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     57170039                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         490903                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     26354028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      4530922                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     48922433                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        4530922                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           17325173                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4080947                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13540412                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22203                       # Transaction distribution
system.membus.trans_dist::ReadExReq            295090                       # Transaction distribution
system.membus.trans_dist::ReadExResp           295090                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17325173                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     52884088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     52884088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               52884088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1388877440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1388877440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1388877440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17642466                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17642466    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17642466                       # Request fanout histogram
system.membus.reqLayer2.occupancy         56175955500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        96308064500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2564351735000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2564351735000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24978607                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10327089                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        24253213                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5254999                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5254998                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           978913                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          978913                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24978607                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     88382551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              88382557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2060244928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2060245184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8622784                       # Total snoops (count)
system.tol2bus.snoopTraffic                 261969920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39835303                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012323                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.110324                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39344400     98.77%     98.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 490903      1.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39835303                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        34818830500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41563776000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      3389115                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3389115                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      3389115                       # number of overall hits
system.l2.overall_hits::total                 3389115                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     22568403                       # number of demand (read+write) misses
system.l2.demand_misses::total               22568405                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     22568403                       # number of overall misses
system.l2.overall_misses::total              22568405                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       213500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 2123331795000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2123332008500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       213500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 2123331795000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2123332008500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     25957518                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25957520                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     25957518                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25957520                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.869436                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869436                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.869436                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869436                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst       106750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 94084.273265                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94084.274387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst       106750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 94084.273265                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94084.274387                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4093047                       # number of writebacks
system.l2.writebacks::total                   4093047                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     22568403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          22568405                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     22568403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22568405                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       193500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 1897647765000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1897647958500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       193500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 1897647765000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1897647958500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.869436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.869436                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.869436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.869436                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        96750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 84084.273265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84084.274387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        96750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 84084.273265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84084.274387                       # average overall mshr miss latency
system.l2.replacements                        4093049                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6233809                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6233809                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6233809                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6233809                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     18475476                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      18475476                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      1469495                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1469495                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data      3785504                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            3785504                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      5254999                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5254999                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.720362                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720362                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data      3785504                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       3785504                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data  62886532000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  62886532000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.720362                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.720362                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16612.459530                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16612.459530                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       671186                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                671186                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       307727                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              307727                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  29254992500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29254992500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       978913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            978913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.314356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.314356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 95068.006707                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95068.006707                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       307727                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         307727                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  26177722500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26177722500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.314356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 85068.006707                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85068.006707                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      2717929                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2717929                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     22260676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         22260678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       213500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 2094076802500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 2094077016000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     24978605                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24978607                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.891190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst       106750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 94070.674336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94070.675475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     22260676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     22260678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       193500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1871470042500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 1871470236000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.891190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        96750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 84070.674336                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84070.675475                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4053.562805                       # Cycle average of tags in use
system.l2.tags.total_refs                    12346163                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6237826                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.979241                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4053.562805                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.989639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989639                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 463594123                       # Number of tag accesses
system.l2.tags.data_accesses                463594123                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      4948142                       # number of demand (read+write) hits
system.l3.demand_hits::total                  4948142                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      4948142                       # number of overall hits
system.l3.overall_hits::total                 4948142                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     17620261                       # number of demand (read+write) misses
system.l3.demand_misses::total               17620263                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     17620261                       # number of overall misses
system.l3.overall_misses::total              17620263                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       181500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 1699984964500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1699985146000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       181500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 1699984964500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1699985146000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            2                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     22568403                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             22568405                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            2                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     22568403                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            22568405                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.780749                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.780749                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.780749                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.780749                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        90750                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 96478.988847                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 96478.988197                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        90750                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 96478.988847                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 96478.988197                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             4080947                       # number of writebacks
system.l3.writebacks::total                   4080947                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     17620261                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          17620263                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     17620261                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         17620263                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       161500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 1523782343522                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1523782505022                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       161500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 1523782343522                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1523782505022                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.780749                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.780749                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.780749                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.780749                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        80750                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 86478.988224                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 86478.987574                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        80750                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 86478.988224                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 86478.987574                       # average overall mshr miss latency
system.l3.replacements                       21710994                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      4093047                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          4093047                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      4093047                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      4093047                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks       441055                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total        441055                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data      3763300                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              3763300                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data        22203                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total              22203                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data      3785503                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          3785503                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.005865                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.005865                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data        22203                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total         22203                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    419452000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total    419452000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.005865                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.005865                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18891.681304                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18891.681304                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        12637                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 12637                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       295090                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              295090                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  24172090500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   24172090500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       307727                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            307727                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.958934                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.958934                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81914.299027                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 81914.299027                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       295090                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         295090                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  21221190500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  21221190500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.958934                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.958934                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71914.299027                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71914.299027                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      4935505                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            4935505                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data     17325171                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total         17325173                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       181500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 1675812874000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 1675813055500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     22260676                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       22260678                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.778286                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.778286                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        90750                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 96727.061107                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 96727.060417                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data     17325171                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total     17325173                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       161500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1502561153022                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 1502561314522                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.778286                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.778286                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        80750                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 86727.060473                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 86727.059783                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l3.tags.total_refs                    48477557                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  21715090                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.232436                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     274.805490                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data     0.778484                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.000173                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  3820.415852                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.067091                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000190                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.932719                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1830                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         2071                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 804469922                       # Number of tag accesses
system.l3.tags.data_accesses                804469922                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          22260678                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      8173994                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        36105525                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         3785503                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        3785503                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           307727                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          307727                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      22260678                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     75276341                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1706332928                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        21710994                       # Total snoops (count)
system.tol3bus.snoopTraffic                 261180608                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         48064902                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.094267                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.292199                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               43533980     90.57%     90.57% # Request fanout histogram
system.tol3bus.snoop_fanout::1                4530922      9.43%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           48064902                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        28554263500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       35745359000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   1127696704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1127696832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    261180608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       261180608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     17620261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17620263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4080947                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4080947                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst          131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1151240394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1151240524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst          131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      266633453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            266633453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      266633453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst          131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1151240394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1417873977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4080947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  17617371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000649243250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       249567                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       249567                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            36717650                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3838391                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17620263                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4080947                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17620263                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4080947                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2890                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1101583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1103970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1097596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1111421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1111743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1111119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1103661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1092839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1102473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1106087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1106121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1100436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1091846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1090461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1097749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1088268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            259023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            254493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            259294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            261575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            252013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            251608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            253111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            251420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            251598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            255604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           254879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           254466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           256606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           254413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           257618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           253197                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 462911271750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                88086865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            793237015500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26275.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45025.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6329757                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  621299                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 35.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                15.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17620263                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4080947                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7312606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6727339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3144524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  432904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 181236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 239353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 252997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 257083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 259390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 260346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 259951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 258879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 256607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 256077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 259304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 264274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 253041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 251051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 249981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     14747234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     94.166171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.755660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   112.360312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11911784     80.77%     80.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2328780     15.79%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       194127      1.32%     97.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56524      0.38%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        44318      0.30%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37245      0.25%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        31661      0.21%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26547      0.18%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       116248      0.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     14747234                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       249567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      70.591581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.158658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         209054     83.77%     83.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        21004      8.42%     92.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         4418      1.77%     93.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         2956      1.18%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         2384      0.96%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         2033      0.81%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         1513      0.61%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         1247      0.50%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         1072      0.43%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          855      0.34%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          734      0.29%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          490      0.20%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          429      0.17%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          365      0.15%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          256      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023          206      0.08%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          172      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151          117      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           86      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           54      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           36      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           32      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471           13      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        249567                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       249567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.351994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.330739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.867478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           209877     84.10%     84.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6256      2.51%     86.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20923      8.38%     94.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10547      4.23%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1760      0.71%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              182      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        249567                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1127511872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  184960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               261178752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1127696832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            261180608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1151.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       266.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1151.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    266.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  979564699000                       # Total gap between requests
system.mem_ctrls.avgGap                      45138.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   1127511744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    261178752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 130.672342908541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1151051572.229493141174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 266631558.138818681240                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     17620261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4080947                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        78750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 793236936750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24068328964500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     39375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     45018.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5897731.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    32.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          52668645540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          27994045200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         62713768740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10640348820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77324785200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     424518056970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18658034880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       674517685350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        688.600049                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44767932750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32709300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 902072051750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          52626612360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          27971707830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         63074274480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10662043140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77324785200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     424515022290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18660590400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       674835035700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        688.924025                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44810627250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32709300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 902029357250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298625098                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    104250832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1464911036                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298625098                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035106                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    104250832                       # number of overall hits
system.cpu.icache.overall_hits::total      1464911036                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1081                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1085                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1081                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::total          1085                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       346000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       346000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       346000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       346000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035106                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    104250836                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1464912121                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035106                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    104250836                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1464912121                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        86500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   318.894009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        86500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   318.894009                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          571                       # number of writebacks
system.cpu.icache.writebacks::total               571                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       216500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       216500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       216500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       216500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst       108250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       108250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst       108250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       108250                       # average overall mshr miss latency
system.cpu.icache.replacements                    571                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298625098                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    104250832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1464911036                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1081                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1085                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       346000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       346000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035106                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    104250836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1464912121                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        86500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   318.894009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       216500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       216500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst       108250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       108250                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.996035                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1464912119                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1083                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1352642.769160                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.232063                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.763972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998500                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.001492                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       11719298051                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      11719298051                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    317873775                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15594026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    110410429                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        443878230                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    317873775                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15594026                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    110410429                       # number of overall hits
system.cpu.dcache.overall_hits::total       443878230                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     65295422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6138126                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     71115485                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      142549033                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     65295422                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6138126                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     71115485                       # number of overall misses
system.cpu.dcache.overall_misses::total     142549033                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 436917176000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 5120385228891                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5557302404891                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 436917176000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 5120385228891                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5557302404891                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169197                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732152                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    181525914                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    586427263                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169197                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732152                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    181525914                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    586427263                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170409                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.282444                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.391765                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243081                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170409                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.282444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.391765                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243081                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 71180.874423                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 72000.988658                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38985.198903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 71180.874423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 72000.988658                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38985.198903                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    503859711                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1393326                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          12144043                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           12134                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.490277                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   114.828251                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     19926110                       # number of writebacks
system.cpu.dcache.writebacks::total          19926110                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     39904502                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     39904502                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     39904502                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     39904502                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6138126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     31210983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     37349109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6138126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     31210983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     37349109                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 430779050000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 2317048226891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2747827276891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 430779050000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 2317048226891                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2747827276891                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.282444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.171937                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063689                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.282444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.171937                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063689                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70180.874423                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74238.232961                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73571.427819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70180.874423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74238.232961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73571.427819                       # average overall mshr miss latency
system.cpu.dcache.replacements               85901362                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231979945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13404161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99331515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       344715621                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52843192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4897972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     64881573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     122622737                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 405085624500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 4959333560500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5364419185000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    164213088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    467338358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.267618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.395106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.262385                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82704.765258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 76436.703538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43747.345038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     39900361                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     39900361                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4897972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     24981212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     29879184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 400187652500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 2162264645000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2562452297500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.267618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.152127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063935                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81704.765258                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 86555.634090                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85760.451072                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85893830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2189865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     11078914                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99162609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12452230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1240154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      6233912                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     19926296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  31831551500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 161051668391                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 192883219891                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346060                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430019                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     17312826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119088905                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.126616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.361559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.360075                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.167323                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 25667.418321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 25834.767701                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9679.833116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4141                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4141                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1240154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      6229771                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7469925                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  30591397500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 154783581891                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 185374979391                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.361559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.359836                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 24667.418321                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 24845.789980                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24816.176788                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.997113                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           548528801                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          85901874                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.385528                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   213.691358                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   102.730533                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   195.575222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.417366                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.200646                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.381983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2431610926                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2431610926                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2564351735000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247845500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1494103889500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
