# Half_Adder
Design of Half Adder using verilog in Vivado
