// Seed: 4068953718
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    output wire id_0,
    input  wire id_1,
    input  wire id_2,
    output wire id_3,
    input  tri0 id_4,
    input  wor  id_5,
    input  tri0 id_6
);
  module_0();
  assign id_0 = id_2 & id_1;
  id_8(
      ~^id_4, 1, 1'b0, id_3, 1, 1, (1), id_6, 1, id_0, 1, id_5
  );
  tri0 id_9 = id_2;
endmodule
