

================================================================
== Vivado HLS Report for 'cordiccart2pol'
================================================================
* Date:           Wed Oct 19 19:43:00 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cordic
* Solution:       ternary
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   34|   34|   35|   35|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    448|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      13|      4|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|      95|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     108|    506|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |          Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |angles_V_U  |cordiccart2pol_angles_V  |        0|  13|   4|    16|   13|     1|          208|
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                         |        0|  13|   4|    16|   13|     1|          208|
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_257_p2           |     +    |      0|  0|   5|           5|           1|
    |p_Val2_13_fu_448_p2     |     +    |      0|  0|   3|          16|          16|
    |p_Val2_16_fu_539_p2     |     +    |      0|  0|   3|          16|          16|
    |p_Val2_25_fu_475_p2     |     +    |      0|  0|  16|          16|          16|
    |p_Val2_29_fu_304_p2     |     +    |      0|  0|  16|          16|          16|
    |p_Val2_33_fu_330_p2     |     +    |      0|  0|  16|          16|          16|
    |p_Val2_7_fu_364_p2      |     +    |      0|  0|   3|          16|          16|
    |r_V                     |     +    |      0|  0|   3|          16|          16|
    |tmp2_fu_438_p2          |     +    |      0|  0|  12|          12|          12|
    |tmp3_fu_529_p2          |     +    |      0|  0|   9|           9|           9|
    |p_Val2_15_fu_496_p2     |     -    |      0|  0|   3|          16|          16|
    |p_Val2_18_fu_559_p2     |     -    |      0|  0|   3|          16|          16|
    |p_Val2_1_fu_180_p2      |     -    |      0|  0|  16|           1|          16|
    |p_Val2_22_fu_458_p2     |     -    |      0|  0|  14|           1|          14|
    |p_Val2_27_fu_290_p2     |     -    |      0|  0|  16|           1|          16|
    |p_Val2_31_fu_316_p2     |     -    |      0|  0|  16|           1|          16|
    |p_Val2_3_fu_194_p2      |     -    |      0|  0|  16|           1|          16|
    |p_Val2_9_fu_384_p2      |     -    |      0|  0|   3|          16|          16|
    |p_Val2_s_4_fu_404_p2    |     -    |      0|  0|   3|          16|          16|
    |p_Val2_23_fu_464_p3     |  Select  |      0|  0|  14|           1|          14|
    |p_Val2_2_fu_200_p3      |  Select  |      0|  0|  16|           1|          16|
    |p_Val2_4_fu_214_p3      |  Select  |      0|  0|  15|           1|          14|
    |p_Val2_s_fu_186_p3      |  Select  |      0|  0|  16|           1|          16|
    |r_V_3_fu_296_p3         |  Select  |      0|  0|  16|           1|          16|
    |r_V_4_fu_322_p3         |  Select  |      0|  0|  16|           1|          16|
    |storemerge_fu_222_p3    |  Select  |      0|  0|  15|           1|          15|
    |x_V_buf_1_ph_fu_235_p3  |  Select  |      0|  0|  16|           1|          16|
    |y_V_buf_1_ph_fu_243_p3  |  Select  |      0|  0|  16|           1|          16|
    |p_Val2_26_fu_284_p2     |   ashr   |      0|  0|  37|          16|          16|
    |p_Val2_30_fu_310_p2     |   ashr   |      0|  0|  37|          16|          16|
    |exitcond_fu_251_p2      |   icmp   |      0|  0|   3|           5|           6|
    |tmp_13_fu_263_p2        |   icmp   |      0|  0|   6|          16|           1|
    |tmp_1_fu_174_p2         |   icmp   |      0|  0|   6|          16|           1|
    |tmp_s_fu_208_p2         |   icmp   |      0|  0|   6|          16|           1|
    |tmp_15_fu_278_p2        |   lshr   |      0|  0|  37|          16|          16|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 448|         317|         472|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   1|          5|    1|          5|
    |p_Val2_11_reg_136  |  16|          2|   16|         32|
    |p_Val2_12_reg_146  |  16|          2|   16|         32|
    |p_s_reg_155        |   5|          2|    5|         10|
    |theta_V_o          |  16|          3|   16|         48|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  54|         14|   54|        127|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   4|   0|    4|          0|
    |i_V_reg_599        |   5|   0|    5|          0|
    |p_Val2_11_reg_136  |  16|   0|   16|          0|
    |p_Val2_12_reg_146  |  16|   0|   16|          0|
    |p_Val2_13_reg_624  |  16|   0|   16|          0|
    |p_Val2_29_reg_614  |  16|   0|   16|          0|
    |p_Val2_33_reg_619  |  16|   0|   16|          0|
    |p_s_reg_155        |   5|   0|    5|          0|
    |tmp_13_reg_604     |   1|   0|    1|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  95|   0|   95|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_start          |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_done           | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_idle           | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_ready          | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|x_V               |  in |   16|   ap_none  |       x_V      |    scalar    |
|y_V               |  in |   16|   ap_none  |       y_V      |    scalar    |
|r_V               | out |   16|   ap_vld   |       r_V      |    pointer   |
|r_V_ap_vld        | out |    1|   ap_vld   |       r_V      |    pointer   |
|theta_V_i         |  in |   16|   ap_ovld  |     theta_V    |    pointer   |
|theta_V_o         | out |   16|   ap_ovld  |     theta_V    |    pointer   |
|theta_V_o_ap_vld  | out |    1|   ap_ovld  |     theta_V    |    pointer   |
+------------------+-----+-----+------------+----------------+--------------+

