<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2017.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info=""/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value=""/>
      <Properties Property="PROBES.FILE" value=""/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="hw_ila_1" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="lab4_i/my_dma_0/inst/hw_active" gui_info="Trigger Setup=0"/>
    <Object name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/init_txn_pulse" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe18[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b1"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/hw_active"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe19[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/hw_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe5[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[31]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[30]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[29]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[28]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[27]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[26]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[25]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[24]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[23]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[22]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[21]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[20]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[19]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[18]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[17]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[16]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[15]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[14]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[13]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[12]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[11]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[10]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[6]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe6[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[31]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[30]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[29]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[28]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[27]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[26]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[25]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[24]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[23]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[22]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[21]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[20]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[19]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[18]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[17]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[16]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[15]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[14]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[13]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[12]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[11]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[10]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[6]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe21[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_BVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe9[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[31]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[30]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[29]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[28]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[27]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[26]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[25]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[24]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[23]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[22]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[21]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[20]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[19]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[18]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[17]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[16]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[15]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[14]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[13]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[12]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[11]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[10]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[6]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe16[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/axi_bready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe7[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[31]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[30]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[29]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[28]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[27]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[26]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[25]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[24]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[23]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[22]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[21]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[20]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[19]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[18]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[17]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[16]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[15]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[14]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[13]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[12]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[11]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[10]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[6]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe4[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_addr[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_addr[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_addr[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[31]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[30]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[29]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[28]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[27]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[26]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[25]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[24]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[23]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[22]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[21]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[20]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[19]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[18]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[17]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[16]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[15]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[14]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[13]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[12]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[11]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[10]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[6]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe17[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_en"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[31]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[30]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[29]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[28]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[27]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[26]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[25]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[24]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[23]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[22]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[21]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[20]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[19]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[18]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[17]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[16]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[15]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[14]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[13]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[12]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[11]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[10]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[6]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe11[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[31]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[30]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[29]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[28]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[27]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[26]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[25]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[24]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[23]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[22]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[21]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[20]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[19]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[18]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[17]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[16]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[15]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[14]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[13]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[12]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[11]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[10]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[6]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/dst_addr_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b1"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/init_txn_pulse"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq26&apos;hXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq26&apos;hXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe2[25:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq26&apos;hXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[31]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[30]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[29]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[28]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[27]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[26]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[25]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[24]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[23]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[22]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[21]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[20]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[19]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[18]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[17]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[16]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[15]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[14]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[13]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[12]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[11]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[10]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[6]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe12[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[31]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[30]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[29]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[28]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[27]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[26]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[25]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[24]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[23]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[22]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[21]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[20]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[19]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[18]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[17]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[16]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[15]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[14]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[13]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[12]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[11]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[10]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[6]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe10[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/mst_exec_state[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/mst_exec_state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe15[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[31]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[30]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[29]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[28]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[27]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[26]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[25]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[24]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[23]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[22]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[21]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[20]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[19]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[18]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[17]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[16]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[15]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[14]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[13]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[12]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[11]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[10]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[6]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq33&apos;hX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq33&apos;hX_XXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe7[32:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq33&apos;hX_XXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[32]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[31]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[30]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[29]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[28]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[27]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[26]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[25]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[24]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[23]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[22]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[21]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[20]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[19]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[18]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[17]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[16]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[15]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[14]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[13]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[12]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[11]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[10]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[6]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe22[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/reads_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/rnext"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe14[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[31]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[30]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[29]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[28]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[27]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[26]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[25]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[24]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[23]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[22]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[21]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[20]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[19]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[18]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[17]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[16]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[15]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[14]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[13]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[12]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[11]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[10]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[6]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/src_addr_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/wnext"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe13[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[31]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[30]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[29]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[28]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[27]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[26]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[25]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[24]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[23]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[22]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[21]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[20]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[19]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[18]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[17]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[16]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[15]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[14]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[13]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[12]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[11]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[10]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[6]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq33&apos;hX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq33&apos;hX_XXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe3[32:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq33&apos;hX_XXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[32]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[31]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[30]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[29]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[28]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[27]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[26]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[25]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[24]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[23]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[22]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[21]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[20]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[19]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[18]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[17]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[16]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[15]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[14]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[13]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[12]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[11]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[10]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[9]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[8]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[7]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[6]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[5]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[4]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[3]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[2]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[1]"/>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe23[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/writes_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe0[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_M_AXI_ARLEN[7]"/>
        <net name="u_ila_0_M_AXI_ARLEN[6]"/>
        <net name="u_ila_0_M_AXI_ARLEN[5]"/>
        <net name="u_ila_0_M_AXI_ARLEN[4]"/>
        <net name="u_ila_0_M_AXI_ARLEN[3]"/>
        <net name="u_ila_0_M_AXI_ARLEN[2]"/>
        <net name="u_ila_0_M_AXI_ARLEN[1]"/>
        <net name="u_ila_0_M_AXI_ARLEN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe8[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_M_AXI_AWLEN[7]"/>
        <net name="u_ila_0_M_AXI_AWLEN[6]"/>
        <net name="u_ila_0_M_AXI_AWLEN[5]"/>
        <net name="u_ila_0_M_AXI_AWLEN[4]"/>
        <net name="u_ila_0_M_AXI_AWLEN[3]"/>
        <net name="u_ila_0_M_AXI_AWLEN[2]"/>
        <net name="u_ila_0_M_AXI_AWLEN[1]"/>
        <net name="u_ila_0_M_AXI_AWLEN[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
