unisim,vhdl=pass,verilog=pass,shared_lib=0
secureip,vhdl=pass,verilog=pass,shared_lib=0
