#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 29 20:21:43 2019
# Process ID: 136
# Current directory: D:/ece524/lab7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5852 D:\ece524\lab7\lab7.xpr
# Log file: D:/ece524/lab7/vivado.log
# Journal file: D:/ece524/lab7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ece524/lab7/lab7.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {21} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/tume1/Downloads/coefficients_rom.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/ece524/lab7/lab7.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/ece524/lab7/lab7.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 2 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/ece524/lab7/lab7.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/ece524/lab7/lab7.ip_user_files/sim_scripts -ip_user_files_dir D:/ece524/lab7/lab7.ip_user_files -ipstatic_source_dir D:/ece524/lab7/lab7.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ece524/lab7/lab7.cache/compile_simlib/modelsim} {questa=D:/ece524/lab7/lab7.cache/compile_simlib/questa} {riviera=D:/ece524/lab7/lab7.cache/compile_simlib/riviera} {activehdl=D:/ece524/lab7/lab7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source parallel.tcl
close_sim
update_compile_order -fileset sources_1
file mkdir D:/ece524/lab7/lab7.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ece524/lab7/lab7.srcs/sim_1/new/general_tb.vhd w ]
add_files -fileset sim_1 D:/ece524/lab7/lab7.srcs/sim_1/new/general_tb.vhd
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_compiler_0 -dir d:/ece524/lab7/lab7.srcs/sources_1/ip
set_property -dict [list CONFIG.PartsPresent {Phase_Generator_and_SIN_COS_LUT} CONFIG.DDS_Clock_Rate {5} CONFIG.Channels {3} CONFIG.Mode_of_Operation {Standard} CONFIG.Output_Selection {Sine} CONFIG.DSP48_Use {Minimal} CONFIG.Has_Phase_Out {false} CONFIG.Parameter_Entry {Hardware_Parameters} CONFIG.Frequency_Resolution {185185} CONFIG.Noise_Shaping {None} CONFIG.Phase_Width {16} CONFIG.Output_Width {3} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.M_PHASE_Has_TUSER {Not_Required} CONFIG.Latency {3} CONFIG.Output_Frequency1 {0} CONFIG.PINC1 {0}] [get_ips dds_compiler_0]
generate_target {instantiation_template} [get_files d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
generate_target all [get_files  d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_0] }
export_ip_user_files -of_objects [get_files d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
launch_runs -jobs 2 dds_compiler_0_synth_1
export_simulation -of_objects [get_files d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory D:/ece524/lab7/lab7.ip_user_files/sim_scripts -ip_user_files_dir D:/ece524/lab7/lab7.ip_user_files -ipstatic_source_dir D:/ece524/lab7/lab7.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ece524/lab7/lab7.cache/compile_simlib/modelsim} {questa=D:/ece524/lab7/lab7.cache/compile_simlib/questa} {riviera=D:/ece524/lab7/lab7.cache/compile_simlib/riviera} {activehdl=D:/ece524/lab7/lab7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dds_compiler_0 d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci
file delete -force d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_compiler_0 -dir d:/ece524/lab7/lab7.srcs/sources_1/ip
set_property -dict [list CONFIG.DDS_Clock_Rate {5} CONFIG.Channels {2} CONFIG.Parameter_Entry {System_Parameters} CONFIG.Output_Selection {Sine} CONFIG.Has_Phase_Out {false} CONFIG.Output_Frequency1 {0.5} CONFIG.Output_Frequency2 {1.6} CONFIG.Frequency_Resolution {0.4} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {23} CONFIG.Output_Width {8} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.M_PHASE_Has_TUSER {Not_Required} CONFIG.Latency {3} CONFIG.PINC1 {110011001100110011001} CONFIG.PINC2 {10100011110101110000101}] [get_ips dds_compiler_0]
generate_target {instantiation_template} [get_files d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_0] }
export_ip_user_files -of_objects [get_files d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
launch_runs -jobs 2 dds_compiler_0_synth_1
export_simulation -of_objects [get_files d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory D:/ece524/lab7/lab7.ip_user_files/sim_scripts -ip_user_files_dir D:/ece524/lab7/lab7.ip_user_files -ipstatic_source_dir D:/ece524/lab7/lab7.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ece524/lab7/lab7.cache/compile_simlib/modelsim} {questa=D:/ece524/lab7/lab7.cache/compile_simlib/questa} {riviera=D:/ece524/lab7/lab7.cache/compile_simlib/riviera} {activehdl=D:/ece524/lab7/lab7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Channels {1} CONFIG.Frequency_Resolution {0.4} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {24} CONFIG.Output_Width {8} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.M_PHASE_Has_TUSER {Not_Required} CONFIG.Output_Frequency1 {0.5} CONFIG.PINC1 {110011001100110011001} CONFIG.Output_Frequency2 {0} CONFIG.PINC2 {0}] [get_ips dds_compiler_0]
generate_target all [get_files  d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_0] }
export_ip_user_files -of_objects [get_files d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -sync -force -quiet
reset_run dds_compiler_0_synth_1
launch_runs -jobs 2 dds_compiler_0_synth_1
export_simulation -of_objects [get_files d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory D:/ece524/lab7/lab7.ip_user_files/sim_scripts -ip_user_files_dir D:/ece524/lab7/lab7.ip_user_files -ipstatic_source_dir D:/ece524/lab7/lab7.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ece524/lab7/lab7.cache/compile_simlib/modelsim} {questa=D:/ece524/lab7/lab7.cache/compile_simlib/questa} {riviera=D:/ece524/lab7/lab7.cache/compile_simlib/riviera} {activehdl=D:/ece524/lab7/lab7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_compiler_1 -dir d:/ece524/lab7/lab7.srcs/sources_1/ip
set_property -dict [list CONFIG.DDS_Clock_Rate {5} CONFIG.Output_Selection {Sine} CONFIG.Has_Phase_Out {false} CONFIG.Output_Frequency1 {1.6} CONFIG.Frequency_Resolution {0.4} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {24} CONFIG.Output_Width {8} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.PINC1 {10100011110101110000101}] [get_ips dds_compiler_1]
generate_target {instantiation_template} [get_files d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_1] }
export_ip_user_files -of_objects [get_files d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
launch_runs -jobs 2 dds_compiler_1_synth_1
export_simulation -of_objects [get_files d:/ece524/lab7/lab7.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci] -directory D:/ece524/lab7/lab7.ip_user_files/sim_scripts -ip_user_files_dir D:/ece524/lab7/lab7.ip_user_files -ipstatic_source_dir D:/ece524/lab7/lab7.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ece524/lab7/lab7.cache/compile_simlib/modelsim} {questa=D:/ece524/lab7/lab7.cache/compile_simlib/questa} {riviera=D:/ece524/lab7/lab7.cache/compile_simlib/riviera} {activehdl=D:/ece524/lab7/lab7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
source general_tb.tcl
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/ece524/lab7/lab7.srcs/sim_1/new/general_tb.vhd]
launch_simulation
source parallel.tcl
relaunch_sim
current_sim simulation_2
close_sim
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/ece524/lab7/lab7.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/ece524/lab7/lab7.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 2 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/ece524/lab7/lab7.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/ece524/lab7/lab7.ip_user_files/sim_scripts -ip_user_files_dir D:/ece524/lab7/lab7.ip_user_files -ipstatic_source_dir D:/ece524/lab7/lab7.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ece524/lab7/lab7.cache/compile_simlib/modelsim} {questa=D:/ece524/lab7/lab7.cache/compile_simlib/questa} {riviera=D:/ece524/lab7/lab7.cache/compile_simlib/riviera} {activehdl=D:/ece524/lab7/lab7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
export_ip_user_files -of_objects  [get_files D:/ece524/lab7/lab7.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -reset -force -quiet
remove_files  -fileset fir_compiler_0 D:/ece524/lab7/lab7.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci
file delete -force D:/ece524/lab7/lab7.srcs/sources_1/ip/fir_compiler_0
relaunch_sim
set_property -dict [list CONFIG.Coe_File {C:/Users/tume1/Downloads/coefficients_rom.coe}] [get_ips blk_mem_gen_0]
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
launch_simulation
launch_simulation
source parallel.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/parallel/temp_mem}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/parallel/x}} {{/parallel/data_out}} {{/parallel/clk}} {{/parallel/ena}} {{/parallel/addra}} {{/parallel/douta}} {{/parallel/sin}} {{/parallel/y}} {{/parallel/temp_mem}} {{/parallel/temp_mem1}} {{/parallel/ADDR}} {{/parallel/WIDTH}} {{/parallel/clock_period}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/parallel/data_out}} 
relaunch_sim
close_sim
