// Seed: 107196426
module module_0;
  assign id_1 = 1;
  wire id_2;
  wire id_3, id_4;
endmodule
module module_1;
  module_0 modCall_1 ();
  supply1 id_1 = id_1.id_1 + -1, id_2;
endmodule
module module_2 (
    output wand id_0,
    input  wand id_1,
    input  tri  id_2,
    input  tri0 id_3,
    input  wire id_4
);
  wire id_6;
  assign id_0 = -1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input wand id_0,
    output logic id_1,
    input logic id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wire id_6,
    input uwire id_7,
    output tri0 id_8,
    input wor id_9,
    input supply1 id_10,
    output wire id_11
);
  assign id_1 = id_2;
  wor id_13;
  supply0 id_14;
  assign id_13 = id_6;
  module_0 modCall_1 ();
  assign id_8 = id_0 !=? id_14;
  always_latch id_1 <= -1;
endmodule
