<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="mcml" xd:componentRef="mcml" xd:initiationInterval="x" xd:clockPeriod="3.000000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="kernel_info_p-&gt;num_photons" xd:originalName="kernel_info_p" xd:direction="in" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x10" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;num_photons" xd:originalName="kernel_info_p" xd:direction="out" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x18" xd:statusOffset="0x1C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;dz" xd:originalName="kernel_info_p" xd:direction="in" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x20" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;dz" xd:originalName="kernel_info_p" xd:direction="out" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x28" xd:statusOffset="0x2C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;dr" xd:originalName="kernel_info_p" xd:direction="in" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x30" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;dr" xd:originalName="kernel_info_p" xd:direction="out" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x38" xd:statusOffset="0x3C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;da" xd:originalName="kernel_info_p" xd:direction="in" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x40" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;da" xd:originalName="kernel_info_p" xd:direction="out" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x48" xd:statusOffset="0x4C" xd:handshakeRef="ap_vld" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;nz" xd:originalName="kernel_info_p" xd:direction="in" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x50" xd:handshakeRef="ap_none" xd:dataWidth="16"/>
  <xd:arg xd:name="kernel_info_p-&gt;nz" xd:originalName="kernel_info_p" xd:direction="out" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x58" xd:statusOffset="0x5C" xd:handshakeRef="ap_vld" xd:dataWidth="16"/>
  <xd:arg xd:name="kernel_info_p-&gt;nr" xd:originalName="kernel_info_p" xd:direction="in" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x60" xd:handshakeRef="ap_none" xd:dataWidth="16"/>
  <xd:arg xd:name="kernel_info_p-&gt;nr" xd:originalName="kernel_info_p" xd:direction="out" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x68" xd:statusOffset="0x6C" xd:handshakeRef="ap_vld" xd:dataWidth="16"/>
  <xd:arg xd:name="kernel_info_p-&gt;na" xd:originalName="kernel_info_p" xd:direction="in" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x70" xd:handshakeRef="ap_none" xd:dataWidth="16"/>
  <xd:arg xd:name="kernel_info_p-&gt;na" xd:originalName="kernel_info_p" xd:direction="out" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x78" xd:statusOffset="0x7C" xd:handshakeRef="ap_vld" xd:dataWidth="16"/>
  <xd:arg xd:name="kernel_info_p-&gt;num_layers" xd:originalName="kernel_info_p" xd:direction="in" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x80" xd:handshakeRef="ap_none" xd:dataWidth="16"/>
  <xd:arg xd:name="kernel_info_p-&gt;num_layers" xd:originalName="kernel_info_p" xd:direction="out" xd:interfaceRef="s_axi_CTRL_REG" xd:busTypeRef="axilite" xd:offset="0x88" xd:statusOffset="0x8C" xd:handshakeRef="ap_vld" xd:dataWidth="16"/>
  <xd:arg xd:name="kernel_info_p-&gt;layerspecs[].z0" xd:originalName="kernel_info_p" xd:direction="inout" xd:interfaceRef="kernel_info_p_layerspecs_z0_PORTA" xd:busTypeRef="bram" xd:arraySize="10" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;layerspecs[].z1" xd:originalName="kernel_info_p" xd:direction="inout" xd:interfaceRef="kernel_info_p_layerspecs_z1_PORTA" xd:busTypeRef="bram" xd:arraySize="10" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;layerspecs[].n" xd:originalName="kernel_info_p" xd:direction="inout" xd:interfaceRef="kernel_info_p_layerspecs_n_PORTA" xd:busTypeRef="bram" xd:arraySize="10" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;layerspecs[].mua" xd:originalName="kernel_info_p" xd:direction="inout" xd:interfaceRef="kernel_info_p_layerspecs_mua_PORTA" xd:busTypeRef="bram" xd:arraySize="10" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;layerspecs[].mus" xd:originalName="kernel_info_p" xd:direction="inout" xd:interfaceRef="kernel_info_p_layerspecs_mus_PORTA" xd:busTypeRef="bram" xd:arraySize="10" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;layerspecs[].g" xd:originalName="kernel_info_p" xd:direction="inout" xd:interfaceRef="kernel_info_p_layerspecs_g_PORTA" xd:busTypeRef="bram" xd:arraySize="10" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;layerspecs[].cos_crit0" xd:originalName="kernel_info_p" xd:direction="inout" xd:interfaceRef="kernel_info_p_layerspecs_cos_crit0_PORTA" xd:busTypeRef="bram" xd:arraySize="10" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;layerspecs[].cos_crit1" xd:originalName="kernel_info_p" xd:direction="inout" xd:interfaceRef="kernel_info_p_layerspecs_cos_crit1_PORTA" xd:busTypeRef="bram" xd:arraySize="10" xd:dataWidth="32"/>
  <xd:arg xd:name="kernel_info_p-&gt;Rd_ra[][]" xd:originalName="kernel_info_p" xd:direction="inout" xd:interfaceRef="m_axi_kernel_info_p_Rd_ra" xd:busTypeRef="aximm" xd:arraySize="50" xd:dataWidth="32" xd:bufferDirection="inout"/>
  <xd:arg xd:name="kernel_info_p-&gt;A_rz[][]" xd:originalName="kernel_info_p" xd:direction="inout" xd:interfaceRef="m_axi_kernel_info_p_A_rz" xd:busTypeRef="aximm" xd:arraySize="10000" xd:dataWidth="32" xd:bufferDirection="inout"/>
  <xd:arg xd:name="kernel_info_p-&gt;Tt_ra[][]" xd:originalName="kernel_info_p" xd:direction="inout" xd:interfaceRef="m_axi_kernel_info_p_Tt_ra" xd:busTypeRef="aximm" xd:arraySize="50" xd:dataWidth="32" xd:bufferDirection="inout"/>
  <xd:latencyEstimates xd:best-case="undef" xd:worst-case="undef" xd:average-case="undef"/>
  <xd:resourceEstimates xd:LUT="88191" xd:FF="78370" xd:BRAM="75" xd:DSP="277"/>
</xd:acceleratorMap>
