-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_15_0_4_0_0_relu_config8_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (14 downto 0) );
end;


architecture behav of myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_15_0_4_0_0_relu_config8_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal trunc_ln46_fu_164_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_176_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_168_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_fu_192_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_1_fu_214_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_226_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_1_fu_236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_1_fu_218_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_1_fu_208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_1_fu_242_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_2_fu_264_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_fu_276_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_2_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_2_fu_268_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_2_fu_258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_2_fu_292_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_3_fu_314_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_326_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_3_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_3_fu_318_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_3_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_3_fu_342_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_4_fu_364_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_fu_376_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_4_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_4_fu_368_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_4_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_4_fu_392_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_5_fu_414_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_4_fu_426_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_5_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_5_fu_418_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_5_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_5_fu_442_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_6_fu_464_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_476_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_6_fu_486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_6_fu_468_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_6_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_6_fu_492_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_7_fu_514_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_fu_526_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_7_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_7_fu_518_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_7_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_7_fu_542_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_8_fu_564_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_7_fu_576_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_8_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_8_fu_568_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_8_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_8_fu_592_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_9_fu_614_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_fu_626_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_9_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_9_fu_618_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_9_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_9_fu_642_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_10_fu_664_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_9_fu_676_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_10_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_s_fu_668_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_10_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_10_fu_692_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_11_fu_714_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_fu_726_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_11_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_10_fu_718_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_11_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_11_fu_742_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_12_fu_764_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_11_fu_776_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_12_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_11_fu_768_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_12_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_12_fu_792_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_13_fu_814_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_12_fu_826_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_13_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_12_fu_818_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_13_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_13_fu_842_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_14_fu_864_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_fu_876_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_14_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_13_fu_868_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_14_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_14_fu_892_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_15_fu_914_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_14_fu_926_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_15_fu_936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_14_fu_918_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_15_fu_908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_15_fu_942_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_fu_200_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_1_fu_250_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_2_fu_300_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_3_fu_350_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_4_fu_400_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_5_fu_450_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_6_fu_500_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_7_fu_550_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_8_fu_600_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_9_fu_650_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_10_fu_700_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_11_fu_750_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_12_fu_800_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_13_fu_850_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_14_fu_900_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_15_fu_950_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= select_ln45_fu_200_p3;
    ap_return_1 <= select_ln45_1_fu_250_p3;
    ap_return_10 <= select_ln45_10_fu_700_p3;
    ap_return_11 <= select_ln45_11_fu_750_p3;
    ap_return_12 <= select_ln45_12_fu_800_p3;
    ap_return_13 <= select_ln45_13_fu_850_p3;
    ap_return_14 <= select_ln45_14_fu_900_p3;
    ap_return_15 <= select_ln45_15_fu_950_p3;
    ap_return_2 <= select_ln45_2_fu_300_p3;
    ap_return_3 <= select_ln45_3_fu_350_p3;
    ap_return_4 <= select_ln45_4_fu_400_p3;
    ap_return_5 <= select_ln45_5_fu_450_p3;
    ap_return_6 <= select_ln45_6_fu_500_p3;
    ap_return_7 <= select_ln45_7_fu_550_p3;
    ap_return_8 <= select_ln45_8_fu_600_p3;
    ap_return_9 <= select_ln45_9_fu_650_p3;
    icmp_ln45_10_fu_658_p2 <= "1" when (signed(data_10_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_11_fu_708_p2 <= "1" when (signed(data_11_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_12_fu_758_p2 <= "1" when (signed(data_12_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_13_fu_808_p2 <= "1" when (signed(data_13_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_14_fu_858_p2 <= "1" when (signed(data_14_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_15_fu_908_p2 <= "1" when (signed(data_15_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_1_fu_208_p2 <= "1" when (signed(data_1_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_2_fu_258_p2 <= "1" when (signed(data_2_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_3_fu_308_p2 <= "1" when (signed(data_3_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_4_fu_358_p2 <= "1" when (signed(data_4_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_5_fu_408_p2 <= "1" when (signed(data_5_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_6_fu_458_p2 <= "1" when (signed(data_6_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_7_fu_508_p2 <= "1" when (signed(data_7_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_8_fu_558_p2 <= "1" when (signed(data_8_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_9_fu_608_p2 <= "1" when (signed(data_9_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_fu_158_p2 <= "1" when (signed(data_0_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln46_10_fu_686_p2 <= "0" when (tmp_9_fu_676_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_11_fu_736_p2 <= "0" when (tmp_10_fu_726_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_12_fu_786_p2 <= "0" when (tmp_11_fu_776_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_13_fu_836_p2 <= "0" when (tmp_12_fu_826_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_14_fu_886_p2 <= "0" when (tmp_13_fu_876_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_15_fu_936_p2 <= "0" when (tmp_14_fu_926_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_1_fu_236_p2 <= "0" when (tmp_s_fu_226_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_2_fu_286_p2 <= "0" when (tmp_1_fu_276_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_3_fu_336_p2 <= "0" when (tmp_2_fu_326_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_4_fu_386_p2 <= "0" when (tmp_3_fu_376_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_5_fu_436_p2 <= "0" when (tmp_4_fu_426_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_6_fu_486_p2 <= "0" when (tmp_5_fu_476_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_7_fu_536_p2 <= "0" when (tmp_6_fu_526_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_8_fu_586_p2 <= "0" when (tmp_7_fu_576_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_9_fu_636_p2 <= "0" when (tmp_8_fu_626_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_fu_186_p2 <= "0" when (tmp_fu_176_p4 = ap_const_lv6_0) else "1";
    select_ln45_10_fu_700_p3 <= 
        select_ln46_10_fu_692_p3 when (icmp_ln45_10_fu_658_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_11_fu_750_p3 <= 
        select_ln46_11_fu_742_p3 when (icmp_ln45_11_fu_708_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_12_fu_800_p3 <= 
        select_ln46_12_fu_792_p3 when (icmp_ln45_12_fu_758_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_13_fu_850_p3 <= 
        select_ln46_13_fu_842_p3 when (icmp_ln45_13_fu_808_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_14_fu_900_p3 <= 
        select_ln46_14_fu_892_p3 when (icmp_ln45_14_fu_858_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_15_fu_950_p3 <= 
        select_ln46_15_fu_942_p3 when (icmp_ln45_15_fu_908_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_1_fu_250_p3 <= 
        select_ln46_1_fu_242_p3 when (icmp_ln45_1_fu_208_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_2_fu_300_p3 <= 
        select_ln46_2_fu_292_p3 when (icmp_ln45_2_fu_258_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_3_fu_350_p3 <= 
        select_ln46_3_fu_342_p3 when (icmp_ln45_3_fu_308_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_4_fu_400_p3 <= 
        select_ln46_4_fu_392_p3 when (icmp_ln45_4_fu_358_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_5_fu_450_p3 <= 
        select_ln46_5_fu_442_p3 when (icmp_ln45_5_fu_408_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_6_fu_500_p3 <= 
        select_ln46_6_fu_492_p3 when (icmp_ln45_6_fu_458_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_7_fu_550_p3 <= 
        select_ln46_7_fu_542_p3 when (icmp_ln45_7_fu_508_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_8_fu_600_p3 <= 
        select_ln46_8_fu_592_p3 when (icmp_ln45_8_fu_558_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_9_fu_650_p3 <= 
        select_ln46_9_fu_642_p3 when (icmp_ln45_9_fu_608_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_fu_200_p3 <= 
        select_ln46_fu_192_p3 when (icmp_ln45_fu_158_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln46_10_fu_692_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_10_fu_686_p2(0) = '1') else 
        shl_ln46_s_fu_668_p3;
    select_ln46_11_fu_742_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_11_fu_736_p2(0) = '1') else 
        shl_ln46_10_fu_718_p3;
    select_ln46_12_fu_792_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_12_fu_786_p2(0) = '1') else 
        shl_ln46_11_fu_768_p3;
    select_ln46_13_fu_842_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_13_fu_836_p2(0) = '1') else 
        shl_ln46_12_fu_818_p3;
    select_ln46_14_fu_892_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_14_fu_886_p2(0) = '1') else 
        shl_ln46_13_fu_868_p3;
    select_ln46_15_fu_942_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_15_fu_936_p2(0) = '1') else 
        shl_ln46_14_fu_918_p3;
    select_ln46_1_fu_242_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_1_fu_236_p2(0) = '1') else 
        shl_ln46_1_fu_218_p3;
    select_ln46_2_fu_292_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_2_fu_286_p2(0) = '1') else 
        shl_ln46_2_fu_268_p3;
    select_ln46_3_fu_342_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_3_fu_336_p2(0) = '1') else 
        shl_ln46_3_fu_318_p3;
    select_ln46_4_fu_392_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_4_fu_386_p2(0) = '1') else 
        shl_ln46_4_fu_368_p3;
    select_ln46_5_fu_442_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_5_fu_436_p2(0) = '1') else 
        shl_ln46_5_fu_418_p3;
    select_ln46_6_fu_492_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_6_fu_486_p2(0) = '1') else 
        shl_ln46_6_fu_468_p3;
    select_ln46_7_fu_542_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_7_fu_536_p2(0) = '1') else 
        shl_ln46_7_fu_518_p3;
    select_ln46_8_fu_592_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_8_fu_586_p2(0) = '1') else 
        shl_ln46_8_fu_568_p3;
    select_ln46_9_fu_642_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_9_fu_636_p2(0) = '1') else 
        shl_ln46_9_fu_618_p3;
    select_ln46_fu_192_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_fu_186_p2(0) = '1') else 
        shl_ln_fu_168_p3;
    shl_ln46_10_fu_718_p3 <= (trunc_ln46_11_fu_714_p1 & ap_const_lv5_0);
    shl_ln46_11_fu_768_p3 <= (trunc_ln46_12_fu_764_p1 & ap_const_lv5_0);
    shl_ln46_12_fu_818_p3 <= (trunc_ln46_13_fu_814_p1 & ap_const_lv5_0);
    shl_ln46_13_fu_868_p3 <= (trunc_ln46_14_fu_864_p1 & ap_const_lv5_0);
    shl_ln46_14_fu_918_p3 <= (trunc_ln46_15_fu_914_p1 & ap_const_lv5_0);
    shl_ln46_1_fu_218_p3 <= (trunc_ln46_1_fu_214_p1 & ap_const_lv5_0);
    shl_ln46_2_fu_268_p3 <= (trunc_ln46_2_fu_264_p1 & ap_const_lv5_0);
    shl_ln46_3_fu_318_p3 <= (trunc_ln46_3_fu_314_p1 & ap_const_lv5_0);
    shl_ln46_4_fu_368_p3 <= (trunc_ln46_4_fu_364_p1 & ap_const_lv5_0);
    shl_ln46_5_fu_418_p3 <= (trunc_ln46_5_fu_414_p1 & ap_const_lv5_0);
    shl_ln46_6_fu_468_p3 <= (trunc_ln46_6_fu_464_p1 & ap_const_lv5_0);
    shl_ln46_7_fu_518_p3 <= (trunc_ln46_7_fu_514_p1 & ap_const_lv5_0);
    shl_ln46_8_fu_568_p3 <= (trunc_ln46_8_fu_564_p1 & ap_const_lv5_0);
    shl_ln46_9_fu_618_p3 <= (trunc_ln46_9_fu_614_p1 & ap_const_lv5_0);
    shl_ln46_s_fu_668_p3 <= (trunc_ln46_10_fu_664_p1 & ap_const_lv5_0);
    shl_ln_fu_168_p3 <= (trunc_ln46_fu_164_p1 & ap_const_lv5_0);
    tmp_10_fu_726_p4 <= data_11_val(15 downto 10);
    tmp_11_fu_776_p4 <= data_12_val(15 downto 10);
    tmp_12_fu_826_p4 <= data_13_val(15 downto 10);
    tmp_13_fu_876_p4 <= data_14_val(15 downto 10);
    tmp_14_fu_926_p4 <= data_15_val(15 downto 10);
    tmp_1_fu_276_p4 <= data_2_val(15 downto 10);
    tmp_2_fu_326_p4 <= data_3_val(15 downto 10);
    tmp_3_fu_376_p4 <= data_4_val(15 downto 10);
    tmp_4_fu_426_p4 <= data_5_val(15 downto 10);
    tmp_5_fu_476_p4 <= data_6_val(15 downto 10);
    tmp_6_fu_526_p4 <= data_7_val(15 downto 10);
    tmp_7_fu_576_p4 <= data_8_val(15 downto 10);
    tmp_8_fu_626_p4 <= data_9_val(15 downto 10);
    tmp_9_fu_676_p4 <= data_10_val(15 downto 10);
    tmp_fu_176_p4 <= data_0_val(15 downto 10);
    tmp_s_fu_226_p4 <= data_1_val(15 downto 10);
    trunc_ln46_10_fu_664_p1 <= data_10_val(10 - 1 downto 0);
    trunc_ln46_11_fu_714_p1 <= data_11_val(10 - 1 downto 0);
    trunc_ln46_12_fu_764_p1 <= data_12_val(10 - 1 downto 0);
    trunc_ln46_13_fu_814_p1 <= data_13_val(10 - 1 downto 0);
    trunc_ln46_14_fu_864_p1 <= data_14_val(10 - 1 downto 0);
    trunc_ln46_15_fu_914_p1 <= data_15_val(10 - 1 downto 0);
    trunc_ln46_1_fu_214_p1 <= data_1_val(10 - 1 downto 0);
    trunc_ln46_2_fu_264_p1 <= data_2_val(10 - 1 downto 0);
    trunc_ln46_3_fu_314_p1 <= data_3_val(10 - 1 downto 0);
    trunc_ln46_4_fu_364_p1 <= data_4_val(10 - 1 downto 0);
    trunc_ln46_5_fu_414_p1 <= data_5_val(10 - 1 downto 0);
    trunc_ln46_6_fu_464_p1 <= data_6_val(10 - 1 downto 0);
    trunc_ln46_7_fu_514_p1 <= data_7_val(10 - 1 downto 0);
    trunc_ln46_8_fu_564_p1 <= data_8_val(10 - 1 downto 0);
    trunc_ln46_9_fu_614_p1 <= data_9_val(10 - 1 downto 0);
    trunc_ln46_fu_164_p1 <= data_0_val(10 - 1 downto 0);
end behav;
