<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C(15|20) (0x020B30DD)" sof_file="">
  <display_tree gui_logging_enabled="1">
    <display_branch instance="auto_signaltap_0" log="log: 2020/03/12 14:19:27  #0" signal_set="signal_set: 2020/03/12 14:14:39  #0" trigger="trigger: 2020/03/12 14:16:46  #0"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set is_expanded="true" name="signal_set: 2020/03/12 14:14:39  #0">
      <clock name="clk" polarity="posedge" tap_mode="probeonly"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="rst" tap_mode="classic"/>
          <wire name="clockDivider500KHz:clockDivideFPGA|CLK_50HZ" tap_mode="probeonly"/>
          <wire name="eepromWrite:eeprom|dataOut" tap_mode="probeonly"/>
          <wire name="eepromWrite:eeprom|scl" tap_mode="probeonly"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="rst" tap_mode="classic"/>
          <wire name="clockDivider500KHz:clockDivideFPGA|CLK_50HZ" tap_mode="probeonly"/>
          <wire name="eepromWrite:eeprom|dataOut" tap_mode="probeonly"/>
          <wire name="eepromWrite:eeprom|scl" tap_mode="probeonly"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="rst" tap_mode="classic"/>
          <wire name="clockDivider500KHz:clockDivideFPGA|CLK_50HZ" tap_mode="probeonly"/>
          <wire name="eepromWrite:eeprom|dataOut" tap_mode="probeonly"/>
          <wire name="eepromWrite:eeprom|scl" tap_mode="probeonly"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="clockDivider500KHz:clockDivideFPGA|CLK_50HZ" storage_index="1" tap_mode="probeonly" trigger_index="1" type="register"/>
          <node data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="eepromWrite:eeprom|dataOut" storage_index="2" tap_mode="probeonly" trigger_index="2" type="register"/>
          <node data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="eepromWrite:eeprom|scl" storage_index="3" tap_mode="probeonly" trigger_index="3" type="register"/>
          <node data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="rst" storage_index="0" tap_mode="classic" trigger_index="0" type="input pin"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="clockDivider500KHz:clockDivideFPGA|CLK_50HZ" storage_index="1" tap_mode="probeonly" trigger_index="1" type="register"/>
          <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="eepromWrite:eeprom|dataOut" storage_index="2" tap_mode="probeonly" trigger_index="2" type="register"/>
          <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="eepromWrite:eeprom|scl" storage_index="3" tap_mode="probeonly" trigger_index="3" type="register"/>
          <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="rst" storage_index="0" tap_mode="classic" trigger_index="0" type="input pin"/>
        </data_view>
        <setup_view>
          <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="clockDivider500KHz:clockDivideFPGA|CLK_50HZ" storage_index="1" tap_mode="probeonly" trigger_index="1" type="register"/>
          <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="eepromWrite:eeprom|dataOut" storage_index="2" tap_mode="probeonly" trigger_index="2" type="register"/>
          <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="eepromWrite:eeprom|scl" storage_index="3" tap_mode="probeonly" trigger_index="3" type="register"/>
          <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="rst" storage_index="0" tap_mode="classic" trigger_index="0" type="input pin"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="33E3F86E" attribute_mem_mode="false" gap_record="true" is_expanded="true" name="trigger: 2020/03/12 14:16:46  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'rst' == rising edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>1111
            <pwr_up_transitional>1111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="124"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="32"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="4092"/>
      <multi attribute="timebars" size="1" value="128"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="column width" size="23" value="275,241,391,74,68,70,88,88,98,98,88,88,328,101,101,101,101,101,101,101,101,107,513"/>
    <multi attribute="frame size" size="2" value="3840,2004"/>
    <multi attribute="jtag widget size" size="2" value="566,246"/>
  </global_info>
</session>
