library ieee;
use ieee.std_logic_1164.all;

package mypackage is 
Component sevensegment is 
port (

BinInput : in std_logic_vector(3 downto 0);
cathodes : out std_logic_vector(6 downto 0)

);
end Component;
end mypackage;