

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3'
================================================================
* Date:           Fri Jul 14 14:26:30 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1024|     1024|  10.240 us|  10.240 us|  1024|  1024|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_2_VITIS_LOOP_71_3  |     1022|     1022|        48|          5|          1|   196|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 48


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 1
  Pipeline-0 : II = 5, D = 48, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.03>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%e = alloca i32 1"   --->   Operation 51 'alloca' 'e' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%iy = alloca i32 1"   --->   Operation 52 'alloca' 'iy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%phi_ln75 = alloca i32 1"   --->   Operation 53 'alloca' 'phi_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ix = alloca i32 1"   --->   Operation 54 'alloca' 'ix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%phi_ln71 = alloca i32 1"   --->   Operation 55 'alloca' 'phi_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten52 = alloca i32 1"   --->   Operation 56 'alloca' 'indvar_flatten52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 58 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten52"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %phi_ln71"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %ix"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %phi_ln75"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %iy"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %e"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten52_load = load i8 %indvar_flatten52" [fpga/kernel.cpp:69]   --->   Operation 66 'load' 'indvar_flatten52_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.76ns)   --->   "%icmp_ln69 = icmp_eq  i8 %indvar_flatten52_load, i8 196" [fpga/kernel.cpp:69]   --->   Operation 69 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.76ns)   --->   "%add_ln69 = add i8 %indvar_flatten52_load, i8 1" [fpga/kernel.cpp:69]   --->   Operation 70 'add' 'add_ln69' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc45, void %for.inc71.preheader.exitStub" [fpga/kernel.cpp:69]   --->   Operation 71 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%iy_load = load i4 %iy" [fpga/kernel.cpp:71]   --->   Operation 72 'load' 'iy_load' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%phi_ln75_load = load i4 %phi_ln75" [fpga/kernel.cpp:69]   --->   Operation 73 'load' 'phi_ln75_load' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%ix_load = load i4 %ix" [fpga/kernel.cpp:69]   --->   Operation 74 'load' 'ix_load' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%phi_ln71_load = load i4 %phi_ln71" [fpga/kernel.cpp:69]   --->   Operation 75 'load' 'phi_ln71_load' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.79ns)   --->   "%icmp_ln71 = icmp_eq  i4 %iy_load, i4 15" [fpga/kernel.cpp:71]   --->   Operation 76 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.39ns)   --->   "%select_ln69 = select i1 %icmp_ln71, i4 0, i4 %phi_ln75_load" [fpga/kernel.cpp:69]   --->   Operation 77 'select' 'select_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.39ns)   --->   "%select_ln69_1 = select i1 %icmp_ln71, i4 1, i4 %iy_load" [fpga/kernel.cpp:69]   --->   Operation 78 'select' 'select_ln69_1' <Predicate = (!icmp_ln69)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.79ns)   --->   "%add_ln69_1 = add i4 %phi_ln71_load, i4 1" [fpga/kernel.cpp:69]   --->   Operation 79 'add' 'add_ln69_1' <Predicate = (!icmp_ln69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.39ns)   --->   "%select_ln69_2 = select i1 %icmp_ln71, i4 %add_ln69_1, i4 %phi_ln71_load" [fpga/kernel.cpp:69]   --->   Operation 80 'select' 'select_ln69_2' <Predicate = (!icmp_ln69)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.79ns)   --->   "%add_ln69_2 = add i4 %ix_load, i4 1" [fpga/kernel.cpp:69]   --->   Operation 81 'add' 'add_ln69_2' <Predicate = (!icmp_ln69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.39ns)   --->   "%select_ln69_3 = select i1 %icmp_ln71, i4 %add_ln69_2, i4 %ix_load" [fpga/kernel.cpp:69]   --->   Operation 82 'select' 'select_ln69_3' <Predicate = (!icmp_ln69)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln69, i4 0" [fpga/kernel.cpp:75]   --->   Operation 83 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.76ns)   --->   "%add_ln75 = add i8 %shl_ln, i8 16" [fpga/kernel.cpp:75]   --->   Operation 84 'add' 'add_ln75' <Predicate = (!icmp_ln69)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln75, i32 4, i32 7" [fpga/kernel.cpp:75]   --->   Operation 85 'partselect' 'tmp' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln75_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %tmp, i4 %select_ln69_2, i3 0" [fpga/kernel.cpp:75]   --->   Operation 86 'bitconcatenate' 'shl_ln75_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i11 %shl_ln75_1" [fpga/kernel.cpp:75]   --->   Operation 87 'zext' 'zext_ln75' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.08ns)   --->   "%add_ln75_1 = add i64 %zext_ln75, i64 %v_read" [fpga/kernel.cpp:75]   --->   Operation 88 'add' 'add_ln75_1' <Predicate = (!icmp_ln69)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%add_ln75_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln69_1, i4 %select_ln69_3" [fpga/kernel.cpp:75]   --->   Operation 89 'bitconcatenate' 'add_ln75_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i8 %add_ln75_2" [fpga/kernel.cpp:75]   --->   Operation 90 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%f_addr = getelementptr i64 %f, i64 0, i64 %zext_ln75_1" [fpga/kernel.cpp:75]   --->   Operation 91 'getelementptr' 'f_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%f_load = load i8 %f_addr" [fpga/kernel.cpp:75]   --->   Operation 92 'load' 'f_load' <Predicate = (!icmp_ln69)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 256> <ROM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln75_1, i32 3, i32 63" [fpga/kernel.cpp:76]   --->   Operation 93 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.79ns)   --->   "%add_ln77 = add i4 %select_ln69_1, i4 1" [fpga/kernel.cpp:77]   --->   Operation 94 'add' 'add_ln77' <Predicate = (!icmp_ln69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.79ns)   --->   "%add_ln71 = add i4 %select_ln69, i4 1" [fpga/kernel.cpp:71]   --->   Operation 95 'add' 'add_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln71 = store i8 %add_ln69, i8 %indvar_flatten52" [fpga/kernel.cpp:71]   --->   Operation 96 'store' 'store_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.42>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln71 = store i4 %select_ln69_2, i4 %phi_ln71" [fpga/kernel.cpp:71]   --->   Operation 97 'store' 'store_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln71 = store i4 %select_ln69_3, i4 %ix" [fpga/kernel.cpp:71]   --->   Operation 98 'store' 'store_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln71 = store i4 %add_ln71, i4 %phi_ln75" [fpga/kernel.cpp:71]   --->   Operation 99 'store' 'store_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.42>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln71 = store i4 %add_ln77, i4 %iy" [fpga/kernel.cpp:71]   --->   Operation 100 'store' 'store_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 101 [1/2] (1.23ns)   --->   "%f_load = load i8 %f_addr" [fpga/kernel.cpp:75]   --->   Operation 101 'load' 'f_load' <Predicate = (!icmp_ln69)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 256> <ROM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i61 %trunc_ln5" [fpga/kernel.cpp:76]   --->   Operation 102 'sext' 'sext_ln76' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i64 %gmem0, i64 %sext_ln76" [fpga/kernel.cpp:76]   --->   Operation 103 'getelementptr' 'gmem0_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 104 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3" [fpga/kernel.cpp:76]   --->   Operation 104 'readreq' 'empty' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 105 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3" [fpga/kernel.cpp:76]   --->   Operation 105 'readreq' 'empty' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln77_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln69_1, i4 0" [fpga/kernel.cpp:77]   --->   Operation 106 'bitconcatenate' 'shl_ln77_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 107 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3" [fpga/kernel.cpp:76]   --->   Operation 107 'readreq' 'empty' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 108 [1/1] (0.76ns)   --->   "%add_ln77_1 = add i8 %shl_ln77_2, i8 16" [fpga/kernel.cpp:77]   --->   Operation 108 'add' 'add_ln77_1' <Predicate = (!icmp_ln69)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln77_1, i32 4, i32 7" [fpga/kernel.cpp:77]   --->   Operation 109 'partselect' 'tmp_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %tmp_5, i4 %select_ln69_3, i3 0" [fpga/kernel.cpp:77]   --->   Operation 110 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i11 %shl_ln1" [fpga/kernel.cpp:77]   --->   Operation 111 'zext' 'zext_ln77' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.08ns)   --->   "%add_ln77_2 = add i64 %zext_ln77, i64 %v_read" [fpga/kernel.cpp:77]   --->   Operation 112 'add' 'add_ln77_2' <Predicate = (!icmp_ln69)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln77_2, i32 3, i32 63" [fpga/kernel.cpp:77]   --->   Operation 113 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.76ns)   --->   "%add_ln77_3 = add i8 %shl_ln77_2, i8 240" [fpga/kernel.cpp:77]   --->   Operation 114 'add' 'add_ln77_3' <Predicate = (!icmp_ln69)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln77_3, i32 4, i32 7" [fpga/kernel.cpp:77]   --->   Operation 115 'partselect' 'tmp_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 116 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3" [fpga/kernel.cpp:76]   --->   Operation 116 'readreq' 'empty' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i61 %trunc_ln6" [fpga/kernel.cpp:77]   --->   Operation 117 'sext' 'sext_ln77' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i64 %gmem0, i64 %sext_ln77" [fpga/kernel.cpp:77]   --->   Operation 118 'getelementptr' 'gmem0_addr_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 119 [8/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:77]   --->   Operation 119 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln69)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln77_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %tmp_6, i4 %select_ln69_3, i3 0" [fpga/kernel.cpp:77]   --->   Operation 120 'bitconcatenate' 'shl_ln77_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i11 %shl_ln77_1" [fpga/kernel.cpp:77]   --->   Operation 121 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.08ns)   --->   "%add_ln77_4 = add i64 %zext_ln77_1, i64 %v_read" [fpga/kernel.cpp:77]   --->   Operation 122 'add' 'add_ln77_4' <Predicate = (!icmp_ln69)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln77_4, i32 3, i32 63" [fpga/kernel.cpp:77]   --->   Operation 123 'partselect' 'trunc_ln77_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 124 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3" [fpga/kernel.cpp:76]   --->   Operation 124 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 125 [7/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:77]   --->   Operation 125 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln77_1 = sext i61 %trunc_ln77_1" [fpga/kernel.cpp:77]   --->   Operation 126 'sext' 'sext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%gmem0_addr_3 = getelementptr i64 %gmem0, i64 %sext_ln77_1" [fpga/kernel.cpp:77]   --->   Operation 127 'getelementptr' 'gmem0_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [8/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1" [fpga/kernel.cpp:77]   --->   Operation 128 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 129 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3" [fpga/kernel.cpp:76]   --->   Operation 129 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 130 [6/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:77]   --->   Operation 130 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 131 [7/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1" [fpga/kernel.cpp:77]   --->   Operation 131 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 132 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3" [fpga/kernel.cpp:76]   --->   Operation 132 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 133 [5/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:77]   --->   Operation 133 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 134 [6/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1" [fpga/kernel.cpp:77]   --->   Operation 134 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 135 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 3" [fpga/kernel.cpp:76]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 136 [4/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:77]   --->   Operation 136 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 137 [5/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1" [fpga/kernel.cpp:77]   --->   Operation 137 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 138 [1/1] (7.30ns)   --->   "%gmem0_addr_1_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem0_addr_1" [fpga/kernel.cpp:76]   --->   Operation 138 'read' 'gmem0_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 139 [3/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:77]   --->   Operation 139 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 140 [4/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1" [fpga/kernel.cpp:77]   --->   Operation 140 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 141 [1/1] (7.30ns)   --->   "%gmem0_addr_1_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem0_addr_1" [fpga/kernel.cpp:76]   --->   Operation 141 'read' 'gmem0_addr_1_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 142 [2/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:77]   --->   Operation 142 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 143 [3/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1" [fpga/kernel.cpp:77]   --->   Operation 143 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 144 [1/1] (7.30ns)   --->   "%gmem0_addr_1_read_2 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem0_addr_1" [fpga/kernel.cpp:76]   --->   Operation 144 'read' 'gmem0_addr_1_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 145 [1/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_2, i32 1" [fpga/kernel.cpp:77]   --->   Operation 145 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 146 [2/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1" [fpga/kernel.cpp:77]   --->   Operation 146 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i64 %gmem0_addr_1_read" [fpga/kernel.cpp:76]   --->   Operation 147 'bitcast' 'bitcast_ln76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln76_2 = bitcast i64 %gmem0_addr_1_read_2" [fpga/kernel.cpp:76]   --->   Operation 148 'bitcast' 'bitcast_ln76_2' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.72ns)   --->   Input mux for Operation 149 '%add = dadd i64 %bitcast_ln76_2, i64 %bitcast_ln76'
ST_13 : Operation 149 [5/5] (4.34ns)   --->   "%add = dadd i64 %bitcast_ln76_2, i64 %bitcast_ln76" [fpga/kernel.cpp:76]   --->   Operation 149 'dadd' 'add' <Predicate = true> <Delay = 4.34> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (7.30ns)   --->   "%gmem0_addr_2_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr_2" [fpga/kernel.cpp:77]   --->   Operation 150 'read' 'gmem0_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 151 [1/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem0_addr_3, i32 1" [fpga/kernel.cpp:77]   --->   Operation 151 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 152 [4/5] (5.06ns)   --->   "%add = dadd i64 %bitcast_ln76_2, i64 %bitcast_ln76" [fpga/kernel.cpp:76]   --->   Operation 152 'dadd' 'add' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (7.30ns)   --->   "%gmem0_addr_3_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem0_addr_3" [fpga/kernel.cpp:77]   --->   Operation 153 'read' 'gmem0_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 5.06>
ST_15 : Operation 154 [3/5] (5.06ns)   --->   "%add = dadd i64 %bitcast_ln76_2, i64 %bitcast_ln76" [fpga/kernel.cpp:76]   --->   Operation 154 'dadd' 'add' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.06>
ST_16 : Operation 155 [2/5] (5.06ns)   --->   "%add = dadd i64 %bitcast_ln76_2, i64 %bitcast_ln76" [fpga/kernel.cpp:76]   --->   Operation 155 'dadd' 'add' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.06>
ST_17 : Operation 156 [1/5] (5.06ns)   --->   "%add = dadd i64 %bitcast_ln76_2, i64 %bitcast_ln76" [fpga/kernel.cpp:76]   --->   Operation 156 'dadd' 'add' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.06>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i64 %gmem0_addr_2_read" [fpga/kernel.cpp:77]   --->   Operation 157 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.72ns)   --->   Input mux for Operation 158 '%add1 = dadd i64 %add, i64 %bitcast_ln77'
ST_19 : Operation 158 [5/5] (4.34ns)   --->   "%add1 = dadd i64 %add, i64 %bitcast_ln77" [fpga/kernel.cpp:76]   --->   Operation 158 'dadd' 'add1' <Predicate = true> <Delay = 4.34> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.06>
ST_20 : Operation 159 [4/5] (5.06ns)   --->   "%add1 = dadd i64 %add, i64 %bitcast_ln77" [fpga/kernel.cpp:76]   --->   Operation 159 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.06>
ST_21 : Operation 160 [3/5] (5.06ns)   --->   "%add1 = dadd i64 %add, i64 %bitcast_ln77" [fpga/kernel.cpp:76]   --->   Operation 160 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.06>
ST_22 : Operation 161 [2/5] (5.06ns)   --->   "%add1 = dadd i64 %add, i64 %bitcast_ln77" [fpga/kernel.cpp:76]   --->   Operation 161 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.06>
ST_23 : Operation 162 [1/5] (5.06ns)   --->   "%add1 = dadd i64 %add, i64 %bitcast_ln77" [fpga/kernel.cpp:76]   --->   Operation 162 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 5.06>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln77_1 = bitcast i64 %gmem0_addr_3_read" [fpga/kernel.cpp:77]   --->   Operation 163 'bitcast' 'bitcast_ln77_1' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.72ns)   --->   Input mux for Operation 164 '%add2 = dadd i64 %add1, i64 %bitcast_ln77_1'
ST_25 : Operation 164 [5/5] (4.34ns)   --->   "%add2 = dadd i64 %add1, i64 %bitcast_ln77_1" [fpga/kernel.cpp:77]   --->   Operation 164 'dadd' 'add2' <Predicate = true> <Delay = 4.34> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.06>
ST_26 : Operation 165 [4/5] (5.06ns)   --->   "%add2 = dadd i64 %add1, i64 %bitcast_ln77_1" [fpga/kernel.cpp:77]   --->   Operation 165 'dadd' 'add2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.06>
ST_27 : Operation 166 [3/5] (5.06ns)   --->   "%add2 = dadd i64 %add1, i64 %bitcast_ln77_1" [fpga/kernel.cpp:77]   --->   Operation 166 'dadd' 'add2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.06>
ST_28 : Operation 167 [2/5] (5.06ns)   --->   "%add2 = dadd i64 %add1, i64 %bitcast_ln77_1" [fpga/kernel.cpp:77]   --->   Operation 167 'dadd' 'add2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.06>
ST_29 : Operation 168 [1/5] (5.06ns)   --->   "%add2 = dadd i64 %add1, i64 %bitcast_ln77_1" [fpga/kernel.cpp:77]   --->   Operation 168 'dadd' 'add2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 0.00>

State 31 <SV = 30> <Delay = 5.06>
ST_31 : [1/1] (0.42ns)   --->   Input mux for Operation 169 '%sub = dsub i64 %f_load, i64 %add2'
ST_31 : Operation 169 [5/5] (4.64ns)   --->   "%sub = dsub i64 %f_load, i64 %add2" [fpga/kernel.cpp:75]   --->   Operation 169 'dsub' 'sub' <Predicate = true> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.06>
ST_32 : Operation 170 [4/5] (5.06ns)   --->   "%sub = dsub i64 %f_load, i64 %add2" [fpga/kernel.cpp:75]   --->   Operation 170 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.06>
ST_33 : Operation 171 [3/5] (5.06ns)   --->   "%sub = dsub i64 %f_load, i64 %add2" [fpga/kernel.cpp:75]   --->   Operation 171 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.06>
ST_34 : Operation 172 [2/5] (5.06ns)   --->   "%sub = dsub i64 %f_load, i64 %add2" [fpga/kernel.cpp:75]   --->   Operation 172 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.06>
ST_35 : Operation 173 [1/5] (5.06ns)   --->   "%sub = dsub i64 %f_load, i64 %add2" [fpga/kernel.cpp:75]   --->   Operation 173 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.04>
ST_36 : [1/1] (0.42ns)   --->   Input mux for Operation 174 '%mul = dmul i64 %sub, i64 -0.25'
ST_36 : Operation 174 [5/5] (6.61ns)   --->   "%mul = dmul i64 %sub, i64 -0.25" [fpga/kernel.cpp:75]   --->   Operation 174 'dmul' 'mul' <Predicate = true> <Delay = 6.61> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.04>
ST_37 : Operation 175 [4/5] (7.04ns)   --->   "%mul = dmul i64 %sub, i64 -0.25" [fpga/kernel.cpp:75]   --->   Operation 175 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.04>
ST_38 : Operation 176 [3/5] (7.04ns)   --->   "%mul = dmul i64 %sub, i64 -0.25" [fpga/kernel.cpp:75]   --->   Operation 176 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.04>
ST_39 : Operation 177 [2/5] (7.04ns)   --->   "%mul = dmul i64 %sub, i64 -0.25" [fpga/kernel.cpp:75]   --->   Operation 177 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.04>
ST_40 : Operation 178 [1/5] (7.04ns)   --->   "%mul = dmul i64 %sub, i64 -0.25" [fpga/kernel.cpp:75]   --->   Operation 178 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.23>
ST_41 : Operation 179 [1/1] (0.00ns)   --->   "%vp_addr = getelementptr i64 %vp, i64 0, i64 %zext_ln75_1" [fpga/kernel.cpp:75]   --->   Operation 179 'getelementptr' 'vp_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 180 [1/1] (1.23ns)   --->   "%store_ln75 = store i64 %mul, i8 %vp_addr" [fpga/kernel.cpp:75]   --->   Operation 180 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 42 <SV = 41> <Delay = 5.06>
ST_42 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln76_1 = bitcast i64 %gmem0_addr_1_read_1" [fpga/kernel.cpp:76]   --->   Operation 181 'bitcast' 'bitcast_ln76_1' <Predicate = true> <Delay = 0.00>
ST_42 : [1/1] (0.42ns)   --->   Input mux for Operation 182 '%dc = dsub i64 %mul, i64 %bitcast_ln76_1'
ST_42 : Operation 182 [5/5] (4.64ns)   --->   "%dc = dsub i64 %mul, i64 %bitcast_ln76_1" [fpga/kernel.cpp:79]   --->   Operation 182 'dsub' 'dc' <Predicate = true> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.06>
ST_43 : Operation 183 [4/5] (5.06ns)   --->   "%dc = dsub i64 %mul, i64 %bitcast_ln76_1" [fpga/kernel.cpp:79]   --->   Operation 183 'dsub' 'dc' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 214 [1/1] (0.00ns)   --->   "%e_load = load i64 %e"   --->   Operation 214 'load' 'e_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_43 : Operation 215 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %e_2_out, i64 %e_load"   --->   Operation 215 'write' 'write_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_43 : Operation 216 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 216 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 5.06>
ST_44 : Operation 184 [3/5] (5.06ns)   --->   "%dc = dsub i64 %mul, i64 %bitcast_ln76_1" [fpga/kernel.cpp:79]   --->   Operation 184 'dsub' 'dc' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.06>
ST_45 : Operation 185 [2/5] (5.06ns)   --->   "%dc = dsub i64 %mul, i64 %bitcast_ln76_1" [fpga/kernel.cpp:79]   --->   Operation 185 'dsub' 'dc' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.06>
ST_46 : Operation 186 [1/5] (5.06ns)   --->   "%dc = dsub i64 %mul, i64 %bitcast_ln76_1" [fpga/kernel.cpp:79]   --->   Operation 186 'dsub' 'dc' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.81>
ST_47 : Operation 187 [1/1] (0.00ns)   --->   "%e_load_1 = load i64 %e" [fpga/kernel.cpp:80]   --->   Operation 187 'load' 'e_load_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 188 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:79]   --->   Operation 188 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln508 = trunc i64 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:79]   --->   Operation 189 'trunc' 'trunc_ln508' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i64 %data" [fpga/kernel.cpp:80]   --->   Operation 190 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 191 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:79]   --->   Operation 191 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 192 [1/1] (0.00ns)   --->   "%d = bitcast i64 %t" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:526->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:79]   --->   Operation 192 'bitcast' 'd' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [fpga/kernel.cpp:80]   --->   Operation 193 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 194 [1/1] (0.79ns)   --->   "%icmp_ln80 = icmp_ne  i11 %tmp_8, i11 2047" [fpga/kernel.cpp:80]   --->   Operation 194 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 195 [1/1] (1.10ns)   --->   "%icmp_ln80_1 = icmp_eq  i52 %trunc_ln80, i52 0" [fpga/kernel.cpp:80]   --->   Operation 195 'icmp' 'icmp_ln80_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (0.47ns)   --->   Input mux for Operation 196 '%tmp_s = fcmp_ogt  i64 %d, i64 %e_load_1'
ST_47 : Operation 196 [2/2] (2.34ns)   --->   "%tmp_s = fcmp_ogt  i64 %d, i64 %e_load_1" [fpga/kernel.cpp:80]   --->   Operation 196 'dcmp' 'tmp_s' <Predicate = true> <Delay = 2.34> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.95>
ST_48 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_69_2_VITIS_LOOP_71_3_str"   --->   Operation 197 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 198 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 198 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 199 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 199 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [fpga/kernel.cpp:71]   --->   Operation 200 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i64 %e_load_1" [fpga/kernel.cpp:80]   --->   Operation 201 'bitcast' 'bitcast_ln80' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln80, i32 52, i32 62" [fpga/kernel.cpp:80]   --->   Operation 202 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i64 %bitcast_ln80" [fpga/kernel.cpp:80]   --->   Operation 203 'trunc' 'trunc_ln80_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_1)   --->   "%or_ln80 = or i1 %icmp_ln80_1, i1 %icmp_ln80" [fpga/kernel.cpp:80]   --->   Operation 204 'or' 'or_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 205 [1/1] (0.79ns)   --->   "%icmp_ln80_2 = icmp_ne  i11 %tmp_9, i11 2047" [fpga/kernel.cpp:80]   --->   Operation 205 'icmp' 'icmp_ln80_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 206 [1/1] (1.10ns)   --->   "%icmp_ln80_3 = icmp_eq  i52 %trunc_ln80_1, i52 0" [fpga/kernel.cpp:80]   --->   Operation 206 'icmp' 'icmp_ln80_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_1)   --->   "%or_ln80_1 = or i1 %icmp_ln80_3, i1 %icmp_ln80_2" [fpga/kernel.cpp:80]   --->   Operation 207 'or' 'or_ln80_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 208 [1/2] (2.81ns)   --->   "%tmp_s = fcmp_ogt  i64 %d, i64 %e_load_1" [fpga/kernel.cpp:80]   --->   Operation 208 'dcmp' 'tmp_s' <Predicate = true> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_1)   --->   "%and_ln80 = and i1 %tmp_s, i1 %or_ln80" [fpga/kernel.cpp:80]   --->   Operation 209 'and' 'and_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 210 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln80_1 = and i1 %and_ln80, i1 %or_ln80_1" [fpga/kernel.cpp:80]   --->   Operation 210 'and' 'and_ln80_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 211 [1/1] (0.42ns) (out node of the LUT)   --->   "%e_2 = select i1 %and_ln80_1, i64 %d, i64 %e_load_1" [fpga/kernel.cpp:80]   --->   Operation 211 'select' 'e_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 212 [1/1] (0.42ns)   --->   "%store_ln71 = store i64 %e_2, i64 %e" [fpga/kernel.cpp:71]   --->   Operation 212 'store' 'store_ln71' <Predicate = true> <Delay = 0.42>
ST_48 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.body6" [fpga/kernel.cpp:71]   --->   Operation 213 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.038ns
The critical path consists of the following:
	'alloca' operation ('iy') [7]  (0.000 ns)
	'load' operation ('iy_load', fpga/kernel.cpp:71) on local variable 'iy' [30]  (0.000 ns)
	'icmp' operation ('icmp_ln71', fpga/kernel.cpp:71) [36]  (0.797 ns)
	'select' operation ('select_ln69', fpga/kernel.cpp:69) [37]  (0.391 ns)
	'add' operation ('add_ln75', fpga/kernel.cpp:75) [46]  (0.765 ns)
	'add' operation ('add_ln75_1', fpga/kernel.cpp:75) [50]  (1.085 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr_1', fpga/kernel.cpp:76) [58]  (0.000 ns)
	bus request operation ('empty', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76) [59]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76) [59]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76) [59]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76) [59]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76) [59]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76) [59]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76) [59]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76) [59]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_1_read', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76) [60]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_1_read_1', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76) [62]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_1_read_2', fpga/kernel.cpp:76) on port 'gmem0' (fpga/kernel.cpp:76) [64]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_2_read', fpga/kernel.cpp:77) on port 'gmem0' (fpga/kernel.cpp:77) [77]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_3_read', fpga/kernel.cpp:77) on port 'gmem0' (fpga/kernel.cpp:77) [89]  (7.300 ns)

 <State 15>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add', fpga/kernel.cpp:76) [66]  (5.069 ns)

 <State 16>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add', fpga/kernel.cpp:76) [66]  (5.069 ns)

 <State 17>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add', fpga/kernel.cpp:76) [66]  (5.069 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 5.069ns
The critical path consists of the following:
	multiplexor before operation 'dadd' with delay (0.721 ns)
'dadd' operation ('add1', fpga/kernel.cpp:76) [79]  (4.348 ns)

 <State 20>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add1', fpga/kernel.cpp:76) [79]  (5.069 ns)

 <State 21>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add1', fpga/kernel.cpp:76) [79]  (5.069 ns)

 <State 22>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add1', fpga/kernel.cpp:76) [79]  (5.069 ns)

 <State 23>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add1', fpga/kernel.cpp:76) [79]  (5.069 ns)

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 5.069ns
The critical path consists of the following:
	multiplexor before operation 'dadd' with delay (0.721 ns)
'dadd' operation ('add2', fpga/kernel.cpp:77) [91]  (4.348 ns)

 <State 26>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add2', fpga/kernel.cpp:77) [91]  (5.069 ns)

 <State 27>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add2', fpga/kernel.cpp:77) [91]  (5.069 ns)

 <State 28>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add2', fpga/kernel.cpp:77) [91]  (5.069 ns)

 <State 29>: 5.069ns
The critical path consists of the following:
	'dadd' operation ('add2', fpga/kernel.cpp:77) [91]  (5.069 ns)

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 5.069ns
The critical path consists of the following:
	multiplexor before operation 'dsub' with delay (0.427 ns)
'dsub' operation ('sub', fpga/kernel.cpp:75) [92]  (4.642 ns)

 <State 32>: 5.069ns
The critical path consists of the following:
	'dsub' operation ('sub', fpga/kernel.cpp:75) [92]  (5.069 ns)

 <State 33>: 5.069ns
The critical path consists of the following:
	'dsub' operation ('sub', fpga/kernel.cpp:75) [92]  (5.069 ns)

 <State 34>: 5.069ns
The critical path consists of the following:
	'dsub' operation ('sub', fpga/kernel.cpp:75) [92]  (5.069 ns)

 <State 35>: 5.069ns
The critical path consists of the following:
	'dsub' operation ('sub', fpga/kernel.cpp:75) [92]  (5.069 ns)

 <State 36>: 7.042ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (0.427 ns)
'dmul' operation ('mul', fpga/kernel.cpp:75) [93]  (6.615 ns)

 <State 37>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul', fpga/kernel.cpp:75) [93]  (7.042 ns)

 <State 38>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul', fpga/kernel.cpp:75) [93]  (7.042 ns)

 <State 39>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul', fpga/kernel.cpp:75) [93]  (7.042 ns)

 <State 40>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul', fpga/kernel.cpp:75) [93]  (7.042 ns)

 <State 41>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('vp_addr', fpga/kernel.cpp:75) [94]  (0.000 ns)
	'store' operation ('store_ln75', fpga/kernel.cpp:75) of variable 'mul', fpga/kernel.cpp:75 on array 'vp' [95]  (1.237 ns)

 <State 42>: 5.069ns
The critical path consists of the following:
	multiplexor before operation 'dsub' with delay (0.427 ns)
'dsub' operation ('x', fpga/kernel.cpp:79) [96]  (4.642 ns)

 <State 43>: 5.069ns
The critical path consists of the following:
	'dsub' operation ('x', fpga/kernel.cpp:79) [96]  (5.069 ns)

 <State 44>: 5.069ns
The critical path consists of the following:
	'dsub' operation ('x', fpga/kernel.cpp:79) [96]  (5.069 ns)

 <State 45>: 5.069ns
The critical path consists of the following:
	'dsub' operation ('x', fpga/kernel.cpp:79) [96]  (5.069 ns)

 <State 46>: 5.069ns
The critical path consists of the following:
	'dsub' operation ('x', fpga/kernel.cpp:79) [96]  (5.069 ns)

 <State 47>: 2.816ns
The critical path consists of the following:
	'load' operation ('e_load_1', fpga/kernel.cpp:80) on local variable 'e' [29]  (0.000 ns)
	multiplexor before operation 'dcmp' with delay (0.476 ns)
'dcmp' operation ('tmp_s', fpga/kernel.cpp:80) [112]  (2.340 ns)

 <State 48>: 3.954ns
The critical path consists of the following:
	'dcmp' operation ('tmp_s', fpga/kernel.cpp:80) [112]  (2.816 ns)
	'and' operation ('and_ln80', fpga/kernel.cpp:80) [113]  (0.000 ns)
	'and' operation ('and_ln80_1', fpga/kernel.cpp:80) [114]  (0.287 ns)
	'select' operation ('e_2', fpga/kernel.cpp:80) [115]  (0.424 ns)
	'store' operation ('store_ln71', fpga/kernel.cpp:71) of variable 'e_2', fpga/kernel.cpp:80 on local variable 'e' [122]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
