/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [24:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[63] | in_data[64]);
  assign celloutsig_1_9z = ~(celloutsig_1_12z | in_data[187]);
  assign celloutsig_1_10z = ~(celloutsig_1_4z | celloutsig_1_4z);
  assign celloutsig_1_11z = ~(celloutsig_1_10z | in_data[121]);
  assign celloutsig_1_12z = ~(celloutsig_1_10z | celloutsig_1_4z);
  assign celloutsig_1_13z = ~(celloutsig_1_10z | celloutsig_1_11z);
  assign celloutsig_1_18z = ~(celloutsig_1_9z | celloutsig_1_9z);
  assign celloutsig_0_5z = ~(celloutsig_0_1z | celloutsig_0_2z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z | in_data[80]);
  assign celloutsig_0_7z = ~(celloutsig_0_6z | celloutsig_0_1z);
  assign celloutsig_0_1z = ~(in_data[8] | celloutsig_0_0z);
  assign celloutsig_0_13z = ~(celloutsig_0_0z | celloutsig_0_5z);
  assign celloutsig_0_14z = ~(celloutsig_0_13z | celloutsig_0_2z);
  assign celloutsig_0_17z = ~(celloutsig_0_5z | celloutsig_0_7z);
  assign celloutsig_0_18z = ~(celloutsig_0_5z | celloutsig_0_2z);
  assign celloutsig_0_19z = ~(celloutsig_0_14z | celloutsig_0_17z);
  assign celloutsig_0_21z = ~(celloutsig_0_2z | celloutsig_0_2z);
  assign celloutsig_0_22z = ~(celloutsig_0_17z | celloutsig_0_21z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_25z = ~(celloutsig_0_18z | in_data[47]);
  assign celloutsig_1_0z = ~(in_data[129] | in_data[144]);
  assign celloutsig_1_1z = ~(in_data[191] | celloutsig_1_0z);
  assign celloutsig_1_2z = ~(in_data[102] | in_data[116]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | celloutsig_1_3z);
  always_latch
    if (celloutsig_1_13z) celloutsig_0_24z = 25'h0000000;
    else if (clkin_data[0]) celloutsig_0_24z = { in_data[65:45], celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_22z };
  assign { out_data[128], out_data[96], out_data[56:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_13z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
