Info: constrained 'clk' to bel 'X24/Y0/io1'
Info: constrained 'LEDS' to bel 'X24/Y0/io0'
Info: constrained 'resetn' to bel 'X17/Y0/io0'
Info: constrained 'TXD' to bel 'X8/Y33/io0'
Info: constrained 'RXD' to bel 'X8/Y33/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      866 LCs used as LUT4 only
Info:      239 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      100 LCs used as DFF only
Info: Packing carries..
Info:        8 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        3 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 379)
Info: promoting resetn_SB_LUT4_I3_O [reset] (fanout 144)
Info: promoting CPU.aluReg_SB_DFFE_Q_E [cen] (fanout 37)
Info: promoting mult1.init_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O [cen] (fanout 32)
Info: promoting mult1.mult1.B_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting mult1.mult1.result_SB_DFFER_Q_E [cen] (fanout 32)
Info: Constraining chains...
Info:       12 LCs used to legalise carry chains.
Info: Checksum: 0x763d3011

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1224/ 7680    15%
Info: 	        ICESTORM_RAM:    20/   32    62%
Info: 	               SB_IO:     5/  256     1%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 5 cells based on constraints.
Info: Creating initial analytic placement for 1028 cells, random placement wirelen = 38090.
Info:     at initial placer iter 0, wirelen = 487
Info:     at initial placer iter 1, wirelen = 503
Info:     at initial placer iter 2, wirelen = 493
Info:     at initial placer iter 3, wirelen = 527
Info: Running main analytical placer, max placement attempts per cell = 196878.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 542, spread = 8663, legal = 8964; time = 0.02s
Info:     at iteration #1, type SB_GB: wirelen solved = 8923, spread = 8996, legal = 9031; time = 0.01s
Info:     at iteration #1, type ICESTORM_RAM: wirelen solved = 8707, spread = 11081, legal = 10951; time = 0.01s
Info:     at iteration #1, type ALL: wirelen solved = 511, spread = 10538, legal = 11295; time = 0.02s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 3429, spread = 9714, legal = 10065; time = 0.01s
Info:     at iteration #2, type SB_GB: wirelen solved = 10015, spread = 10024, legal = 10065; time = 0.01s
Info:     at iteration #2, type ICESTORM_RAM: wirelen solved = 8651, spread = 9932, legal = 10008; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 508, spread = 11046, legal = 11824; time = 0.02s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 5347, spread = 10326, legal = 10800; time = 0.01s
Info:     at iteration #3, type SB_GB: wirelen solved = 10734, spread = 10814, legal = 10840; time = 0.01s
Info:     at iteration #3, type ICESTORM_RAM: wirelen solved = 8132, spread = 10752, legal = 10852; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 634, spread = 11085, legal = 11644; time = 0.02s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 5420, spread = 10650, legal = 11005; time = 0.02s
Info:     at iteration #4, type SB_GB: wirelen solved = 10926, spread = 10994, legal = 11029; time = 0.01s
Info:     at iteration #4, type ICESTORM_RAM: wirelen solved = 8510, spread = 10987, legal = 11062; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 727, spread = 11021, legal = 11244; time = 0.02s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 5270, spread = 10447, legal = 10770; time = 0.01s
Info:     at iteration #5, type SB_GB: wirelen solved = 10690, spread = 10747, legal = 10770; time = 0.01s
Info:     at iteration #5, type ICESTORM_RAM: wirelen solved = 8221, spread = 10848, legal = 10990; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 934, spread = 10960, legal = 11519; time = 0.02s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 5424, spread = 10209, legal = 10613; time = 0.01s
Info:     at iteration #6, type SB_GB: wirelen solved = 10536, spread = 10626, legal = 10657; time = 0.01s
Info:     at iteration #6, type ICESTORM_RAM: wirelen solved = 7925, spread = 9908, legal = 10026; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 913, spread = 10328, legal = 10769; time = 0.02s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 5151, spread = 9574, legal = 10130; time = 0.02s
Info:     at iteration #7, type SB_GB: wirelen solved = 10056, spread = 10117, legal = 10152; time = 0.01s
Info:     at iteration #7, type ICESTORM_RAM: wirelen solved = 7905, spread = 10495, legal = 10629; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 1100, spread = 10129, legal = 11158; time = 0.02s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 5468, spread = 9391, legal = 9975; time = 0.02s
Info:     at iteration #8, type SB_GB: wirelen solved = 9876, spread = 9953, legal = 10023; time = 0.01s
Info:     at iteration #8, type ICESTORM_RAM: wirelen solved = 7576, spread = 10142, legal = 10163; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 1290, spread = 10481, legal = 10669; time = 0.03s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 4716, spread = 9567, legal = 9883; time = 0.02s
Info:     at iteration #9, type SB_GB: wirelen solved = 9805, spread = 9880, legal = 9894; time = 0.01s
Info:     at iteration #9, type ICESTORM_RAM: wirelen solved = 8385, spread = 10509, legal = 10085; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 1402, spread = 9873, legal = 10350; time = 0.02s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 4938, spread = 8864, legal = 9373; time = 0.02s
Info:     at iteration #10, type SB_GB: wirelen solved = 9315, spread = 9367, legal = 9402; time = 0.01s
Info:     at iteration #10, type ICESTORM_RAM: wirelen solved = 7633, spread = 9955, legal = 9991; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 1523, spread = 9647, legal = 9979; time = 0.02s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 4678, spread = 9021, legal = 9370; time = 0.02s
Info:     at iteration #11, type SB_GB: wirelen solved = 9286, spread = 9368, legal = 9385; time = 0.01s
Info:     at iteration #11, type ICESTORM_RAM: wirelen solved = 7631, spread = 10050, legal = 10587; time = 0.01s
Info:     at iteration #11, type ALL: wirelen solved = 1482, spread = 9829, legal = 10019; time = 0.02s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 4700, spread = 8930, legal = 9304; time = 0.02s
Info:     at iteration #12, type SB_GB: wirelen solved = 9207, spread = 9278, legal = 9316; time = 0.01s
Info:     at iteration #12, type ICESTORM_RAM: wirelen solved = 7908, spread = 10103, legal = 10958; time = 0.01s
Info:     at iteration #12, type ALL: wirelen solved = 1470, spread = 10114, legal = 10062; time = 0.02s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 4806, spread = 8680, legal = 9288; time = 0.01s
Info:     at iteration #13, type SB_GB: wirelen solved = 9221, spread = 9276, legal = 9308; time = 0.01s
Info:     at iteration #13, type ICESTORM_RAM: wirelen solved = 7831, spread = 10015, legal = 9657; time = 0.01s
Info:     at iteration #13, type ALL: wirelen solved = 1761, spread = 9636, legal = 10078; time = 0.02s
Info:     at iteration #14, type ICESTORM_LC: wirelen solved = 4917, spread = 9060, legal = 9414; time = 0.01s
Info:     at iteration #14, type SB_GB: wirelen solved = 9327, spread = 9389, legal = 9424; time = 0.01s
Info:     at iteration #14, type ICESTORM_RAM: wirelen solved = 7838, spread = 9647, legal = 9497; time = 0.01s
Info:     at iteration #14, type ALL: wirelen solved = 1740, spread = 9322, legal = 9699; time = 0.02s
Info:     at iteration #15, type ICESTORM_LC: wirelen solved = 4845, spread = 9224, legal = 9613; time = 0.02s
Info:     at iteration #15, type SB_GB: wirelen solved = 9547, spread = 9594, legal = 9643; time = 0.01s
Info:     at iteration #15, type ICESTORM_RAM: wirelen solved = 7954, spread = 10144, legal = 10230; time = 0.01s
Info:     at iteration #15, type ALL: wirelen solved = 1880, spread = 10070, legal = 10401; time = 0.02s
Info:     at iteration #16, type ICESTORM_LC: wirelen solved = 5197, spread = 9119, legal = 9445; time = 0.02s
Info:     at iteration #16, type SB_GB: wirelen solved = 9382, spread = 9446, legal = 9483; time = 0.01s
Info:     at iteration #16, type ICESTORM_RAM: wirelen solved = 7739, spread = 9948, legal = 9536; time = 0.01s
Info:     at iteration #16, type ALL: wirelen solved = 2102, spread = 9771, legal = 10596; time = 0.03s
Info:     at iteration #17, type ICESTORM_LC: wirelen solved = 5818, spread = 9668, legal = 10095; time = 0.02s
Info:     at iteration #17, type SB_GB: wirelen solved = 10019, spread = 10079, legal = 10120; time = 0.01s
Info:     at iteration #17, type ICESTORM_RAM: wirelen solved = 7953, spread = 10614, legal = 10687; time = 0.01s
Info:     at iteration #17, type ALL: wirelen solved = 2222, spread = 9380, legal = 9786; time = 0.02s
Info:     at iteration #18, type ICESTORM_LC: wirelen solved = 5274, spread = 9261, legal = 9666; time = 0.01s
Info:     at iteration #18, type SB_GB: wirelen solved = 9598, spread = 9633, legal = 9668; time = 0.01s
Info:     at iteration #18, type ICESTORM_RAM: wirelen solved = 7689, spread = 10462, legal = 10819; time = 0.01s
Info:     at iteration #18, type ALL: wirelen solved = 1994, spread = 10122, legal = 10506; time = 0.02s
Info:     at iteration #19, type ICESTORM_LC: wirelen solved = 5685, spread = 9082, legal = 9494; time = 0.02s
Info:     at iteration #19, type SB_GB: wirelen solved = 9432, spread = 9478, legal = 9514; time = 0.01s
Info:     at iteration #19, type ICESTORM_RAM: wirelen solved = 7304, spread = 9657, legal = 10350; time = 0.01s
Info:     at iteration #19, type ALL: wirelen solved = 2101, spread = 9369, legal = 9820; time = 0.02s
Info: HeAP Placer Time: 1.07s
Info:   of which solving equations: 0.76s
Info:   of which spreading cells: 0.07s
Info:   of which strict legalisation: 0.10s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 529, wirelen = 9699
Info:   at iteration #5: temp = 0.000000, timing cost = 461, wirelen = 8065
Info:   at iteration #10: temp = 0.000000, timing cost = 407, wirelen = 7661
Info:   at iteration #15: temp = 0.000000, timing cost = 416, wirelen = 7474
Info:   at iteration #20: temp = 0.000000, timing cost = 427, wirelen = 7349
Info:   at iteration #25: temp = 0.000000, timing cost = 425, wirelen = 7320
Info:   at iteration #25: temp = 0.000000, timing cost = 424, wirelen = 7322 
Info: SA placement time 0.92s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 51.15 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 9.07 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 2.70 ns

Info: Checksum: 0xb581a9e5

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4764 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      343        656 |  343   656 |      4196|       0.38       0.38|
Info:       2000 |      721       1278 |  378   622 |      3722|       0.33       0.71|
Info:       3000 |     1151       1848 |  430   570 |      3419|       0.33       1.03|
Info:       4000 |     1597       2382 |  446   534 |      3101|       0.29       1.32|
Info:       5000 |     2022       2902 |  425   520 |      2759|       0.26       1.58|
Info:       6000 |     2504       3420 |  482   518 |      2507|       0.26       1.84|
Info:       7000 |     3049       3875 |  545   455 |      2247|       0.26       2.10|
Info:       8000 |     3555       4369 |  506   494 |      1989|       0.27       2.37|
Info:       9000 |     4035       4870 |  480   501 |      1791|       0.31       2.68|
Info:      10000 |     4644       5261 |  609   391 |      1670|       0.32       3.00|
Info:      11000 |     5298       5607 |  654   346 |      1632|       0.38       3.38|
Info:      12000 |     5826       6061 |  528   454 |      1382|       0.31       3.70|
Info:      13000 |     6298       6562 |  472   501 |      1033|       0.27       3.97|
Info:      14000 |     6760       7067 |  462   505 |       735|       0.32       4.29|
Info:      15000 |     7397       7430 |  637   363 |       650|       0.38       4.67|
Info:      16000 |     7735       8077 |  338   647 |       119|       0.36       5.03|
Info:      16332 |     7890       8255 |  155   178 |         0|       0.19       5.22|
Info: Routing complete.
Info: Router1 time 5.22s
Info: Checksum: 0x494df098

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  2.1  2.1  Source CPU.registerFile.0.0_RAM.RDATA_0
Info:  1.3  3.4    Net mem_wdata[0] (8,17) -> (4,17)
Info:                Sink per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_30_LC.I1
Info:                Defined in:
Info:                  SOC.v:48.5-60.4
Info:                  cores/uart/perip_uart.v:147.23-147.27
Info:                  cores/uart/perip_uart.v:31.36-46.4
Info:  0.4  3.8  Source per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_30_LC.O
Info:  1.3  5.1    Net per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0] (4,17) -> (4,12)
Info:                Sink CPU.aluMinus_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:31.22-31.23
Info:  0.2  5.4  Source CPU.aluMinus_SB_LUT4_O_31_LC.COUT
Info:  0.0  5.4    Net CPU.aluMinus_SB_LUT4_O_I3[1] (4,12) -> (4,12)
Info:                Sink CPU.aluMinus_SB_LUT4_O_20_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  5.5  Source CPU.aluMinus_SB_LUT4_O_20_LC.COUT
Info:  0.0  5.5    Net CPU.aluMinus_SB_LUT4_O_I3[2] (4,12) -> (4,12)
Info:                Sink CPU.aluMinus_SB_LUT4_O_9_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  5.6  Source CPU.aluMinus_SB_LUT4_O_9_LC.COUT
Info:  0.0  5.6    Net CPU.aluMinus_SB_LUT4_O_I3[3] (4,12) -> (4,12)
Info:                Sink CPU.aluMinus_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  5.8  Source CPU.aluMinus_SB_LUT4_O_6_LC.COUT
Info:  0.0  5.8    Net CPU.aluMinus_SB_LUT4_O_I3[4] (4,12) -> (4,12)
Info:                Sink CPU.aluMinus_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  5.9  Source CPU.aluMinus_SB_LUT4_O_5_LC.COUT
Info:  0.0  5.9    Net CPU.aluMinus_SB_LUT4_O_I3[5] (4,12) -> (4,12)
Info:                Sink CPU.aluMinus_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.0  Source CPU.aluMinus_SB_LUT4_O_4_LC.COUT
Info:  0.0  6.0    Net CPU.aluMinus_SB_LUT4_O_I3[6] (4,12) -> (4,12)
Info:                Sink CPU.aluMinus_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.1  Source CPU.aluMinus_SB_LUT4_O_3_LC.COUT
Info:  0.0  6.1    Net CPU.aluMinus_SB_LUT4_O_I3[7] (4,12) -> (4,12)
Info:                Sink CPU.aluMinus_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.3  Source CPU.aluMinus_SB_LUT4_O_2_LC.COUT
Info:  0.2  6.5    Net CPU.aluMinus_SB_LUT4_O_I3[8] (4,12) -> (4,13)
Info:                Sink CPU.aluMinus_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.6  Source CPU.aluMinus_SB_LUT4_O_1_LC.COUT
Info:  0.0  6.6    Net CPU.aluMinus_SB_LUT4_O_I3[9] (4,13) -> (4,13)
Info:                Sink CPU.aluMinus_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.7  Source CPU.aluMinus_SB_LUT4_O_LC.COUT
Info:  0.0  6.7    Net CPU.aluMinus_SB_LUT4_O_I3[10] (4,13) -> (4,13)
Info:                Sink CPU.aluMinus_SB_LUT4_O_30_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.8  Source CPU.aluMinus_SB_LUT4_O_30_LC.COUT
Info:  0.0  6.8    Net CPU.aluMinus_SB_LUT4_O_I3[11] (4,13) -> (4,13)
Info:                Sink CPU.aluMinus_SB_LUT4_O_29_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.0  Source CPU.aluMinus_SB_LUT4_O_29_LC.COUT
Info:  0.0  7.0    Net CPU.aluMinus_SB_LUT4_O_I3[12] (4,13) -> (4,13)
Info:                Sink CPU.aluMinus_SB_LUT4_O_28_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.1  Source CPU.aluMinus_SB_LUT4_O_28_LC.COUT
Info:  0.0  7.1    Net CPU.aluMinus_SB_LUT4_O_I3[13] (4,13) -> (4,13)
Info:                Sink CPU.aluMinus_SB_LUT4_O_27_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.2  Source CPU.aluMinus_SB_LUT4_O_27_LC.COUT
Info:  0.0  7.2    Net CPU.aluMinus_SB_LUT4_O_I3[14] (4,13) -> (4,13)
Info:                Sink CPU.aluMinus_SB_LUT4_O_26_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.3  Source CPU.aluMinus_SB_LUT4_O_26_LC.COUT
Info:  0.0  7.3    Net CPU.aluMinus_SB_LUT4_O_I3[15] (4,13) -> (4,13)
Info:                Sink CPU.aluMinus_SB_LUT4_O_25_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.5  Source CPU.aluMinus_SB_LUT4_O_25_LC.COUT
Info:  0.2  7.7    Net CPU.aluMinus_SB_LUT4_O_I3[16] (4,13) -> (4,14)
Info:                Sink CPU.aluMinus_SB_LUT4_O_24_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.8  Source CPU.aluMinus_SB_LUT4_O_24_LC.COUT
Info:  0.0  7.8    Net CPU.aluMinus_SB_LUT4_O_I3[17] (4,14) -> (4,14)
Info:                Sink CPU.aluMinus_SB_LUT4_O_23_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.9  Source CPU.aluMinus_SB_LUT4_O_23_LC.COUT
Info:  0.0  7.9    Net CPU.aluMinus_SB_LUT4_O_I3[18] (4,14) -> (4,14)
Info:                Sink CPU.aluMinus_SB_LUT4_O_22_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.0  Source CPU.aluMinus_SB_LUT4_O_22_LC.COUT
Info:  0.0  8.0    Net CPU.aluMinus_SB_LUT4_O_I3[19] (4,14) -> (4,14)
Info:                Sink CPU.aluMinus_SB_LUT4_O_21_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.2  Source CPU.aluMinus_SB_LUT4_O_21_LC.COUT
Info:  0.0  8.2    Net CPU.aluMinus_SB_LUT4_O_I3[20] (4,14) -> (4,14)
Info:                Sink CPU.aluMinus_SB_LUT4_O_19_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.3  Source CPU.aluMinus_SB_LUT4_O_19_LC.COUT
Info:  0.0  8.3    Net CPU.aluMinus_SB_LUT4_O_I3[21] (4,14) -> (4,14)
Info:                Sink CPU.aluMinus_SB_LUT4_O_18_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.4  Source CPU.aluMinus_SB_LUT4_O_18_LC.COUT
Info:  0.0  8.4    Net CPU.aluMinus_SB_LUT4_O_I3[22] (4,14) -> (4,14)
Info:                Sink CPU.aluMinus_SB_LUT4_O_17_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.5  Source CPU.aluMinus_SB_LUT4_O_17_LC.COUT
Info:  0.0  8.5    Net CPU.aluMinus_SB_LUT4_O_I3[23] (4,14) -> (4,14)
Info:                Sink CPU.aluMinus_SB_LUT4_O_16_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.7  Source CPU.aluMinus_SB_LUT4_O_16_LC.COUT
Info:  0.2  8.9    Net CPU.aluMinus_SB_LUT4_O_I3[24] (4,14) -> (4,15)
Info:                Sink CPU.aluMinus_SB_LUT4_O_15_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  9.0  Source CPU.aluMinus_SB_LUT4_O_15_LC.COUT
Info:  0.0  9.0    Net CPU.aluMinus_SB_LUT4_O_I3[25] (4,15) -> (4,15)
Info:                Sink CPU.aluMinus_SB_LUT4_O_14_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  9.1  Source CPU.aluMinus_SB_LUT4_O_14_LC.COUT
Info:  0.0  9.1    Net CPU.aluMinus_SB_LUT4_O_I3[26] (4,15) -> (4,15)
Info:                Sink CPU.aluMinus_SB_LUT4_O_13_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  9.2  Source CPU.aluMinus_SB_LUT4_O_13_LC.COUT
Info:  0.0  9.2    Net CPU.aluMinus_SB_LUT4_O_I3[27] (4,15) -> (4,15)
Info:                Sink CPU.aluMinus_SB_LUT4_O_12_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  9.4  Source CPU.aluMinus_SB_LUT4_O_12_LC.COUT
Info:  0.0  9.4    Net CPU.aluMinus_SB_LUT4_O_I3[28] (4,15) -> (4,15)
Info:                Sink CPU.aluMinus_SB_LUT4_O_11_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  9.5  Source CPU.aluMinus_SB_LUT4_O_11_LC.COUT
Info:  0.0  9.5    Net CPU.aluMinus_SB_LUT4_O_I3[29] (4,15) -> (4,15)
Info:                Sink CPU.aluMinus_SB_LUT4_O_10_LC.CIN
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  9.6  Source CPU.aluMinus_SB_LUT4_O_10_LC.COUT
Info:  0.3  9.9    Net CPU.aluMinus_SB_LUT4_O_I3[30] (4,15) -> (4,15)
Info:                Sink CPU.aluMinus_SB_LUT4_O_8_LC.I3
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 10.2  Source CPU.aluMinus_SB_LUT4_O_8_LC.O
Info:  1.6 11.8    Net CPU.aluMinus[30] (4,15) -> (4,23)
Info:                Sink CPU.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  SOC.v:14.13-24.4
Info:                  cores/cpu/femtorv32_quark.v:131.16-131.24
Info:  0.4 12.2  Source CPU.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_LC.O
Info:  0.6 12.8    Net CPU.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2] (4,23) -> (4,24)
Info:                Sink CPU.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_2_LC.I2
Info:                Defined in:
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 13.2  Source CPU.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_2_LC.O
Info:  0.6 13.8    Net CPU.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[2] (4,24) -> (4,24)
Info:                Sink per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 14.2  Source per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6 14.7    Net per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_O_I1[3] (4,24) -> (4,23)
Info:                Sink per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 15.1  Source per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_O_LC.O
Info:  0.6 15.6    Net per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I0[0] (4,23) -> (3,22)
Info:                Sink per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_LC.I0
Info:                Defined in:
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 16.1  Source per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_LC.O
Info:  1.6 17.7    Net per_uart.uart0.tx_wr_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3] (3,22) -> (2,13)
Info:                Sink CPU.PC_SB_DFFESR_Q_E_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 18.1  Source CPU.PC_SB_DFFESR_Q_E_SB_LUT4_O_LC.O
Info:  1.3 19.4    Net CPU.PC_SB_DFFESR_Q_E (2,13) -> (2,13)
Info:                Sink CPU.PC_SB_DFFESR_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1 19.5  Setup CPU.PC_SB_DFFESR_Q_D_SB_LUT4_O_LC.CEN
Info: 9.1 ns logic, 10.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source resetn$sb_io.D_IN_0
Info:  3.3  3.3    Net resetn$SB_IO_IN (17,0) -> (4,25)
Info:                Sink CPU.PC_SB_DFFESR_Q_9_E_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  SOC.v:3.23-3.29
Info:  0.3  3.6  Source CPU.PC_SB_DFFESR_Q_9_E_SB_LUT4_O_LC.O
Info:  3.4  7.0    Net CPU.PC_SB_DFFESR_Q_9_E (4,25) -> (3,12)
Info:                Sink CPU.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_LC.CEN
Info:  0.1  7.1  Setup CPU.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_LC.CEN
Info: 0.4 ns logic, 6.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source per_uart.regs.ledout_SB_DFF_Q_DFFLC.O
Info:  2.3  2.9    Net LEDS$SB_IO_OUT (16,9) -> (24,0)
Info:                Sink LEDS$sb_io.D_OUT_0
Info:                Defined in:
Info:                  SOC.v:48.5-60.4
Info:                  cores/uart/perip_uart.v:155.23-155.29
Info:                  cores/uart/perip_uart.v:31.36-46.4
Info: 0.5 ns logic, 2.3 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 51.37 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 7.07 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 2.87 ns

Info: Program finished normally.
