
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version L-2016.03-SP5 for linux64 - Oct 14, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /nethome/pdas36/.synopsys_dv_prefs.tcl
# Read the verilog design files
read_verilog ../verilog/booth_16bit/rtl_v/partial_product_generator_16bit.v
Loading db file '/nethome/pdas36/cs7290_f17/project_work/design/physical_design/gscl45nm.db'
Loading db file '/tools/synopsys/synthesis/l201603sp5/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/synthesis/l201603sp5/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/synthesis/l201603sp5/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_generator_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_generator_16bit.v
Warning:  /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_generator_16bit.v:29: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 27 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_generator_16bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_generator_16bit.db:partial_product_generator_16bit'
Loaded 1 design.
Current design is 'partial_product_generator_16bit'.
partial_product_generator_16bit
read_verilog ../verilog/booth_16bit/rtl_v/sign_ext_shift_unit_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/sign_ext_shift_unit_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/sign_ext_shift_unit_16bit.v

Statistics for case statements in always block at line 20 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/sign_ext_shift_unit_16bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/sign_ext_shift_unit_16bit.db:sign_ext_shift_unit_16bit'
Loaded 1 design.
Current design is 'sign_ext_shift_unit_16bit'.
sign_ext_shift_unit_16bit
read_verilog ../verilog/booth_16bit/rtl_v/partial_product_sgn_extd_shifter_wrapper.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_sgn_extd_shifter_wrapper.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_sgn_extd_shifter_wrapper.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/partial_product_sgn_extd_shifter.db:partial_product_sgn_extd_shifter'
Loaded 1 design.
Current design is 'partial_product_sgn_extd_shifter'.
partial_product_sgn_extd_shifter
read_verilog ../verilog/booth_16bit/rtl_v/pprod_adders_wrapper.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/pprod_adders_wrapper.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/pprod_adders_wrapper.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/pprod_adders_wrapper.db:pprod_adders_wrapper'
Loaded 1 design.
Current design is 'pprod_adders_wrapper'.
pprod_adders_wrapper
read_verilog ../verilog/booth_16bit/rtl_v/normalize_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/normalize_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/normalize_16bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/normalize_16bit.db:normalize_16bit'
Loaded 1 design.
Current design is 'normalize_16bit'.
normalize_16bit
read_verilog ../verilog/booth_16bit/rtl_v/booth_multiplier_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/booth_multiplier_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/booth_multiplier_16bit.v

Statistics for case statements in always block at line 120 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/booth_multiplier_16bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           122            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine booth_multiplier_16bit line 94 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/booth_multiplier_16bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| unbias_exp_res_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     sgn_res_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   curr_state_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    adder_ff_reg     | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
|   sfcand_res_reg    | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|   leading_bit_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     exp_res_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine booth_multiplier_16bit line 120 in file
		'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/booth_multiplier_16bit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   next_state_reg    | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/booth_multiplier_16bit.db:booth_multiplier_16bit'
Loaded 1 design.
Current design is 'booth_multiplier_16bit'.
booth_multiplier_16bit
read_verilog ../verilog/common/rtl_v/twos_comp_11bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/twos_comp_11bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/twos_comp_11bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/twos_comp_11bit.db:twos_comp_11bit'
Loaded 1 design.
Current design is 'twos_comp_11bit'.
twos_comp_11bit
read_verilog ../verilog/adder/rtl_v/align_and_add_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/adder/rtl_v/align_and_add_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/adder/rtl_v/align_and_add_16bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/adder/rtl_v/align_and_add_16bit.db:align_and_add_16bit'
Loaded 1 design.
Current design is 'align_and_add_16bit'.
align_and_add_16bit
read_verilog ../verilog/leading_zero_anticipator/rtl_v/nibble_local_count.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/nibble_local_count.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/nibble_local_count.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/nibble_local_count.db:nibble_local_count'
Loaded 1 design.
Current design is 'nibble_local_count'.
nibble_local_count
read_verilog ../verilog/leading_zero_anticipator/rtl_v/boundary_nibble_encoder_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/boundary_nibble_encoder_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/boundary_nibble_encoder_16bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/binary_nibble_encoder_16bit.db:binary_nibble_encoder_16bit'
Loaded 1 design.
Current design is 'binary_nibble_encoder_16bit'.
binary_nibble_encoder_16bit
read_verilog ../verilog/leading_zero_anticipator/rtl_v/boundary_nibble_encoder.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/boundary_nibble_encoder.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/boundary_nibble_encoder.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/binary_nibble_encoder.db:binary_nibble_encoder'
Loaded 1 design.
Current design is 'binary_nibble_encoder'.
binary_nibble_encoder
read_verilog ../verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter_16bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter_16bit.db:leading_zeros_counter_16bit'
Loaded 1 design.
Current design is 'leading_zeros_counter_16bit'.
leading_zeros_counter_16bit
read_verilog ../verilog/common/rtl_v/extract_mantissa_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_16bit.v
Warning:  /nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_16bit.v:24: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 18 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_16bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/common/rtl_v/extract_mantissa_16bit.db:extract_mantissa_16bit'
Loaded 1 design.
Current design is 'extract_mantissa_16bit'.
extract_mantissa_16bit
read_verilog ../verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/leading_zero_anticipator/rtl_v/leading_zeros_counter.db:leading_zeros_counter'
Loaded 1 design.
Current design is 'leading_zeros_counter'.
leading_zeros_counter
read_verilog ../verilog/booth_16bit/rtl_v/compute_mantissa_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/compute_mantissa_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/compute_mantissa_16bit.v

Statistics for case statements in always block at line 18 in file
	'/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/compute_mantissa_16bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/booth_16bit/rtl_v/compute_mantissa_16bit.db:compute_mantissa_16bit'
Loaded 1 design.
Current design is 'compute_mantissa_16bit'.
compute_mantissa_16bit
read_verilog ../verilog/dot_product/rtl_v/dot_product_16bit.v
Loading verilog file '/nethome/pdas36/cs7290_f17/project_work/design/verilog/dot_product/rtl_v/dot_product_16bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nethome/pdas36/cs7290_f17/project_work/design/verilog/dot_product/rtl_v/dot_product_16bit.v
Presto compilation completed successfully.
Current design is now '/nethome/pdas36/cs7290_f17/project_work/design/verilog/dot_product/rtl_v/dot_product_16bit.db:dot_product_16bit'
Loaded 1 design.
Current design is 'dot_product_16bit'.
dot_product_16bit
# Create user defined variables 
set CLK_PORT [get_ports clk]
{clk}
set CLK_PERIOD 5.00 
5.00
set CLK_SKEW 0.20
0.20
#set WC_OP_CONDS typ_0_1.98
#set WIRELOAD_MODEL 10KGATES
#fanout of 4
#set DRIVE_CELL buf1a4
#set DRIVE_PIN {Y}
#set MAX_OUTPUT_LOAD [load_of ssc_core/buf1a2/A]
#set INPUT_DELAY 2.0
#set OUTPUT_DELAY 0.5
set MAX_AREA 2000
2000
# Time Budget 
create_clock -period $CLK_PERIOD -name my_clock $CLK_PORT
1
#set_dont_touch_network my_clock
set_clock_uncertainty $CLK_SKEW [get_clocks my_clock]
1
#set_input_delay $INPUT_DELAY -max -clock my_clock [remove_from_collection [all_inputs] $CLK_PORT]
#set_output_delay $OUTPUT_DELAY -max -clock my_clock [all_outputs]
#  Area Constraint
set_max_area $MAX_AREA
1
# Operating Environment 
#set_operating_conditions -max $WC_OP_CONDS
#set_wire_load_model -name $WIRELOAD_MODEL 
#set_driving_cell -cell $DRIVE_CELL -pin $DRIVE_PIN [remove_from_collection [all_inputs] $CLK_PORT]
#set_load  $MAX_OUTPUT_LOAD [all_outputs]
link

  Linking design 'dot_product_16bit'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /nethome/pdas36/cs7290_f17/project_work/design/physical_design/gscl45nm.db
  dw_foundation.sldb (library) /tools/synopsys/synthesis/l201603sp5/libraries/syn/dw_foundation.sldb

1
set_cost_priority -area
Error: unknown option '-area' (CMD-010)
compile -area_effort high
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.5 |     *     |
| Licensed DW Building Blocks        | L-2016.03-DWBB_201603.5 |     *     |
============================================================================


Information: There are 61 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'extract_mantissa_16bit'
  Processing 'binary_nibble_encoder_16bit'
  Processing 'nibble_local_count_0'
  Processing 'leading_zeros_counter_16bit'
  Processing 'twos_comp_11bit_0'
  Processing 'align_and_add_16bit'
Information: Added key list 'DesignWare' to design 'align_and_add_16bit'. (DDB-72)
  Processing 'compute_mantissa_16bit_0'
  Processing 'binary_nibble_encoder_0'
  Processing 'leading_zeros_counter_0'
  Processing 'normalize_16bit_0'
  Processing 'sign_ext_shift_unit_16bit_0'
  Processing 'partial_product_generator_16bit_0'
  Processing 'partial_product_sgn_extd_shifter_0'
  Processing 'pprod_adders_wrapper_0'
  Processing 'booth_multiplier_16bit_0'
  Processing 'dot_product_16bit'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'dot_product_16bit_DW01_add_0'
  Processing 'align_and_add_16bit_DW01_add_0'
  Mapping 'DW_rightsh'
  Mapping 'align_and_add_16bit_DW_cmp_0'
  Processing 'align_and_add_16bit_DW01_sub_0'
  Processing 'align_and_add_16bit_DW01_sub_1'
  Processing 'booth_multiplier_16bit_1_DW01_add_0'
  Processing 'booth_multiplier_16bit_1_DW01_add_1'
  Processing 'booth_multiplier_16bit_1_DW01_inc_0'
  Processing 'booth_multiplier_16bit_1_DW01_sub_0'
  Processing 'normalize_16bit_1_DW01_sub_0'
  Processing 'normalize_16bit_1_DW01_sub_1'
  Processing 'booth_multiplier_16bit_0_DW01_add_0'
  Processing 'booth_multiplier_16bit_0_DW01_add_1'
  Processing 'booth_multiplier_16bit_0_DW01_inc_0'
  Processing 'booth_multiplier_16bit_0_DW01_sub_0'
  Processing 'normalize_16bit_0_DW01_sub_0'
  Processing 'normalize_16bit_0_DW01_sub_1'
  Processing 'booth_multiplier_16bit_0_DW01_add_2'
  Processing 'booth_multiplier_16bit_0_DW01_sub_1'
  Processing 'booth_multiplier_16bit_0_DW01_sub_2'
  Processing 'booth_multiplier_16bit_1_DW01_add_2'
  Processing 'booth_multiplier_16bit_1_DW01_sub_1'
  Processing 'booth_multiplier_16bit_1_DW01_sub_2'
  Processing 'pprod_adders_wrapper_0_DW01_add_0'
  Processing 'pprod_adders_wrapper_0_DW01_add_1'
  Processing 'pprod_adders_wrapper_1_DW01_add_0'
  Processing 'pprod_adders_wrapper_1_DW01_add_1'
  Processing 'booth_multiplier_16bit_1_DW01_add_3'
  Processing 'booth_multiplier_16bit_1_DW01_sub_3'
  Processing 'booth_multiplier_16bit_0_DW01_add_3'
  Processing 'booth_multiplier_16bit_0_DW01_sub_3'
  Processing 'align_and_add_16bit_DW01_inc_0'
  Processing 'align_and_add_16bit_DW01_sub_2'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    7685.7      0.00       0.0       4.2                          
    0:00:04    7685.7      0.00       0.0       4.2                          
    0:00:04    7685.7      0.00       0.0       4.2                          
    0:00:04    7685.7      0.00       0.0       4.2                          
    0:00:04    7685.7      0.00       0.0       4.2                          
    0:00:05    7298.6      0.00       0.0       3.9                          
    0:00:05    7298.1      0.00       0.0       3.9                          
    0:00:05    7298.1      0.00       0.0       3.9                          
    0:00:05    7298.1      0.00       0.0       3.9                          
    0:00:05    7298.1      0.00       0.0       3.9                          
    0:00:05    7298.1      0.00       0.0       3.9                          
    0:00:07    7363.8      0.00       0.0       3.7                          
    0:00:09    7434.2      0.00       0.0       3.5                          
    0:00:09    7511.6      0.00       0.0       3.4                          
    0:00:10    7566.5      0.00       0.0       3.3                          
    0:00:10    7624.7      0.00       0.0       3.2                          
    0:00:11    7665.1      0.00       0.0       3.1                          
    0:00:11    7704.0      0.00       0.0       3.1                          
    0:00:11    7722.8      0.00       0.0       3.1                          
    0:00:11    7739.7      0.00       0.0       3.1                          
    0:00:11    7739.7      0.00       0.0       3.1                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11    7739.7      0.00       0.0       3.1                          
    0:00:11    7739.7      0.00       0.0       3.1                          
    0:00:11    7739.7      0.00       0.0       3.1                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11    7739.7      0.00       0.0       3.1                          
    0:00:11    7965.0      0.00       0.0       2.4 BM0/PPGAW/PP1/PPG/partial_prod[4]
    0:00:12    8247.0      0.00       0.0       2.1 BM1/PPGAW/PP1/SESU/sgn_extd_shftd[17]
    0:00:12    8515.0      0.00       0.0       1.8 BM1/PPGAW/PP0/SESU/sgn_extd_shftd[17]
    0:00:12    8679.7      0.00       0.0       1.7 BM0/NORM/EXM/n139        
    0:00:12    8928.9      0.00       0.0       1.6 BM1/PPGAW/PP0/SESU/n75   
    0:00:12    9062.2      0.00       0.0       1.6 BM1/NORM/EXM/n98         
    0:00:12    9218.5      0.00       0.0       1.5 BM1/NORM/EXM/n52         
    0:00:12    9366.8      0.00       0.0       1.5 BM0/n76                  
    0:00:12    9509.4      0.00       0.0       1.4 BM0/NORM/EXM/n51         
    0:00:12    9638.5      0.00       0.0       1.4 BM1/NORM/EXM/n106        
    0:00:12    9788.2      0.00       0.0       1.4 BM1/NORM/EXM/n95         
    0:00:13    9927.6      0.00       0.0       1.3 BM0/NORM/EXM/n74         
    0:00:13   10074.5      0.00       0.0       1.3 BM0/NORM/EXM/n103        
    0:00:13   10253.3      0.00       0.0       1.2 BM1/NORM/EXM/n67         
    0:00:13   10397.8      0.00       0.0       1.2 BM0/PPGAW/PP0/SESU/n67   
    0:00:13   10542.4      0.00       0.0       1.2 BM1/PPGAW/PP1/SESU/n63   
    0:00:13   10681.7      0.00       0.0       1.2 BM1/NORM/EXM/n132        
    0:00:13   10821.1      0.00       0.0       1.2 BM0/PPGAW/PP1/PPG/n11    
    0:00:13   10960.5      0.00       0.0       1.2 BM1/PPGAW/PP1/PPG/n21    
    0:00:13   11119.1      0.00       0.0       1.1 BM1/NORM/EXM/n123        
    0:00:13   11258.5      0.00       0.0       1.1 BM0/PPGAW/PP0/PPG/n12    
    0:00:14   11397.9      0.00       0.0       1.1 BM1/PPGAW/PP0/PPG/n22    
    0:00:14   11494.6      0.00       0.0       1.1 BM1/NORM/EXM/net8440     
    0:00:14   11559.3      0.00       0.0       1.0 BM0/PPGAW/PP1/SESU/net7790
    0:00:14   11624.6      0.00       0.0       1.0 BM0/n90                  
    0:00:14   11692.6      0.00       0.0       0.9 BM1/NORM/EXM/n92         
    0:00:14   11767.7      0.00       0.0       0.9 BM0/PPGAW/PP0/SESU/n26   
    0:00:14   11842.8      0.00       0.0       0.9 BM1/PPGAW/PP1/SESU/n45   
    0:00:14   11863.4      0.00       0.0       0.9 BM0/NORM/EXM/n153        
    0:00:14   11862.5      0.00       0.0       0.9 BM1/NORM/EXM/n153        
    0:00:16   11863.9      0.00       0.0       0.9 BM0/N98                  
    0:00:23   11871.9      0.00       0.0       0.9                          


  Beginning Area-Recovery Phase  (max_area 2000)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23   11871.9      0.00       0.0       0.9                          
    0:00:23   11871.9      0.00       0.0       0.9                          
    0:00:24   10653.1      0.00       0.0       0.9                          
    0:00:24   10014.4      0.00       0.0       0.9                          
    0:00:24    9624.9      0.00       0.0       0.9                          
    0:00:24    9468.6      0.00       0.0       0.9                          
    0:00:24    9414.6      0.00       0.0       0.9                          
    0:00:24    9414.6      0.00       0.0       0.9                          
    0:00:24    9414.6      0.00       0.0       0.9                          
    0:00:24    9343.3      0.00       0.0       0.9                          
    0:00:24    9337.7      0.00       0.0       0.9                          
    0:00:24    9337.7      0.00       0.0       0.9                          
    0:00:24    9337.7      0.00       0.0       0.9                          
    0:00:24    9337.7      0.00       0.0       0.9                          
    0:00:24    9337.7      0.00       0.0       0.9                          
    0:00:24    9337.7      0.00       0.0       0.9                          
    0:00:24    9333.0      0.00       0.0       0.9                          
    0:00:25    9308.1      0.00       0.0       0.9                          
    0:00:25    9294.0      0.00       0.0       0.9                          
    0:00:25    9294.0      0.00       0.0       0.9                          
    0:00:25    9294.0      0.00       0.0       0.9                          
    0:00:25    9294.0      0.00       0.0       0.9                          
    0:00:25    9294.0      0.00       0.0       0.9                          
    0:00:25    9294.0      0.00       0.0       0.9                          
    0:00:25    9294.0      0.00       0.0       0.9                          
    0:00:25    9294.0      0.00       0.0       0.9                          
    0:00:26    9210.0      0.00       0.0       0.9                          
    0:00:26    9166.8      0.00       0.0       0.9                          
    0:00:26    9146.7      0.00       0.0       0.9                          
    0:00:26    9138.7      0.00       0.0       0.9                          
    0:00:26    9132.1      0.00       0.0       0.9                          
    0:00:26    9132.1      0.00       0.0       0.9                          
    0:00:26    9132.1      0.00       0.0       0.9                          
    0:00:26    9132.1      0.00       0.0       0.9                          
    0:00:26    9132.1      0.00       0.0       0.9                          
    0:00:26    9132.1      0.00       0.0       0.9                          
    0:00:26    9132.1      0.00       0.0       0.9                          
    0:00:26    9132.1      0.00       0.0       0.9                          
    0:00:27    9132.1      0.00       0.0       0.9                          
Loading db file '/nethome/pdas36/cs7290_f17/project_work/design/physical_design/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
report_area 
 
****************************************
Report : area
Design : dot_product_16bit
Version: L-2016.03-SP5
Date   : Sun Nov 12 00:49:31 2017
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    gscl45nm (File: /nethome/pdas36/cs7290_f17/project_work/design/physical_design/gscl45nm.db)

Number of ports:                         2014
Number of nets:                          5330
Number of cells:                         3301
Number of combinational cells:           3128
Number of sequential cells:               116
Number of macros/black boxes:               0
Number of buf/inv:                       1311
Number of references:                       8

Combinational area:               8351.193386
Buf/Inv area:                     2328.197240
Noncombinational area:             780.915184
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  9132.108570
Total area:                 undefined
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : dot_product_16bit
Version: L-2016.03-SP5
Date   : Sun Nov 12 00:49:31 2017
****************************************

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: BM0/curr_state_reg[2]
              (rising edge-triggered flip-flop clocked by my_clock)
  Endpoint: BM0/adder_ff_reg[21]
            (rising edge-triggered flip-flop clocked by my_clock)
  Path Group: my_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock my_clock (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  BM0/curr_state_reg[2]/CLK (DFFPOSX1)                    0.00       0.00 r
  BM0/curr_state_reg[2]/Q (DFFPOSX1)                      0.11       0.11 f
  BM0/U192/Y (INVX1)                                      0.05       0.16 r
  BM0/U150/Y (NAND3X1)                                    0.02       0.18 f
  BM0/U82/Y (BUFX2)                                       0.04       0.22 f
  BM0/U157/Y (INVX1)                                      0.13       0.35 r
  BM0/U142/Y (AOI22X1)                                    0.06       0.40 f
  BM0/U45/Y (BUFX2)                                       0.04       0.44 f
  BM0/U141/Y (OAI21X1)                                    0.07       0.51 r
  BM0/PPGAW/booth_sel_pp0[2] (pprod_adders_wrapper_0)     0.00       0.51 r
  BM0/PPGAW/PP0/booth_sel[2] (partial_product_sgn_extd_shifter_0)
                                                          0.00       0.51 r
  BM0/PPGAW/PP0/PPG/booth_sel[2] (partial_product_generator_16bit_0)
                                                          0.00       0.51 r
  BM0/PPGAW/PP0/PPG/U36/Y (AND2X1)                        0.04       0.55 r
  BM0/PPGAW/PP0/PPG/U64/Y (AND2X1)                        0.13       0.69 r
  BM0/PPGAW/PP0/PPG/U40/Y (AOI22X1)                       0.06       0.75 f
  BM0/PPGAW/PP0/PPG/U53/Y (BUFX2)                         0.03       0.78 f
  BM0/PPGAW/PP0/PPG/U33/Y (AND2X1)                        0.04       0.82 f
  BM0/PPGAW/PP0/PPG/U68/Y (INVX1)                         0.04       0.87 r
  BM0/PPGAW/PP0/PPG/partial_prod[0] (partial_product_generator_16bit_0)
                                                          0.00       0.87 r
  BM0/PPGAW/PP0/SESU/ain[0] (sign_ext_shift_unit_16bit_0)
                                                          0.00       0.87 r
  BM0/PPGAW/PP0/SESU/U33/Y (AND2X1)                       0.05       0.92 r
  BM0/PPGAW/PP0/SESU/sgn_extd_shftd[0] (sign_ext_shift_unit_16bit_0)
                                                          0.00       0.92 r
  BM0/PPGAW/PP0/sgnd_shftd_PP[0] (partial_product_sgn_extd_shifter_0)
                                                          0.00       0.92 r
  BM0/PPGAW/add_1_root_add_0_root_add_58/B[0] (pprod_adders_wrapper_0_DW01_add_1)
                                                          0.00       0.92 r
  BM0/PPGAW/add_1_root_add_0_root_add_58/U1/Y (AND2X1)
                                                          0.05       0.96 r
  BM0/PPGAW/add_1_root_add_0_root_add_58/U1_1/YS (FAX1)
                                                          0.10       1.06 f
  BM0/PPGAW/add_1_root_add_0_root_add_58/SUM[1] (pprod_adders_wrapper_0_DW01_add_1)
                                                          0.00       1.06 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/B[1] (pprod_adders_wrapper_0_DW01_add_0)
                                                          0.00       1.06 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_1/YC (FAX1)
                                                          0.09       1.15 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_2/YC (FAX1)
                                                          0.08       1.23 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_3/YC (FAX1)
                                                          0.08       1.31 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_4/YC (FAX1)
                                                          0.08       1.39 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_5/YC (FAX1)
                                                          0.08       1.47 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_6/YC (FAX1)
                                                          0.08       1.55 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_7/YC (FAX1)
                                                          0.08       1.64 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_8/YC (FAX1)
                                                          0.08       1.72 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_9/YC (FAX1)
                                                          0.08       1.80 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_10/YC (FAX1)
                                                          0.08       1.88 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_11/YC (FAX1)
                                                          0.08       1.96 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_12/YC (FAX1)
                                                          0.08       2.04 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_13/YC (FAX1)
                                                          0.08       2.12 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_14/YC (FAX1)
                                                          0.08       2.21 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_15/YC (FAX1)
                                                          0.08       2.29 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_16/YC (FAX1)
                                                          0.08       2.37 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_17/YC (FAX1)
                                                          0.08       2.45 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_18/YC (FAX1)
                                                          0.08       2.53 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_19/YC (FAX1)
                                                          0.08       2.61 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_20/YC (FAX1)
                                                          0.08       2.70 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/U1_21/YS (FAX1)
                                                          0.08       2.77 f
  BM0/PPGAW/add_0_root_add_0_root_add_58/SUM[21] (pprod_adders_wrapper_0_DW01_add_0)
                                                          0.00       2.77 f
  BM0/PPGAW/sum[21] (pprod_adders_wrapper_0)              0.00       2.77 f
  BM0/U162/Y (AND2X1)                                     0.03       2.80 f
  BM0/adder_ff_reg[21]/D (DFFPOSX1)                       0.00       2.80 f
  data arrival time                                                  2.80

  clock my_clock (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  BM0/adder_ff_reg[21]/CLK (DFFPOSX1)                     0.00       4.80 r
  library setup time                                     -0.06       4.74
  data required time                                                 4.74
  --------------------------------------------------------------------------
  data required time                                                 4.74
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


1
report_power
Loading db file '/nethome/pdas36/cs7290_f17/project_work/design/physical_design/gscl45nm.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : dot_product_16bit
Version: L-2016.03-SP5
Date   : Sun Nov 12 00:49:32 2017
****************************************


Library(s) Used:

    gscl45nm (File: /nethome/pdas36/cs7290_f17/project_work/design/physical_design/gscl45nm.db)


Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 613.2985 uW   (68%)
  Net Switching Power  = 288.7811 uW   (32%)
                         ---------
Total Dynamic Power    = 902.0795 uW  (100%)

Cell Leakage Power     =  42.9663 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.3055        3.2934e-02        5.1679e+03            0.3436  (  36.35%)
sequential     1.3239e-03        3.3361e-04          147.0198        1.8045e-03  (   0.19%)
combinational      0.3065            0.2555        3.7651e+04            0.5997  (  63.45%)
--------------------------------------------------------------------------------------------------
Total              0.6133 mW         0.2888 mW     4.2966e+04 nW         0.9450 mW
1
quit

Thank you...
