0.6
2018.2
Jun 14 2018
20:41:02
H:/EECS_443/UART_Controller/UART_Controller.ip_user_files/bd/design_1/sim/design_1.vhd,1557350335,vhdl,,,,,,,,,,,,
H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd,1557349585,vhdl,,,,uart_rx,,,,,,,,
H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/imports/new/clock_divider.vhd,1557262634,vhdl,,,,clock_divider,,,,,,,,
H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/imports/new/color_detector.vhd,1557342545,vhdl,,,,color_detector,,,,,,,,
H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/imports/sources_1/imports/library_files/math_real-body.vhdl,1557262634,vhdl,,,,,,,,,,,,
H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/imports/sources_1/imports/library_files/math_real.vhdl,1557262634,vhdl,H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/imports/new/clock_divider.vhd;H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/imports/sources_1/imports/library_files/math_real-body.vhdl,,,math_real,,,,,,,,
H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/flip_flop.vhd,1557264580,vhdl,,,,flip_flop,,,,,,,,
H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/reciever_test.vhd,1557351272,vhdl,,,,color_detector_test,,,,,,,,
H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/top_level.vhd,1557346010,vhdl,,,,top_level,,,,,,,,
H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/uart_tx.vhd,1557277046,vhdl,,,,uart_tx,,,,,,,,
