<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='715' ll='717' type='std::pair&lt;unsigned int, LaneBitmask&gt; llvm::MCRegUnitMaskIterator::operator*() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='714'>/// Returns a (RegUnit, LaneMask) pair.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='95' u='c' c='_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='97' u='c' c='_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='85' u='c' c='_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalENS_10MCRegisterET_'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='86' u='c' c='_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalENS_10MCRegisterET_'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1452' u='c' c='_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='60' u='c' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='145' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='151' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='250' u='c' c='_ZNK4llvm3rdf12RegisterAggr10hasAliasOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='265' u='c' c='_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='280' u='c' c='_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='353' u='c' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
