
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.05

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_b[0] (input port clocked by core_clock)
Endpoint: ram[4][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     7    0.01    0.00    0.00    0.20 ^ data_b[0] (in)
                                         data_b[0] (net)
                  0.00    0.00    0.20 ^ _443_/A1 (sky130_fd_sc_hd__mux2_4)
     1    0.00    0.03    0.11    0.31 ^ _443_/X (sky130_fd_sc_hd__mux2_4)
                                         _112_ (net)
                  0.03    0.00    0.31 ^ ram[4][0]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ram[4][0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.11   -0.11   library hold time
                                 -0.11   data required time
-----------------------------------------------------------------------------
                                 -0.11   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: addr_b[0] (input port clocked by core_clock)
Endpoint: ram[0][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v addr_b[0] (in)
                                         addr_b[0] (net)
                  0.00    0.00    0.20 v _351_/A (sky130_fd_sc_hd__buf_2)
     9    0.04    0.09    0.17    0.37 v _351_/X (sky130_fd_sc_hd__buf_2)
                                         _167_ (net)
                  0.09    0.00    0.37 v _352_/A (sky130_fd_sc_hd__buf_2)
    10    0.04    0.10    0.21    0.58 v _352_/X (sky130_fd_sc_hd__buf_2)
                                         _168_ (net)
                  0.10    0.00    0.58 v _358_/A (sky130_fd_sc_hd__or2_2)
     4    0.01    0.07    0.33    0.90 v _358_/X (sky130_fd_sc_hd__or2_2)
                                         _173_ (net)
                  0.07    0.00    0.90 v _372_/A1 (sky130_fd_sc_hd__o21ai_0)
     8    0.03    0.82    0.66    1.57 ^ _372_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _031_ (net)
                  0.82    0.00    1.57 ^ ram[0][0]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  1.57   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ ram[0][0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.38    4.62   library setup time
                                  4.62   data required time
-----------------------------------------------------------------------------
                                  4.62   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  3.05   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: addr_b[0] (input port clocked by core_clock)
Endpoint: ram[0][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v addr_b[0] (in)
                                         addr_b[0] (net)
                  0.00    0.00    0.20 v _351_/A (sky130_fd_sc_hd__buf_2)
     9    0.04    0.09    0.17    0.37 v _351_/X (sky130_fd_sc_hd__buf_2)
                                         _167_ (net)
                  0.09    0.00    0.37 v _352_/A (sky130_fd_sc_hd__buf_2)
    10    0.04    0.10    0.21    0.58 v _352_/X (sky130_fd_sc_hd__buf_2)
                                         _168_ (net)
                  0.10    0.00    0.58 v _358_/A (sky130_fd_sc_hd__or2_2)
     4    0.01    0.07    0.33    0.90 v _358_/X (sky130_fd_sc_hd__or2_2)
                                         _173_ (net)
                  0.07    0.00    0.90 v _372_/A1 (sky130_fd_sc_hd__o21ai_0)
     8    0.03    0.82    0.66    1.57 ^ _372_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _031_ (net)
                  0.82    0.00    1.57 ^ ram[0][0]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  1.57   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ ram[0][0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.38    4.62   library setup time
                                  4.62   data required time
-----------------------------------------------------------------------------
                                  4.62   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  3.05   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.40e-03   1.04e-05   1.30e-09   1.41e-03  85.9%
Combinational          1.50e-04   8.19e-05   1.30e-09   2.32e-04  14.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.55e-03   9.23e-05   2.60e-09   1.64e-03 100.0%
                          94.4%       5.6%       0.0%
