--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MBO_53_top.twx MBO_53_top.ncd -o MBO_53_top.twr
MBO_53_top.pcf -ucf MBO53.ucf

Design file:              MBO_53_top.ncd
Physical constraint file: MBO_53_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
7 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! ipsum11/blk00000001/sig0000003f   LICE_X17Y84.COUT  SLICE_X17Y85.CIN !
 ! ipsum12/blk00000001/sig0000003f   LICE_X19Y87.COUT  SLICE_X19Y88.CIN !
 ! ipsum21/blk00000001/sig0000003f   LICE_X15Y84.COUT  SLICE_X15Y85.CIN !
 ! ipsum13/blk00000001/sig0000003f   SLICE_X3Y85.COUT  SLICE_X3Y86.CIN  !
 ! ipsum14/blk00000001/sig0000003f   SLICE_X1Y84.COUT  SLICE_X1Y85.CIN  !
 ! ipsum22/blk00000001/sig0000003f   SLICE_X0Y85.COUT  SLICE_X0Y86.CIN  !
 ! ipsum31/blk00000001/sig0000003f   LICE_X13Y84.COUT  SLICE_X13Y85.CIN !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 421157 paths analyzed, 5968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  30.375ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_6 (SLICE_X10Y88.G1), 36657 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_6 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.225ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y86.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X2Y81.F3       net (fanout=11)       1.856   ethernet/mpr/anti_loop
    SLICE_X2Y81.X        Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_86_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_86_o1
    SLICE_X3Y82.BX       net (fanout=1)        0.354   ethernet/mpr/ipp3_anti_loop_AND_86_o
    SLICE_X3Y82.COUT     Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X3Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X3Y83.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X3Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X3Y84.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X3Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X3Y85.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X3Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X3Y86.Y        Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X0Y86.G2       net (fanout=1)        0.620   ethernet/mpr/ipsum3r(9)
    SLICE_X0Y86.COUT     Topcyg                0.984   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X0Y87.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X0Y87.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X0Y88.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X0Y88.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X0Y89.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X0Y89.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X4Y88.G3       net (fanout=1)        0.803   ethernet/mpr/ipp6
    SLICE_X4Y88.Y        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_89_o1
    SLICE_X0Y82.BX       net (fanout=1)        0.577   ethernet/mpr/ipp6_anti_loop_AND_89_o
    SLICE_X0Y82.COUT     Tbxcy                 0.798   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X0Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X0Y83.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X0Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X0Y84.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X0Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X0Y85.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X0Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X0Y86.Y        Tciny                 0.768   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X13Y85.G3      net (fanout=1)        0.544   ethernet/mpr/ipsum6r(9)
    SLICE_X13Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X13Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X13Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X13Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X13Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X13Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X4Y88.F2       net (fanout=1)        0.977   ethernet/mpr/ipp7
    SLICE_X4Y88.X        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X13Y81.BX      net (fanout=1)        0.714   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X13Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X13Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X13Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X13Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X13Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X13Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X13Y84.X       Tcinx                 0.402   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000012
    SLICE_X10Y88.G1      net (fanout=1)        1.094   ethernet/mpr/ipsum7r(6)
    SLICE_X10Y88.CLK     Tgck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][6]_ipsum7r[7]_MUX_5877_o11
                                                       ethernet/mpr/Shift(25)_6
    -------------------------------------------------  ---------------------------
    Total                                     18.225ns (10.686ns logic, 7.539ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_6 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.069ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y86.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X2Y81.F3       net (fanout=11)       1.856   ethernet/mpr/anti_loop
    SLICE_X2Y81.X        Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_86_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_86_o1
    SLICE_X3Y82.BX       net (fanout=1)        0.354   ethernet/mpr/ipp3_anti_loop_AND_86_o
    SLICE_X3Y82.COUT     Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X3Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X3Y83.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X3Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X3Y84.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X3Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X3Y85.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X3Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X3Y86.Y        Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X0Y86.G2       net (fanout=1)        0.620   ethernet/mpr/ipsum3r(9)
    SLICE_X0Y86.COUT     Topcyg                0.984   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X0Y87.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X0Y87.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X0Y88.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X0Y88.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X0Y89.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X0Y89.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X4Y88.G3       net (fanout=1)        0.803   ethernet/mpr/ipp6
    SLICE_X4Y88.Y        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_89_o1
    SLICE_X0Y82.BX       net (fanout=1)        0.577   ethernet/mpr/ipp6_anti_loop_AND_89_o
    SLICE_X0Y82.COUT     Tbxcy                 0.798   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X0Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X0Y83.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X0Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X0Y84.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X0Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X0Y85.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X0Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X0Y86.X        Tcinx                 0.432   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000e
    SLICE_X13Y85.F2      net (fanout=1)        0.584   ethernet/mpr/ipsum6r(8)
    SLICE_X13Y85.COUT    Topcyf                1.011   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X13Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X13Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X13Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X13Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X13Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X4Y88.F2       net (fanout=1)        0.977   ethernet/mpr/ipp7
    SLICE_X4Y88.X        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X13Y81.BX      net (fanout=1)        0.714   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X13Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X13Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X13Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X13Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X13Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X13Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X13Y84.X       Tcinx                 0.402   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000012
    SLICE_X10Y88.G1      net (fanout=1)        1.094   ethernet/mpr/ipsum7r(6)
    SLICE_X10Y88.CLK     Tgck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][6]_ipsum7r[7]_MUX_5877_o11
                                                       ethernet/mpr/Shift(25)_6
    -------------------------------------------------  ---------------------------
    Total                                     18.069ns (10.490ns logic, 7.579ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_6 (FF)
  Requirement:          24.000ns
  Data Path Delay:      18.014ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y86.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X2Y81.F3       net (fanout=11)       1.856   ethernet/mpr/anti_loop
    SLICE_X2Y81.X        Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_86_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_86_o1
    SLICE_X3Y82.BX       net (fanout=1)        0.354   ethernet/mpr/ipp3_anti_loop_AND_86_o
    SLICE_X3Y82.COUT     Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X3Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X3Y83.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X3Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X3Y84.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X3Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X3Y85.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X3Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X3Y86.Y        Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X0Y86.G2       net (fanout=1)        0.620   ethernet/mpr/ipsum3r(9)
    SLICE_X0Y86.COUT     Topcyg                0.773   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X0Y87.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X0Y87.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X0Y88.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X0Y88.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X0Y89.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X0Y89.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X4Y88.G3       net (fanout=1)        0.803   ethernet/mpr/ipp6
    SLICE_X4Y88.Y        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_89_o1
    SLICE_X0Y82.BX       net (fanout=1)        0.577   ethernet/mpr/ipp6_anti_loop_AND_89_o
    SLICE_X0Y82.COUT     Tbxcy                 0.798   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X0Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X0Y83.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X0Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X0Y84.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X0Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X0Y85.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X0Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X0Y86.Y        Tciny                 0.768   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X13Y85.G3      net (fanout=1)        0.544   ethernet/mpr/ipsum6r(9)
    SLICE_X13Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X13Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X13Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X13Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X13Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X13Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X4Y88.F2       net (fanout=1)        0.977   ethernet/mpr/ipp7
    SLICE_X4Y88.X        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X13Y81.BX      net (fanout=1)        0.714   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X13Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X13Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X13Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X13Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X13Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X13Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X13Y84.X       Tcinx                 0.402   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000012
    SLICE_X10Y88.G1      net (fanout=1)        1.094   ethernet/mpr/ipsum7r(6)
    SLICE_X10Y88.CLK     Tgck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][6]_ipsum7r[7]_MUX_5877_o11
                                                       ethernet/mpr/Shift(25)_6
    -------------------------------------------------  ---------------------------
    Total                                     18.014ns (10.475ns logic, 7.539ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_7 (SLICE_X10Y88.F3), 40857 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.973ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y86.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X2Y81.F3       net (fanout=11)       1.856   ethernet/mpr/anti_loop
    SLICE_X2Y81.X        Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_86_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_86_o1
    SLICE_X3Y82.BX       net (fanout=1)        0.354   ethernet/mpr/ipp3_anti_loop_AND_86_o
    SLICE_X3Y82.COUT     Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X3Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X3Y83.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X3Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X3Y84.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X3Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X3Y85.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X3Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X3Y86.Y        Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X0Y86.G2       net (fanout=1)        0.620   ethernet/mpr/ipsum3r(9)
    SLICE_X0Y86.COUT     Topcyg                0.984   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X0Y87.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X0Y87.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X0Y88.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X0Y88.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X0Y89.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X0Y89.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X4Y88.G3       net (fanout=1)        0.803   ethernet/mpr/ipp6
    SLICE_X4Y88.Y        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_89_o1
    SLICE_X0Y82.BX       net (fanout=1)        0.577   ethernet/mpr/ipp6_anti_loop_AND_89_o
    SLICE_X0Y82.COUT     Tbxcy                 0.798   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X0Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X0Y83.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X0Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X0Y84.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X0Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X0Y85.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X0Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X0Y86.Y        Tciny                 0.768   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X13Y85.G3      net (fanout=1)        0.544   ethernet/mpr/ipsum6r(9)
    SLICE_X13Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X13Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X13Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X13Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X13Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X13Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X4Y88.F2       net (fanout=1)        0.977   ethernet/mpr/ipp7
    SLICE_X4Y88.X        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X13Y81.BX      net (fanout=1)        0.714   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X13Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X13Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X13Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X13Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X13Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X13Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X13Y84.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X10Y88.F3      net (fanout=1)        0.488   ethernet/mpr/ipsum7r(7)
    SLICE_X10Y88.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_5876_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     17.973ns (11.040ns logic, 6.933ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.817ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y86.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X2Y81.F3       net (fanout=11)       1.856   ethernet/mpr/anti_loop
    SLICE_X2Y81.X        Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_86_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_86_o1
    SLICE_X3Y82.BX       net (fanout=1)        0.354   ethernet/mpr/ipp3_anti_loop_AND_86_o
    SLICE_X3Y82.COUT     Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X3Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X3Y83.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X3Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X3Y84.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X3Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X3Y85.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X3Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X3Y86.Y        Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X0Y86.G2       net (fanout=1)        0.620   ethernet/mpr/ipsum3r(9)
    SLICE_X0Y86.COUT     Topcyg                0.984   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X0Y87.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X0Y87.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X0Y88.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X0Y88.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X0Y89.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X0Y89.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X4Y88.G3       net (fanout=1)        0.803   ethernet/mpr/ipp6
    SLICE_X4Y88.Y        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_89_o1
    SLICE_X0Y82.BX       net (fanout=1)        0.577   ethernet/mpr/ipp6_anti_loop_AND_89_o
    SLICE_X0Y82.COUT     Tbxcy                 0.798   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X0Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X0Y83.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X0Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X0Y84.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X0Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X0Y85.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X0Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X0Y86.X        Tcinx                 0.432   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000e
    SLICE_X13Y85.F2      net (fanout=1)        0.584   ethernet/mpr/ipsum6r(8)
    SLICE_X13Y85.COUT    Topcyf                1.011   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X13Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X13Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X13Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X13Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X13Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X4Y88.F2       net (fanout=1)        0.977   ethernet/mpr/ipp7
    SLICE_X4Y88.X        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X13Y81.BX      net (fanout=1)        0.714   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X13Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X13Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X13Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X13Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X13Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X13Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X13Y84.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X10Y88.F3      net (fanout=1)        0.488   ethernet/mpr/ipsum7r(7)
    SLICE_X10Y88.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_5876_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     17.817ns (10.844ns logic, 6.973ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.762ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y86.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X2Y81.F3       net (fanout=11)       1.856   ethernet/mpr/anti_loop
    SLICE_X2Y81.X        Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_86_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_86_o1
    SLICE_X3Y82.BX       net (fanout=1)        0.354   ethernet/mpr/ipp3_anti_loop_AND_86_o
    SLICE_X3Y82.COUT     Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X3Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X3Y83.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X3Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X3Y84.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X3Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X3Y85.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X3Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X3Y86.Y        Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X0Y86.G2       net (fanout=1)        0.620   ethernet/mpr/ipsum3r(9)
    SLICE_X0Y86.COUT     Topcyg                0.773   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X0Y87.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X0Y87.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X0Y88.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X0Y88.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X0Y89.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X0Y89.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X4Y88.G3       net (fanout=1)        0.803   ethernet/mpr/ipp6
    SLICE_X4Y88.Y        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_89_o1
    SLICE_X0Y82.BX       net (fanout=1)        0.577   ethernet/mpr/ipp6_anti_loop_AND_89_o
    SLICE_X0Y82.COUT     Tbxcy                 0.798   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X0Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X0Y83.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X0Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X0Y84.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X0Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X0Y85.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X0Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X0Y86.Y        Tciny                 0.768   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X13Y85.G3      net (fanout=1)        0.544   ethernet/mpr/ipsum6r(9)
    SLICE_X13Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X13Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X13Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X13Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X13Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X13Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X4Y88.F2       net (fanout=1)        0.977   ethernet/mpr/ipp7
    SLICE_X4Y88.X        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X13Y81.BX      net (fanout=1)        0.714   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X13Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X13Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X13Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X13Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X13Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X13Y84.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X13Y84.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X10Y88.F3      net (fanout=1)        0.488   ethernet/mpr/ipsum7r(7)
    SLICE_X10Y88.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_5876_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     17.762ns (10.829ns logic, 6.933ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_5 (SLICE_X11Y89.F4), 32871 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.892ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y86.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X2Y81.F3       net (fanout=11)       1.856   ethernet/mpr/anti_loop
    SLICE_X2Y81.X        Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_86_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_86_o1
    SLICE_X3Y82.BX       net (fanout=1)        0.354   ethernet/mpr/ipp3_anti_loop_AND_86_o
    SLICE_X3Y82.COUT     Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X3Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X3Y83.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X3Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X3Y84.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X3Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X3Y85.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X3Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X3Y86.Y        Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X0Y86.G2       net (fanout=1)        0.620   ethernet/mpr/ipsum3r(9)
    SLICE_X0Y86.COUT     Topcyg                0.984   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X0Y87.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X0Y87.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X0Y88.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X0Y88.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X0Y89.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X0Y89.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X4Y88.G3       net (fanout=1)        0.803   ethernet/mpr/ipp6
    SLICE_X4Y88.Y        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_89_o1
    SLICE_X0Y82.BX       net (fanout=1)        0.577   ethernet/mpr/ipp6_anti_loop_AND_89_o
    SLICE_X0Y82.COUT     Tbxcy                 0.798   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X0Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X0Y83.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X0Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X0Y84.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X0Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X0Y85.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X0Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X0Y86.Y        Tciny                 0.768   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X13Y85.G3      net (fanout=1)        0.544   ethernet/mpr/ipsum6r(9)
    SLICE_X13Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X13Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X13Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X13Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X13Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X13Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X4Y88.F2       net (fanout=1)        0.977   ethernet/mpr/ipp7
    SLICE_X4Y88.X        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X13Y81.BX      net (fanout=1)        0.714   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X13Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X13Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X13Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X13Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X13Y83.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X11Y89.F4      net (fanout=1)        0.558   ethernet/mpr/ipsum7r(5)
    SLICE_X11Y89.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_5878_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     17.892ns (10.889ns logic, 7.003ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.736ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y86.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X2Y81.F3       net (fanout=11)       1.856   ethernet/mpr/anti_loop
    SLICE_X2Y81.X        Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_86_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_86_o1
    SLICE_X3Y82.BX       net (fanout=1)        0.354   ethernet/mpr/ipp3_anti_loop_AND_86_o
    SLICE_X3Y82.COUT     Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X3Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X3Y83.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X3Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X3Y84.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X3Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X3Y85.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X3Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X3Y86.Y        Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X0Y86.G2       net (fanout=1)        0.620   ethernet/mpr/ipsum3r(9)
    SLICE_X0Y86.COUT     Topcyg                0.984   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X0Y87.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X0Y87.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X0Y88.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X0Y88.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X0Y89.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X0Y89.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X4Y88.G3       net (fanout=1)        0.803   ethernet/mpr/ipp6
    SLICE_X4Y88.Y        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_89_o1
    SLICE_X0Y82.BX       net (fanout=1)        0.577   ethernet/mpr/ipp6_anti_loop_AND_89_o
    SLICE_X0Y82.COUT     Tbxcy                 0.798   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X0Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X0Y83.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X0Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X0Y84.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X0Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X0Y85.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X0Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X0Y86.X        Tcinx                 0.432   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000e
    SLICE_X13Y85.F2      net (fanout=1)        0.584   ethernet/mpr/ipsum6r(8)
    SLICE_X13Y85.COUT    Topcyf                1.011   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X13Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X13Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X13Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X13Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X13Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X4Y88.F2       net (fanout=1)        0.977   ethernet/mpr/ipp7
    SLICE_X4Y88.X        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X13Y81.BX      net (fanout=1)        0.714   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X13Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X13Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X13Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X13Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X13Y83.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X11Y89.F4      net (fanout=1)        0.558   ethernet/mpr/ipsum7r(5)
    SLICE_X11Y89.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_5878_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     17.736ns (10.693ns logic, 7.043ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.681ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y86.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X2Y81.F3       net (fanout=11)       1.856   ethernet/mpr/anti_loop
    SLICE_X2Y81.X        Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_86_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_86_o1
    SLICE_X3Y82.BX       net (fanout=1)        0.354   ethernet/mpr/ipp3_anti_loop_AND_86_o
    SLICE_X3Y82.COUT     Tbxcy                 0.669   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X3Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X3Y83.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X3Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X3Y84.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X3Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X3Y85.COUT     Tbyp                  0.103   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X3Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X3Y86.Y        Tciny                 0.756   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X0Y86.G2       net (fanout=1)        0.620   ethernet/mpr/ipsum3r(9)
    SLICE_X0Y86.COUT     Topcyg                0.773   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X0Y87.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X0Y87.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X0Y88.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X0Y88.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X0Y89.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X0Y89.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X4Y88.G3       net (fanout=1)        0.803   ethernet/mpr/ipp6
    SLICE_X4Y88.Y        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_89_o1
    SLICE_X0Y82.BX       net (fanout=1)        0.577   ethernet/mpr/ipp6_anti_loop_AND_89_o
    SLICE_X0Y82.COUT     Tbxcy                 0.798   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X0Y83.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X0Y83.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X0Y84.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X0Y84.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X0Y85.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X0Y85.COUT     Tbyp                  0.113   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X0Y86.CIN      net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X0Y86.Y        Tciny                 0.768   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X13Y85.G3      net (fanout=1)        0.544   ethernet/mpr/ipsum6r(9)
    SLICE_X13Y85.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X13Y86.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X13Y87.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X13Y87.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X13Y88.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X13Y88.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X4Y88.F2       net (fanout=1)        0.977   ethernet/mpr/ipp7
    SLICE_X4Y88.X        Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_90_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_90_o1
    SLICE_X13Y81.BX      net (fanout=1)        0.714   ethernet/mpr/ipp7_anti_loop_AND_90_o
    SLICE_X13Y81.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X13Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X13Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X13Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X13Y83.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X11Y89.F4      net (fanout=1)        0.558   ethernet/mpr/ipsum7r(5)
    SLICE_X11Y89.CLK     Tfck                  0.728   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_5878_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     17.681ns (10.678ns logic, 7.003ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_12 (SLICE_X36Y83.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_7 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.041 - 0.042)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_7 to ethernet/aa/Mshreg_Shift_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.XQ      Tcko                  0.412   ethernet/aa/Shift(22)_7
                                                       ethernet/aa/Shift(22)_7
    SLICE_X36Y83.BY      net (fanout=1)        0.329   ethernet/aa/Shift(22)_7
    SLICE_X36Y83.CLK     Tdh         (-Th)     0.110   ethernet/aa/Shift_1211
                                                       ethernet/aa/Mshreg_Shift_12
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.302ns logic, 0.329ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_121 (SLICE_X36Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_4 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_121 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.115 - 0.116)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_4 to ethernet/aa/Mshreg_Shift_121
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y83.YQ      Tcko                  0.409   ethernet/aa/Shift(22)_5
                                                       ethernet/aa/Shift(22)_4
    SLICE_X36Y83.BX      net (fanout=1)        0.498   ethernet/aa/Shift(22)_4
    SLICE_X36Y83.CLK     Tdh         (-Th)     0.130   ethernet/aa/Shift_1211
                                                       ethernet/aa/Mshreg_Shift_121
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.279ns logic, 0.498ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_14 (SLICE_X50Y76.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(18)_2 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(18)_2 to ethernet/aa/Mshreg_Shift_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y80.XQ      Tcko                  0.411   ethernet/aa/Shift(18)_2
                                                       ethernet/aa/Shift(18)_2
    SLICE_X50Y76.BY      net (fanout=1)        0.479   ethernet/aa/Shift(18)_2
    SLICE_X50Y76.CLK     Tdh         (-Th)     0.110   ethernet/aa/Mshreg_Shift_14
                                                       ethernet/aa/Mshreg_Shift_14
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.301ns logic, 0.479ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y5.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpc)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 90 paths analyzed, 72 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point adc_02/CS_reg (SLICE_X42Y91.F2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_counter_cycle_2 (FF)
  Destination:          adc_02/CS_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_counter_cycle_2 to adc_02/CS_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.XQ      Tcko                  0.514   adc_02/adc_counter_cycle(2)
                                                       adc_02/adc_counter_cycle_2
    SLICE_X43Y90.G2      net (fanout=9)        1.606   adc_02/adc_counter_cycle(2)
    SLICE_X43Y90.Y       Tilo                  0.612   adc_02/adc_counter_cycle(2)
                                                       adc_02/Mmux_PWR_10_o_adc_counter_cycle[4]_MUX_38_o1_SW1
    SLICE_X42Y91.F2      net (fanout=1)        0.063   adc_02/N5
    SLICE_X42Y91.CLK     Tfck                  0.776   adc_02_cs_OBUF
                                                       adc_02/Mmux_PWR_10_o_adc_counter_cycle[4]_MUX_38_o1
                                                       adc_02/CS_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (1.902ns logic, 1.669ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_counter_cycle_0 (FF)
  Destination:          adc_02/CS_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.028ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_counter_cycle_0 to adc_02/CS_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y90.XQ      Tcko                  0.515   adc_02/adc_counter_cycle(0)
                                                       adc_02/adc_counter_cycle_0
    SLICE_X43Y90.G4      net (fanout=11)       1.062   adc_02/adc_counter_cycle(0)
    SLICE_X43Y90.Y       Tilo                  0.612   adc_02/adc_counter_cycle(2)
                                                       adc_02/Mmux_PWR_10_o_adc_counter_cycle[4]_MUX_38_o1_SW1
    SLICE_X42Y91.F2      net (fanout=1)        0.063   adc_02/N5
    SLICE_X42Y91.CLK     Tfck                  0.776   adc_02_cs_OBUF
                                                       adc_02/Mmux_PWR_10_o_adc_counter_cycle[4]_MUX_38_o1
                                                       adc_02/CS_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.028ns (1.903ns logic, 1.125ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_counter_cycle_1 (FF)
  Destination:          adc_02/CS_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.621ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_counter_cycle_1 to adc_02/CS_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y88.YQ      Tcko                  0.511   adc_02/adc_counter_cycle(1)
                                                       adc_02/adc_counter_cycle_1
    SLICE_X43Y90.G3      net (fanout=9)        0.659   adc_02/adc_counter_cycle(1)
    SLICE_X43Y90.Y       Tilo                  0.612   adc_02/adc_counter_cycle(2)
                                                       adc_02/Mmux_PWR_10_o_adc_counter_cycle[4]_MUX_38_o1_SW1
    SLICE_X42Y91.F2      net (fanout=1)        0.063   adc_02/N5
    SLICE_X42Y91.CLK     Tfck                  0.776   adc_02_cs_OBUF
                                                       adc_02/Mmux_PWR_10_o_adc_counter_cycle[4]_MUX_38_o1
                                                       adc_02/CS_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.899ns logic, 0.722ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/CS_reg (SLICE_X42Y91.F3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_counter_cycle_2 (FF)
  Destination:          adc_02/CS_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.343ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_counter_cycle_2 to adc_02/CS_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.XQ      Tcko                  0.514   adc_02/adc_counter_cycle(2)
                                                       adc_02/adc_counter_cycle_2
    SLICE_X42Y91.G4      net (fanout=9)        1.373   adc_02/adc_counter_cycle(2)
    SLICE_X42Y91.Y       Tilo                  0.660   adc_02_cs_OBUF
                                                       adc_02/Mmux_PWR_10_o_adc_counter_cycle[4]_MUX_38_o1_SW0
    SLICE_X42Y91.F3      net (fanout=1)        0.020   adc_02/N4
    SLICE_X42Y91.CLK     Tfck                  0.776   adc_02_cs_OBUF
                                                       adc_02/Mmux_PWR_10_o_adc_counter_cycle[4]_MUX_38_o1
                                                       adc_02/CS_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (1.950ns logic, 1.393ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_counter_cycle_1 (FF)
  Destination:          adc_02/CS_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.088ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_counter_cycle_1 to adc_02/CS_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y88.YQ      Tcko                  0.511   adc_02/adc_counter_cycle(1)
                                                       adc_02/adc_counter_cycle_1
    SLICE_X42Y91.G1      net (fanout=9)        1.121   adc_02/adc_counter_cycle(1)
    SLICE_X42Y91.Y       Tilo                  0.660   adc_02_cs_OBUF
                                                       adc_02/Mmux_PWR_10_o_adc_counter_cycle[4]_MUX_38_o1_SW0
    SLICE_X42Y91.F3      net (fanout=1)        0.020   adc_02/N4
    SLICE_X42Y91.CLK     Tfck                  0.776   adc_02_cs_OBUF
                                                       adc_02/Mmux_PWR_10_o_adc_counter_cycle[4]_MUX_38_o1
                                                       adc_02/CS_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (1.947ns logic, 1.141ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_counter_cycle_0 (FF)
  Destination:          adc_02/CS_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.789ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_counter_cycle_0 to adc_02/CS_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y90.XQ      Tcko                  0.515   adc_02/adc_counter_cycle(0)
                                                       adc_02/adc_counter_cycle_0
    SLICE_X42Y91.G3      net (fanout=11)       0.818   adc_02/adc_counter_cycle(0)
    SLICE_X42Y91.Y       Tilo                  0.660   adc_02_cs_OBUF
                                                       adc_02/Mmux_PWR_10_o_adc_counter_cycle[4]_MUX_38_o1_SW0
    SLICE_X42Y91.F3      net (fanout=1)        0.020   adc_02/N4
    SLICE_X42Y91.CLK     Tfck                  0.776   adc_02_cs_OBUF
                                                       adc_02/Mmux_PWR_10_o_adc_counter_cycle[4]_MUX_38_o1
                                                       adc_02/CS_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (1.951ns logic, 0.838ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_counter_cycle_3 (SLICE_X43Y91.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     37.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_counter_cycle_2 (FF)
  Destination:          adc_02/adc_counter_cycle_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.988ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_counter_cycle_2 to adc_02/adc_counter_cycle_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.XQ      Tcko                  0.514   adc_02/adc_counter_cycle(2)
                                                       adc_02/adc_counter_cycle_2
    SLICE_X43Y91.G1      net (fanout=9)        1.468   adc_02/adc_counter_cycle(2)
    SLICE_X43Y91.CLK     Tgck                  1.006   adc_02/adc_counter_cycle(3)
                                                       adc_02/Mcount_adc_counter_cycle_xor(3)1_F
                                                       adc_02/Mcount_adc_counter_cycle_xor(3)1
                                                       adc_02/adc_counter_cycle_3
    -------------------------------------------------  ---------------------------
    Total                                      2.988ns (1.520ns logic, 1.468ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_counter_cycle_1 (SLICE_X43Y88.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_02/adc_counter_cycle_0 (FF)
  Destination:          adc_02/adc_counter_cycle_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.035 - 0.030)
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_02/adc_counter_cycle_0 to adc_02/adc_counter_cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y90.XQ      Tcko                  0.412   adc_02/adc_counter_cycle(0)
                                                       adc_02/adc_counter_cycle_0
    SLICE_X43Y88.G4      net (fanout=11)       0.302   adc_02/adc_counter_cycle(0)
    SLICE_X43Y88.CLK     Tckg        (-Th)    -0.448   adc_02/adc_counter_cycle(1)
                                                       adc_02/Mcount_adc_counter_cycle_xor(1)11
                                                       adc_02/adc_counter_cycle_1
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.860ns logic, 0.302ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/CS_reg (SLICE_X42Y91.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_02/CS_reg (FF)
  Destination:          adc_02/CS_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_02/CS_reg to adc_02/CS_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.XQ      Tcko                  0.412   adc_02_cs_OBUF
                                                       adc_02/CS_reg
    SLICE_X42Y91.F4      net (fanout=3)        0.292   adc_02_cs_OBUF
    SLICE_X42Y91.CLK     Tckf        (-Th)    -0.487   adc_02_cs_OBUF
                                                       adc_02/Mmux_PWR_10_o_adc_counter_cycle[4]_MUX_38_o1
                                                       adc_02/CS_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.899ns logic, 0.292ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/en_sck (SLICE_X27Y74.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_01/en_sck (FF)
  Destination:          adc_01/en_sck (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_01/en_sck to adc_01/en_sck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.XQ      Tcko                  0.411   adc_01/en_sck
                                                       adc_01/en_sck
    SLICE_X27Y74.F4      net (fanout=3)        0.332   adc_01/en_sck
    SLICE_X27Y74.CLK     Tckf        (-Th)    -0.448   adc_01/en_sck
                                                       adc_01/adc_counter_cycle[4]_en_sck_Select_16_o
                                                       adc_01/en_sck
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.859ns logic, 0.332ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_dv
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_dv
--------------------------------------------------------------------------------
Slack: 34.546ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_1/DCM_SP_INST/CLKDV
  Logical resource: pll_1/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: pll_1/CLKDV_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLK90_BUF" derived from  
PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS   duty cycle corrected to 40 nS  HIGH 20 
nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 216 paths analyzed, 94 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.404ns.
--------------------------------------------------------------------------------

Paths for end point adc_02/cnt_reg_4 (SLICE_X16Y52.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/CS_reg (FF)
  Destination:          adc_02/cnt_reg_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.808ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.106 - 0.149)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv_90 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/CS_reg to adc_02/cnt_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.XQ      Tcko                  0.515   adc_02_cs_OBUF
                                                       adc_02/CS_reg
    SLICE_X16Y53.F4      net (fanout=3)        1.871   adc_02_cs_OBUF
    SLICE_X16Y53.X       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X16Y52.SR      net (fanout=3)        0.968   adc_02/Mcount_cnt_reg_val
    SLICE_X16Y52.CLK     Tsrck                 0.794   adc_02/cnt_reg(4)
                                                       adc_02/cnt_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      4.808ns (1.969ns logic, 2.839ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/cnt_reg_0 (FF)
  Destination:          adc_02/cnt_reg_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.608ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/cnt_reg_0 to adc_02/cnt_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y52.YQ      Tcko                  0.511   adc_02/cnt_reg(1)
                                                       adc_02/cnt_reg_0
    SLICE_X16Y53.G3      net (fanout=7)        1.995   adc_02/cnt_reg(0)
    SLICE_X16Y53.Y       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val_SW0
    SLICE_X16Y53.F3      net (fanout=1)        0.020   adc_02/N12
    SLICE_X16Y53.X       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X16Y52.SR      net (fanout=3)        0.968   adc_02/Mcount_cnt_reg_val
    SLICE_X16Y52.CLK     Tsrck                 0.794   adc_02/cnt_reg(4)
                                                       adc_02/cnt_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.608ns (2.625ns logic, 2.983ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/cnt_reg_1 (FF)
  Destination:          adc_02/cnt_reg_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.348ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/cnt_reg_1 to adc_02/cnt_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y52.XQ      Tcko                  0.514   adc_02/cnt_reg(1)
                                                       adc_02/cnt_reg_1
    SLICE_X16Y53.G1      net (fanout=7)        0.732   adc_02/cnt_reg(1)
    SLICE_X16Y53.Y       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val_SW0
    SLICE_X16Y53.F3      net (fanout=1)        0.020   adc_02/N12
    SLICE_X16Y53.X       Tilo                  0.660   adc_02/Mcount_cnt_reg_val
                                                       adc_02/Mcount_cnt_reg_val
    SLICE_X16Y52.SR      net (fanout=3)        0.968   adc_02/Mcount_cnt_reg_val
    SLICE_X16Y52.CLK     Tsrck                 0.794   adc_02/cnt_reg(4)
                                                       adc_02/cnt_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (2.628ns logic, 1.720ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/cnt_reg_3 (SLICE_X19Y62.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/CS_reg (FF)
  Destination:          adc_01/cnt_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.436ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.093 - 0.147)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv_90 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/CS_reg to adc_01/cnt_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y71.XQ      Tcko                  0.515   adc_01_cs_OBUF
                                                       adc_01/CS_reg
    SLICE_X17Y63.F3      net (fanout=4)        1.524   adc_01_cs_OBUF
    SLICE_X17Y63.X       Tilo                  0.612   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val
    SLICE_X19Y62.SR      net (fanout=3)        0.991   adc_01/Mcount_cnt_reg_val
    SLICE_X19Y62.CLK     Tsrck                 0.794   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (1.921ns logic, 2.515ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/cnt_reg_2 (FF)
  Destination:          adc_01/cnt_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/cnt_reg_2 to adc_01/cnt_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y62.YQ      Tcko                  0.511   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_2
    SLICE_X17Y63.G3      net (fanout=6)        0.636   adc_01/cnt_reg(2)
    SLICE_X17Y63.Y       Tilo                  0.612   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val_SW0
    SLICE_X17Y63.F4      net (fanout=1)        0.020   adc_01/N12
    SLICE_X17Y63.X       Tilo                  0.612   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val
    SLICE_X19Y62.SR      net (fanout=3)        0.991   adc_01/Mcount_cnt_reg_val
    SLICE_X19Y62.CLK     Tsrck                 0.794   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (2.529ns logic, 1.647ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/cnt_reg_3 (FF)
  Destination:          adc_01/cnt_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.098ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/cnt_reg_3 to adc_01/cnt_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y62.XQ      Tcko                  0.514   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_3
    SLICE_X17Y63.G1      net (fanout=5)        0.555   adc_01/cnt_reg(3)
    SLICE_X17Y63.Y       Tilo                  0.612   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val_SW0
    SLICE_X17Y63.F4      net (fanout=1)        0.020   adc_01/N12
    SLICE_X17Y63.X       Tilo                  0.612   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val
    SLICE_X19Y62.SR      net (fanout=3)        0.991   adc_01/Mcount_cnt_reg_val
    SLICE_X19Y62.CLK     Tsrck                 0.794   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.098ns (2.532ns logic, 1.566ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/cnt_reg_2 (SLICE_X19Y62.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/CS_reg (FF)
  Destination:          adc_01/cnt_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.436ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.093 - 0.147)
  Source Clock:         clk_dv rising at 0.000ns
  Destination Clock:    clk_dv_90 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/CS_reg to adc_01/cnt_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y71.XQ      Tcko                  0.515   adc_01_cs_OBUF
                                                       adc_01/CS_reg
    SLICE_X17Y63.F3      net (fanout=4)        1.524   adc_01_cs_OBUF
    SLICE_X17Y63.X       Tilo                  0.612   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val
    SLICE_X19Y62.SR      net (fanout=3)        0.991   adc_01/Mcount_cnt_reg_val
    SLICE_X19Y62.CLK     Tsrck                 0.794   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (1.921ns logic, 2.515ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/cnt_reg_2 (FF)
  Destination:          adc_01/cnt_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/cnt_reg_2 to adc_01/cnt_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y62.YQ      Tcko                  0.511   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_2
    SLICE_X17Y63.G3      net (fanout=6)        0.636   adc_01/cnt_reg(2)
    SLICE_X17Y63.Y       Tilo                  0.612   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val_SW0
    SLICE_X17Y63.F4      net (fanout=1)        0.020   adc_01/N12
    SLICE_X17Y63.X       Tilo                  0.612   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val
    SLICE_X19Y62.SR      net (fanout=3)        0.991   adc_01/Mcount_cnt_reg_val
    SLICE_X19Y62.CLK     Tsrck                 0.794   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (2.529ns logic, 1.647ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/cnt_reg_3 (FF)
  Destination:          adc_01/cnt_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.098ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 10.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/cnt_reg_3 to adc_01/cnt_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y62.XQ      Tcko                  0.514   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_3
    SLICE_X17Y63.G1      net (fanout=5)        0.555   adc_01/cnt_reg(3)
    SLICE_X17Y63.Y       Tilo                  0.612   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val_SW0
    SLICE_X17Y63.F4      net (fanout=1)        0.020   adc_01/N12
    SLICE_X17Y63.X       Tilo                  0.612   adc_01/Mcount_cnt_reg_val
                                                       adc_01/Mcount_cnt_reg_val
    SLICE_X19Y62.SR      net (fanout=3)        0.991   adc_01/Mcount_cnt_reg_val
    SLICE_X19Y62.CLK     Tsrck                 0.794   adc_01/cnt_reg(3)
                                                       adc_01/cnt_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.098ns (2.532ns logic, 1.566ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLK90_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_6 (SLICE_X1Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_02/adc_data_reg_5 (FF)
  Destination:          adc_02/adc_data_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_02/adc_data_reg_5 to adc_02/adc_data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y46.YQ       Tcko                  0.409   adc_02_data(6)
                                                       adc_02/adc_data_reg_5
    SLICE_X1Y46.BX       net (fanout=2)        0.353   adc_02_data(5)
    SLICE_X1Y46.CLK      Tckdi       (-Th)    -0.080   adc_02_data(6)
                                                       adc_02/adc_data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.489ns logic, 0.353ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/adc_data_reg_4 (SLICE_X13Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_01/adc_data_reg_3 (FF)
  Destination:          adc_01/adc_data_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_01/adc_data_reg_3 to adc_01/adc_data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.YQ      Tcko                  0.409   adc_01_data(4)
                                                       adc_01/adc_data_reg_3
    SLICE_X13Y52.BX      net (fanout=2)        0.353   adc_01_data(3)
    SLICE_X13Y52.CLK     Tckdi       (-Th)    -0.080   adc_01_data(4)
                                                       adc_01/adc_data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.489ns logic, 0.353ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/adc_data_reg_6 (SLICE_X13Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_01/adc_data_reg_5 (FF)
  Destination:          adc_01/adc_data_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_dv_90 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_01/adc_data_reg_5 to adc_01/adc_data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.YQ      Tcko                  0.409   adc_01_data(6)
                                                       adc_01/adc_data_reg_5
    SLICE_X13Y54.BX      net (fanout=2)        0.353   adc_01_data(5)
    SLICE_X13Y54.CLK     Tckdi       (-Th)    -0.080   adc_01_data(6)
                                                       adc_01/adc_data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.489ns logic, 0.353ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLK90_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.365ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpco)
  Physical resource: pll_2/DCM_SP_INST/CLK90
  Logical resource: pll_2/DCM_SP_INST/CLK90
  Location pin: DCM_X0Y0.CLK90
  Clock network: pll_2/CLK90_BUF
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: adc_02_data(11)/CLK
  Logical resource: adc_02/adc_data_reg_11/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: clk_dv_90
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: adc_02_data(11)/CLK
  Logical resource: adc_02/adc_data_reg_11/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: clk_dv_90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from  
PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS   multiplied by 2.00 to 80 nS and duty 
cycle corrected to HIGH 40 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6672 paths analyzed, 1488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.814ns.
--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y5.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     26.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_data_reg_0 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      3.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_data_reg_0 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C4.IQ1               Tiockiq               0.442   adc_02_sdo
                                                       adc_02/adc_data_reg_0
    RAMB16_X0Y5.DIA0     net (fanout=2)        2.400   adc_02_data(0)
    RAMB16_X0Y5.CLKA     Tbdck                 0.227   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      3.069ns (0.669ns logic, 2.400ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y6.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/adc_data_reg_0 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      2.539ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/adc_data_reg_0 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A8.IQ1               Tiockiq               0.442   adc_01_sdo
                                                       adc_01/adc_data_reg_0
    RAMB16_X0Y6.DIA0     net (fanout=2)        1.870   adc_01_data(0)
    RAMB16_X0Y6.CLKA     Tbdck                 0.227   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (0.669ns logic, 1.870ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y6.DIA8), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/adc_data_reg_4 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      1.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv_90 rising at 50.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/adc_data_reg_4 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.XQ      Tcko                  0.514   adc_01_data(4)
                                                       adc_01/adc_data_reg_4
    RAMB16_X0Y6.DIA8     net (fanout=2)        1.168   adc_01_data(4)
    RAMB16_X0Y6.CLKA     Tbdck                 0.227   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (0.741ns logic, 1.168ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 multiplied by 2.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3 (SLICE_X13Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y1.XQ       Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    SLICE_X13Y0.BX       net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<3>
    SLICE_X13Y0.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5 (SLICE_X17Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.XQ       Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    SLICE_X17Y4.BX       net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<5>
    SLICE_X17Y4.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (SLICE_X1Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y43.XQ       Tcko                  0.412   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    SLICE_X1Y43.BX       net (fanout=1)        0.317   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
    SLICE_X1Y43.CLK      Tckdi       (-Th)    -0.080   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 
 multiplied by 2.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------
Slack: 60.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: pll_3/DCM_SP_INST/CLKIN
  Logical resource: pll_3/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 60.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: pll_3/DCM_SP_INST/CLKIN
  Logical resource: pll_3/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 74.546ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_2/DCM_SP_INST/CLKDV
  Logical resource: pll_2/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y0.CLKDV
  Clock network: pll_2/CLKDV_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_3/CLKDV_BUF" derived from  
PERIOD analysis for net "pll_2/CLKDV_BUF" derived from PERIOD analysis for net 
"pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 
40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS  
multiplied by 2.00 to 80 nS and duty cycle corrected to HIGH 40 nS   multiplied 
by 7.00 to 560 nS and duty cycle corrected to HIGH 280 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5167 paths analyzed, 1314 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  50.148ns.
--------------------------------------------------------------------------------

Paths for end point laser_cntrl/laser_init_comand (SLICE_X51Y36.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/laser_signal (FF)
  Destination:          laser_cntrl/laser_init_comand (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.566ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.117 - 0.133)
  Source Clock:         clk_12 falling at 520.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/laser_signal to laser_cntrl/laser_init_comand
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y34.XQ      Tcko                  0.514   ila0_data0<0>
                                                       ethernet/laser_signal
    SLICE_X50Y39.F4      net (fanout=6)        1.411   ila0_data0<0>
    SLICE_X50Y39.X       Tilo                  0.660   laser_cntrl/_n0396_inv
                                                       laser_cntrl/_n0396_inv
    SLICE_X51Y36.CE      net (fanout=1)        0.498   laser_cntrl/_n0396_inv
    SLICE_X51Y36.CLK     Tceck                 0.483   laser_cntrl/laser_init_comand
                                                       laser_cntrl/laser_init_comand
    -------------------------------------------------  ---------------------------
    Total                                      3.566ns (1.657ns logic, 1.909ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     554.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               laser_cntrl/uart_cntrl_st_FSM_FFd2 (FF)
  Destination:          laser_cntrl/laser_init_comand (FF)
  Requirement:          560.000ns
  Data Path Delay:      5.138ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.016 - 0.028)
  Source Clock:         clk_laser_uart rising at 0.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: laser_cntrl/uart_cntrl_st_FSM_FFd2 to laser_cntrl/laser_init_comand
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.XQ      Tcko                  0.515   laser_cntrl/uart_cntrl_st_FSM_FFd2
                                                       laser_cntrl/uart_cntrl_st_FSM_FFd2
    SLICE_X50Y41.G3      net (fanout=56)       0.561   laser_cntrl/uart_cntrl_st_FSM_FFd2
    SLICE_X50Y41.Y       Tilo                  0.660   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1_SW0
    SLICE_X50Y41.F3      net (fanout=1)        0.020   laser_cntrl/N9
    SLICE_X50Y41.X       Tilo                  0.660   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1
    SLICE_X50Y39.G4      net (fanout=4)        0.401   laser_cntrl/_n0373_inv1
    SLICE_X50Y39.Y       Tilo                  0.660   laser_cntrl/_n0396_inv
                                                       laser_cntrl/_n0396_inv_SW0
    SLICE_X50Y39.F3      net (fanout=1)        0.020   laser_cntrl/N15
    SLICE_X50Y39.X       Tilo                  0.660   laser_cntrl/_n0396_inv
                                                       laser_cntrl/_n0396_inv
    SLICE_X51Y36.CE      net (fanout=1)        0.498   laser_cntrl/_n0396_inv
    SLICE_X51Y36.CLK     Tceck                 0.483   laser_cntrl/laser_init_comand
                                                       laser_cntrl/laser_init_comand
    -------------------------------------------------  ---------------------------
    Total                                      5.138ns (3.638ns logic, 1.500ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     554.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               laser_cntrl/cnt_words_3 (FF)
  Destination:          laser_cntrl/laser_init_comand (FF)
  Requirement:          560.000ns
  Data Path Delay:      5.079ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.016 - 0.027)
  Source Clock:         clk_laser_uart rising at 0.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: laser_cntrl/cnt_words_3 to laser_cntrl/laser_init_comand
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.XQ      Tcko                  0.514   ila0_data0<4>
                                                       laser_cntrl/cnt_words_3
    SLICE_X50Y41.G4      net (fanout=7)        0.503   ila0_data0<4>
    SLICE_X50Y41.Y       Tilo                  0.660   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1_SW0
    SLICE_X50Y41.F3      net (fanout=1)        0.020   laser_cntrl/N9
    SLICE_X50Y41.X       Tilo                  0.660   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1
    SLICE_X50Y39.G4      net (fanout=4)        0.401   laser_cntrl/_n0373_inv1
    SLICE_X50Y39.Y       Tilo                  0.660   laser_cntrl/_n0396_inv
                                                       laser_cntrl/_n0396_inv_SW0
    SLICE_X50Y39.F3      net (fanout=1)        0.020   laser_cntrl/N15
    SLICE_X50Y39.X       Tilo                  0.660   laser_cntrl/_n0396_inv
                                                       laser_cntrl/_n0396_inv
    SLICE_X51Y36.CE      net (fanout=1)        0.498   laser_cntrl/_n0396_inv
    SLICE_X51Y36.CLK     Tceck                 0.483   laser_cntrl/laser_init_comand
                                                       laser_cntrl/laser_init_comand
    -------------------------------------------------  ---------------------------
    Total                                      5.079ns (3.637ns logic, 1.442ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point laser_cntrl/laser_off_comand (SLICE_X49Y38.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/laser_signal (FF)
  Destination:          laser_cntrl/laser_off_comand (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.118 - 0.133)
  Source Clock:         clk_12 falling at 520.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/laser_signal to laser_cntrl/laser_off_comand
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y34.XQ      Tcko                  0.514   ila0_data0<0>
                                                       ethernet/laser_signal
    SLICE_X50Y38.F3      net (fanout=6)        1.155   ila0_data0<0>
    SLICE_X50Y38.X       Tilo                  0.660   laser_cntrl/_n0373_inv
                                                       laser_cntrl/_n0373_inv
    SLICE_X49Y38.CE      net (fanout=1)        0.511   laser_cntrl/_n0373_inv
    SLICE_X49Y38.CLK     Tceck                 0.483   ila0_trig2<0>
                                                       laser_cntrl/laser_off_comand
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (1.657ns logic, 1.666ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     554.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               laser_cntrl/uart_cntrl_st_FSM_FFd2 (FF)
  Destination:          laser_cntrl/laser_off_comand (FF)
  Requirement:          560.000ns
  Data Path Delay:      5.151ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.057 - 0.068)
  Source Clock:         clk_laser_uart rising at 0.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: laser_cntrl/uart_cntrl_st_FSM_FFd2 to laser_cntrl/laser_off_comand
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.XQ      Tcko                  0.515   laser_cntrl/uart_cntrl_st_FSM_FFd2
                                                       laser_cntrl/uart_cntrl_st_FSM_FFd2
    SLICE_X50Y41.G3      net (fanout=56)       0.561   laser_cntrl/uart_cntrl_st_FSM_FFd2
    SLICE_X50Y41.Y       Tilo                  0.660   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1_SW0
    SLICE_X50Y41.F3      net (fanout=1)        0.020   laser_cntrl/N9
    SLICE_X50Y41.X       Tilo                  0.660   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1
    SLICE_X50Y38.G4      net (fanout=4)        0.401   laser_cntrl/_n0373_inv1
    SLICE_X50Y38.Y       Tilo                  0.660   laser_cntrl/_n0373_inv
                                                       laser_cntrl/_n0373_inv_SW0
    SLICE_X50Y38.F4      net (fanout=1)        0.020   laser_cntrl/N17
    SLICE_X50Y38.X       Tilo                  0.660   laser_cntrl/_n0373_inv
                                                       laser_cntrl/_n0373_inv
    SLICE_X49Y38.CE      net (fanout=1)        0.511   laser_cntrl/_n0373_inv
    SLICE_X49Y38.CLK     Tceck                 0.483   ila0_trig2<0>
                                                       laser_cntrl/laser_off_comand
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (3.638ns logic, 1.513ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     554.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               laser_cntrl/cnt_words_3 (FF)
  Destination:          laser_cntrl/laser_off_comand (FF)
  Requirement:          560.000ns
  Data Path Delay:      5.092ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.057 - 0.067)
  Source Clock:         clk_laser_uart rising at 0.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: laser_cntrl/cnt_words_3 to laser_cntrl/laser_off_comand
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.XQ      Tcko                  0.514   ila0_data0<4>
                                                       laser_cntrl/cnt_words_3
    SLICE_X50Y41.G4      net (fanout=7)        0.503   ila0_data0<4>
    SLICE_X50Y41.Y       Tilo                  0.660   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1_SW0
    SLICE_X50Y41.F3      net (fanout=1)        0.020   laser_cntrl/N9
    SLICE_X50Y41.X       Tilo                  0.660   laser_cntrl/_n0373_inv1
                                                       laser_cntrl/_n0373_inv1
    SLICE_X50Y38.G4      net (fanout=4)        0.401   laser_cntrl/_n0373_inv1
    SLICE_X50Y38.Y       Tilo                  0.660   laser_cntrl/_n0373_inv
                                                       laser_cntrl/_n0373_inv_SW0
    SLICE_X50Y38.F4      net (fanout=1)        0.020   laser_cntrl/N17
    SLICE_X50Y38.X       Tilo                  0.660   laser_cntrl/_n0373_inv
                                                       laser_cntrl/_n0373_inv
    SLICE_X49Y38.CE      net (fanout=1)        0.511   laser_cntrl/_n0373_inv
    SLICE_X49Y38.CLK     Tceck                 0.483   ila0_trig2<0>
                                                       laser_cntrl/laser_off_comand
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (3.637ns logic, 1.455ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ (SLICE_X53Y33.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     37.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/laser_signal (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.813ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.118 - 0.133)
  Source Clock:         clk_12 falling at 520.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/laser_signal to U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y34.XQ      Tcko                  0.514   ila0_data0<0>
                                                       ethernet/laser_signal
    SLICE_X53Y33.BY      net (fanout=6)        1.985   ila0_data0<0>
    SLICE_X53Y33.CLK     Tdick                 0.314   U_ila_pro_0/U0/iTRIG_IN<1>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.813ns (0.828ns logic, 1.985ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_3/CLKDV_BUF" derived from
 PERIOD analysis for net "pll_2/CLKDV_BUF" derived from PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS  multiplied by 2.00 to 80 nS and duty cycle corrected to HIGH 40 nS 
 multiplied by 7.00 to 560 nS and duty cycle corrected to HIGH 280 nS 

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i.B (RAMB16_X1Y3.DIB1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.031 - 0.018)
  Source Clock:         clk_laser_uart rising at 560.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y29.XQ      Tcko                  0.412   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<9>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF
    RAMB16_X1Y3.DIB1     net (fanout=1)        0.231   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<9>
    RAMB16_X1Y3.CLKB     Tbckd       (-Th)     0.110   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.302ns logic, 0.231ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i.B (RAMB16_X1Y3.DIB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.031 - 0.018)
  Source Clock:         clk_laser_uart rising at 560.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y28.YQ      Tcko                  0.454   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF
    RAMB16_X1Y3.DIB0     net (fanout=1)        0.231   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<2>
    RAMB16_X1Y3.CLKB     Tbckd       (-Th)     0.110   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.344ns logic, 0.231ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X54Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[3].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.018 - 0.013)
  Source Clock:         clk_laser_uart rising at 560.000ns
  Destination Clock:    clk_laser_uart rising at 560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[3].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y28.XQ      Tcko                  0.412   U_ila_pro_0/U0/iDATA<3>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[3].U_DQ
    SLICE_X54Y28.BX      net (fanout=1)        0.317   U_ila_pro_0/U0/iDATA<3>
    SLICE_X54Y28.CLK     Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.282ns logic, 0.317ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_3/CLKDV_BUF" derived from
 PERIOD analysis for net "pll_2/CLKDV_BUF" derived from PERIOD analysis for net "pll_1/CLKDV_BUF" derived from NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%; multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS  multiplied by 2.00 to 80 nS and duty cycle corrected to HIGH 40 nS 
 multiplied by 7.00 to 560 nS and duty cycle corrected to HIGH 280 nS 

--------------------------------------------------------------------------------
Slack: 554.546ns (period - min period limit)
  Period: 560.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_3/DCM_SP_INST/CLKDV
  Logical resource: pll_3/DCM_SP_INST/CLKDV
  Location pin: DCM_X1Y1.CLKDV
  Clock network: pll_3/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 557.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 560.000ns
  Low pulse: 280.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram/CLKA
  Logical resource: laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A/CLKA
  Location pin: RAMB16_X1Y9.CLKA
  Clock network: clk_laser_uart
--------------------------------------------------------------------------------
Slack: 557.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 560.000ns
  High pulse: 280.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram/CLKA
  Logical resource: laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A/CLKA
  Location pin: RAMB16_X1Y9.CLKA
  Clock network: clk_laser_uart
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 343 paths analyzed, 182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.045ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_7 (SLICE_X25Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_7 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.818ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.YQ       Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X25Y3.SR       net (fanout=7)        1.457   ethernet/fte/ena_posedge
    SLICE_X25Y3.CLK      Tsrck                 0.794   ethernet/fte/datastorage(7)
                                                       ethernet/fte/datastorage_7
    -------------------------------------------------  ---------------------------
    Total                                      2.818ns (1.361ns logic, 1.457ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_6 (SLICE_X25Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_6 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.818ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.YQ       Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X25Y3.SR       net (fanout=7)        1.457   ethernet/fte/ena_posedge
    SLICE_X25Y3.CLK      Tsrck                 0.794   ethernet/fte/datastorage(7)
                                                       ethernet/fte/datastorage_6
    -------------------------------------------------  ---------------------------
    Total                                      2.818ns (1.361ns logic, 1.457ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_1 (SLICE_X19Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.444ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.072 - 0.075)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.YQ       Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X19Y4.SR       net (fanout=7)        1.083   ethernet/fte/ena_posedge
    SLICE_X19Y4.CLK      Tsrck                 0.794   ethernet/fte/datastorage(1)
                                                       ethernet/fte/datastorage_1
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (1.361ns logic, 1.083ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (SLICE_X13Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.010 - 0.012)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.XQ       Tcko                  0.411   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    SLICE_X13Y7.BX       net (fanout=1)        0.310   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
    SLICE_X13Y7.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.491ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X15Y8.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y6.XQ       Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X15Y8.BX       net (fanout=1)        0.310   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
    SLICE_X15Y8.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.492ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3 (SLICE_X13Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y11.XQ      Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    SLICE_X13Y11.BX      net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<3>
    SLICE_X13Y11.CLK     Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.697ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 24.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X50Y16.F2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.492ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.492ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y20.YQ      Tcklo                 0.646   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y21.F4      net (fanout=1)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y21.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X64Y14.G4      net (fanout=2)        0.520   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X64Y14.X       Tif5x                 1.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X47Y13.G4      net (fanout=1)        0.895   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X47Y13.X       Tif5x                 0.890   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X50Y16.F2      net (fanout=1)        0.788   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X50Y16.CLK     Tfck                  0.776   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O61
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.492ns (3.972ns logic, 2.520ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X54Y20.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.379ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y20.YQ      Tcklo                 0.646   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y21.F4      net (fanout=1)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y21.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X54Y20.BY      net (fanout=2)        0.423   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X54Y20.CLK     Tdick                 0.333   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (1.639ns logic, 0.740ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X64Y21.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.739ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.739ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y20.YQ      Tcklo                 0.646   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y21.F4      net (fanout=1)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y21.CLK     Tfck                  0.776   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (1.422ns logic, 0.317ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X64Y21.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.257ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y20.YQ      Tcklo                 0.517   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y21.F4      net (fanout=1)        0.253   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y21.CLK     Tckf        (-Th)    -0.487   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.257ns (1.004ns logic, 0.253ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X54Y20.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.768ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y20.YQ      Tcklo                 0.517   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y21.F4      net (fanout=1)        0.253   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y21.X       Tilo                  0.528   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X54Y20.BY      net (fanout=2)        0.338   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X54Y20.CLK     Tckdi       (-Th)    -0.132   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (1.177ns logic, 0.591ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X50Y16.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      5.059ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.059ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y20.YQ      Tcklo                 0.517   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y21.F4      net (fanout=1)        0.253   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y21.X       Tilo                  0.528   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X64Y14.G4      net (fanout=2)        0.416   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X64Y14.X       Tif5x                 0.800   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X47Y13.G4      net (fanout=1)        0.716   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X47Y13.X       Tif5x                 0.712   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X50Y16.F2      net (fanout=1)        0.630   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X50Y16.CLK     Tckf        (-Th)    -0.487   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O61
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.059ns (3.044ns logic, 2.015ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X64Y20.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.585ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.585ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y73.YQ      Tcko                  0.567   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X66Y61.F2      net (fanout=2)        0.885   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X66Y61.X       Tilo                  0.660   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X66Y25.G3      net (fanout=14)       1.207   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X66Y25.Y       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X64Y20.CLK     net (fanout=4)        0.606   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.585ns (1.887ns logic, 2.698ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.350ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.350ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y53.YQ      Tcko                  0.511   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X66Y53.F2      net (fanout=5)        0.585   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X66Y53.X       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X66Y25.G2      net (fanout=14)       1.328   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X66Y25.Y       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X64Y20.CLK     net (fanout=4)        0.606   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.350ns (1.831ns logic, 2.519ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.320ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.320ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y53.XQ      Tcko                  0.514   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X66Y53.F1      net (fanout=5)        0.552   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X66Y53.X       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X66Y25.G2      net (fanout=14)       1.328   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X66Y25.Y       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X64Y20.CLK     net (fanout=4)        0.606   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.320ns (1.834ns logic, 2.486ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.951ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X66Y82.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.951ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y82.YQ      Tcko                  0.567   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X66Y82.BY      net (fanout=7)        1.051   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X66Y82.CLK     Tdick                 0.333   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (0.900ns logic, 1.051ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X66Y82.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.427ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y82.YQ      Tcko                  0.454   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X66Y82.BY      net (fanout=7)        0.841   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X66Y82.CLK     Tckdi       (-Th)    -0.132   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.427ns (0.586ns logic, 0.841ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8/SR
  Location pin: SLICE_X14Y69.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8/SR
  Location pin: SLICE_X14Y69.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8/SR
  Location pin: SLICE_X15Y54.SR
  Clock network: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_3/DCM_SP_INST/CLKIN
  Logical resource: pll_3/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_3/DCM_SP_INST/CLKIN
  Logical resource: pll_3/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpc)
  Physical resource: pll_3/DCM_SP_INST/CLKIN
  Logical resource: pll_3/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: clk_12
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_3_CLKDV_BUF = PERIOD TIMEGRP "pll_3_CLKDV_BUF" 
TS_WR_CLK / 7 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_3_CLKDV_BUF = PERIOD TIMEGRP "pll_3_CLKDV_BUF" TS_WR_CLK / 7 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 137.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 140.000ns
  Low pulse: 70.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: laser_cntrl/tx_done/SR
  Logical resource: laser_cntrl/uart_tx/o_Tx_Done/SR
  Location pin: SLICE_X53Y38.SR
  Clock network: locked_3_INV_24_o
--------------------------------------------------------------------------------
Slack: 137.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 140.000ns
  High pulse: 70.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: laser_cntrl/tx_done/SR
  Logical resource: laser_cntrl/uart_tx/o_Tx_Done/SR
  Location pin: SLICE_X53Y38.SR
  Clock network: locked_3_INV_24_o
--------------------------------------------------------------------------------
Slack: 137.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 140.000ns
  Low pulse: 70.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: laser_cntrl/uart_tx/r_SM_Main_FSM_FFd3/SR
  Logical resource: laser_cntrl/uart_tx/r_SM_Main_FSM_FFd3/SR
  Location pin: SLICE_X54Y39.SR
  Clock network: locked_3_INV_24_o
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pll_1/CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pll_1/CLKIN_IBUFG_OUT          |     20.000ns|      7.500ns|      9.702ns|            0|            0|            0|        12145|
| pll_1/CLKDV_BUF               |     40.000ns|     10.000ns|     19.404ns|            0|            0|           90|        12055|
|  pll_2/CLK90_BUF              |     40.000ns|     19.404ns|          N/A|            0|            0|          216|            0|
|  pll_2/CLKDV_BUF              |     80.000ns|     20.814ns|      7.164ns|            0|            0|         6672|         5167|
|   pll_3/CLKDV_BUF             |    560.000ns|     50.148ns|          N/A|            0|            0|         5167|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_WR_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_WR_CLK                      |     20.000ns|      6.000ns|      0.397ns|            0|            0|            0|            0|
| TS_pll_3_CLKDV_BUF            |    140.000ns|      2.776ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.693|   10.407|    4.430|    3.237|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_rx_clk       |         |         |    2.818|    5.632|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_tx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_tx_clk       |   19.899|   18.225|    6.856|    5.962|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 433660 paths, 0 nets, and 12333 connections

Design statistics:
   Minimum period:  50.148ns{1}   (Maximum frequency:  19.941MHz)
   Maximum path delay from/to any node:   1.951ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 21 17:15:17 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4579 MB



