
---------- Begin Simulation Statistics ----------
final_tick                               1031704857000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57736                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702004                       # Number of bytes of host memory used
host_op_rate                                    57925                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19152.11                       # Real time elapsed on the host
host_tick_rate                               53868985                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105760538                       # Number of instructions simulated
sim_ops                                    1109385910                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.031705                       # Number of seconds simulated
sim_ticks                                1031704857000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.717438                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143554014                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163655047                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13234867                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        224350109                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18424994                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18553866                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          128872                       # Number of indirect misses.
system.cpu0.branchPred.lookups              285334144                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864104                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811480                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8945877                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260670168                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29060769                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441402                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       88548361                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050697999                       # Number of instructions committed
system.cpu0.commit.committedOps            1052511995                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1902237215                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.553302                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.307876                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1383024994     72.71%     72.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    317284855     16.68%     89.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71725638      3.77%     93.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67887155      3.57%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19970012      1.05%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7410428      0.39%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2417489      0.13%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3455875      0.18%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29060769      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1902237215                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20856795                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015894922                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326213409                       # Number of loads committed
system.cpu0.commit.membars                    3625351                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625357      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583874088     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328024881     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127146227     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052511995                       # Class of committed instruction
system.cpu0.commit.refs                     455171132                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050697999                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052511995                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.960294                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.960294                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            295665330                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4297382                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142132075                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1167037271                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               805522612                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                803639818                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8956890                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7852108                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5388185                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  285334144                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                204822243                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1108363589                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5633447                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          182                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1191534237                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           87                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26491788                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138533                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         797563054                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161979008                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.578505                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1919172835                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.623416                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.908155                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1077189013     56.13%     56.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               618085363     32.21%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               134526702      7.01%     95.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69642252      3.63%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9160774      0.48%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5331173      0.28%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1502314      0.08%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816735      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1918509      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1919172835                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      51                       # number of floating regfile writes
system.cpu0.idleCycles                      140504409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9042860                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269248367                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.535826                       # Inst execution rate
system.cpu0.iew.exec_refs                   482739292                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133726377                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              249458798                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            358726124                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3566212                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4814688                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           139863701                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1141044980                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349012915                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8518243                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1103628738                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1967028                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2817974                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8956890                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6802954                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        83729                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15806442                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        44353                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12316                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4254720                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32512715                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10905978                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12316                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1148911                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7893949                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                454498654                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1093947726                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.884426                       # average fanout of values written-back
system.cpu0.iew.wb_producers                401970339                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.531126                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1094019648                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1349522780                       # number of integer regfile reads
system.cpu0.int_regfile_writes              699021649                       # number of integer regfile writes
system.cpu0.ipc                              0.510127                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.510127                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626927      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            611330637     54.97%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8034050      0.72%     56.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811541      0.16%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           353783583     31.81%     87.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133560142     12.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             64      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1112146982                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    104                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                206                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           75                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               340                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2078880                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001869                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 370395     17.82%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1550950     74.61%     92.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               157532      7.58%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1110598831                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4145658751                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1093947651                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1229589130                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1130353252                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1112146982                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10691728                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       88532981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           113279                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5250326                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     48477598                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1919172835                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.579493                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800444                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1108669727     57.77%     57.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          566395397     29.51%     87.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          201151017     10.48%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33359117      1.74%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6253095      0.33%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2194200      0.11%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             781362      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             250712      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             118208      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1919172835                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.539962                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         26332478                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4600765                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           358726124                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          139863701                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1507                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2059677244                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3732912                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              267958082                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670584953                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10527812                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               816920659                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7278266                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                34412                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1412008331                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1155127056                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          741434873                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                795994948                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10429887                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8956890                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29206656                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70849912                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1412008291                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        135600                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4730                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21616283                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4722                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3014217679                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2299072036                       # The number of ROB writes
system.cpu0.timesIdled                       25742349                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1474                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.455000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9703604                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10165632                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1895365                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18971518                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            305719                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         432233                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          126514                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20596840                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4823                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1110631                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12199630                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1231330                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434266                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21870757                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55062539                       # Number of instructions committed
system.cpu1.commit.committedOps              56873915                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    325706988                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174617                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.822478                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    302242538     92.80%     92.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11558436      3.55%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3791225      1.16%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3714299      1.14%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1020128      0.31%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       337877      0.10%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1708490      0.52%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       102665      0.03%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1231330      0.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    325706988                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502024                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52960028                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16123638                       # Number of loads committed
system.cpu1.commit.membars                    3622523                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622523      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32001712     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17934835     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3314704      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56873915                       # Class of committed instruction
system.cpu1.commit.refs                      21249551                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55062539                       # Number of Instructions Simulated
system.cpu1.committedOps                     56873915                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.981972                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.981972                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            282905606                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               790885                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8742453                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86621522                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12036006                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28551036                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1111110                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1141733                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4564761                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20596840                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12739548                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    313362650                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               117992                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      99847536                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3791688                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062532                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13910011                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10009323                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.303135                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         329168519                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.315413                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.814189                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               270652669     82.22%     82.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31342059      9.52%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16318998      4.96%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5956340      1.81%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2969165      0.90%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1484300      0.45%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  441504      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     132      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3352      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           329168519                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         214073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1173754                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14691998                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.194942                       # Inst execution rate
system.cpu1.iew.exec_refs                    22445282                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5207970                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              246039481                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22478568                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2711856                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1740589                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7082195                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78734063                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17237312                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           791333                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64210634                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1651224                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1749828                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1111110                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5447363                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17361                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          291391                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8317                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          514                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2647                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6354930                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1956282                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           514                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       200836                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        972918                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36043440                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63800928                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.857132                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30893979                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193699                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63817606                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80219726                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42379177                       # number of integer regfile writes
system.cpu1.ipc                              0.167169                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167169                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622625      5.57%      5.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38792645     59.68%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19176073     29.50%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3410479      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65001967                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1890827                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029089                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 295881     15.65%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1431272     75.70%     91.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               163672      8.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63270155                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         461169977                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63800916                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100594610                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70599456                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65001967                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8134607                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21860147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           106723                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700341                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14734372                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    329168519                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.197473                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652074                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          288943330     87.78%     87.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26785797      8.14%     95.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7154706      2.17%     98.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2917472      0.89%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2475986      0.75%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             310673      0.09%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             405015      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             137377      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              38163      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      329168519                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.197345                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16065842                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1927869                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22478568                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7082195                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       329382592                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1734017216                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              263813874                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37986177                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10648062                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14296152                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1571769                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                19522                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            101987616                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82866242                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55826241                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28967454                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7518877                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1111110                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             20949304                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17840064                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       101987604                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30625                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               629                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22852882                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           629                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   403220122                       # The number of ROB reads
system.cpu1.rob.rob_writes                  160955380                       # The number of ROB writes
system.cpu1.timesIdled                           2512                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6935580                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1693                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6973939                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                152809                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9405214                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18757821                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1933475                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        74876                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59159967                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3906107                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118308112                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3980983                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7054379                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2815219                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6537255                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              353                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            259                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2350002                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2350000                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7054379                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           354                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28162200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28162200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    782054272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               782054272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              521                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9405347                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9405347    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9405347                       # Request fanout histogram
system.membus.respLayer1.occupancy        48620300515                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32499687629                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       466614500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   410220251.106849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      9986000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    973629500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1029838399000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1866458000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    173223230                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       173223230                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    173223230                       # number of overall hits
system.cpu0.icache.overall_hits::total      173223230                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31599013                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31599013                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31599013                       # number of overall misses
system.cpu0.icache.overall_misses::total     31599013                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 414510538493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 414510538493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 414510538493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 414510538493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    204822243                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    204822243                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    204822243                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    204822243                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.154275                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.154275                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.154275                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.154275                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13117.831829                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13117.831829                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13117.831829                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13117.831829                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4472                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               90                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.688889                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          111                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29797499                       # number of writebacks
system.cpu0.icache.writebacks::total         29797499                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1801480                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1801480                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1801480                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1801480                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29797533                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29797533                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29797533                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29797533                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 367766697496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 367766697496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 367766697496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 367766697496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.145480                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.145480                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.145480                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.145480                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12342.186096                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12342.186096                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12342.186096                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12342.186096                       # average overall mshr miss latency
system.cpu0.icache.replacements              29797499                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    173223230                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      173223230                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31599013                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31599013                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 414510538493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 414510538493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    204822243                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    204822243                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.154275                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.154275                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13117.831829                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13117.831829                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1801480                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1801480                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29797533                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29797533                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 367766697496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 367766697496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.145480                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.145480                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12342.186096                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12342.186096                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          203020579                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29797499                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.813343                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        439442017                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       439442017                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    411292542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       411292542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    411292542                       # number of overall hits
system.cpu0.dcache.overall_hits::total      411292542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44498605                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44498605                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44498605                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44498605                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 995679159049                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 995679159049                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 995679159049                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 995679159049                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455791147                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455791147                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455791147                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455791147                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097629                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097629                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097629                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097629                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22375.513998                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22375.513998                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22375.513998                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22375.513998                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4598012                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       229280                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            99502                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2637                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.210247                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.947289                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27618275                       # number of writebacks
system.cpu0.dcache.writebacks::total         27618275                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17631786                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17631786                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17631786                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17631786                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26866819                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26866819                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26866819                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26866819                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 455597262764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 455597262764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 455597262764                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 455597262764                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058945                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16957.618346                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16957.618346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16957.618346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16957.618346                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27618275                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    295762123                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      295762123                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32885872                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32885872                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 632147252000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 632147252000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328647995                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328647995                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100064                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100064                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19222.456744                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19222.456744                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11045122                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11045122                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21840750                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21840750                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 326006430500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 326006430500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14926.521777                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14926.521777                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115530419                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115530419                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11612733                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11612733                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 363531907049                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 363531907049                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127143152                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127143152                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.091336                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.091336                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31304.595314                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31304.595314                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6586664                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6586664                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5026069                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5026069                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 129590832264                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 129590832264                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039531                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039531                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25783.735214                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25783.735214                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1798                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1798                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1358                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1358                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9022500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9022500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.430292                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.430292                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6643.961708                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6643.961708                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1343                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1343                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       931000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       931000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004753                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004753                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 62066.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62066.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2950                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2950                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       698000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       698000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044689                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044689                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5057.971014                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5057.971014                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       560000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       560000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044689                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044689                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4057.971014                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4057.971014                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050661                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050661                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760819                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760819                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  64855381500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  64855381500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811480                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811480                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419999                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419999                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85244.166484                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85244.166484                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760819                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760819                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64094562500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64094562500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419999                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419999                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84244.166484                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84244.166484                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987777                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439975300                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27627406                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.925321                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987777                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999618                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999618                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942845180                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942845180                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29706775                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25568783                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 897                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              303726                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55580181                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29706775                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25568783                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                897                       # number of overall hits
system.l2.overall_hits::.cpu1.data             303726                       # number of overall hits
system.l2.overall_hits::total                55580181                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             90752                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2048182                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1718                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1422722                       # number of demand (read+write) misses
system.l2.demand_misses::total                3563374                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            90752                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2048182                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1718                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1422722                       # number of overall misses
system.l2.overall_misses::total               3563374                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7666899000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 193699258000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    161823500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 144812999500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     346340980000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7666899000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 193699258000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    161823500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 144812999500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    346340980000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29797527                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27616965                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1726448                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59143555                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29797527                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27616965                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1726448                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59143555                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003046                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.074164                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.656979                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.824075                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060250                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003046                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.074164                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.656979                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.824075                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060250                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84481.873678                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94571.311534                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94192.956927                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101785.872082                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97194.675608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84481.873678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94571.311534                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94192.956927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101785.872082                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97194.675608                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                259                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         5                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      51.800000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5509488                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2815219                       # number of writebacks
system.l2.writebacks::total                   2815219                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         203553                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          97806                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              301477                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        203553                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         97806                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             301477                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        90636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1844629                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1324916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3261897                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        90636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1844629                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1324916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6289059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9550956                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6753198502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 160803446501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    144586000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 123421810501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 291123041504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6753198502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 160803446501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    144586000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 123421810501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 492524712950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 783647754454                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.066793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.656214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.767423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055152                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.066793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.656214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.767423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.161488                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74509.008584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87173.868838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84257.575758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93154.441867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89249.611960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74509.008584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87173.868838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84257.575758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93154.441867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78314.532102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82049.142981                       # average overall mshr miss latency
system.l2.replacements                       13155943                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7431279                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7431279                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7431279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7431279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51593325                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51593325                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51593325                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51593325                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6289059                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6289059                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 492524712950                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 492524712950                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78314.532102                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78314.532102                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 58                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       209500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.969697                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.950820                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5593.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1173.076923                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3612.068966                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            58                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       642000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       515500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1157500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.969697                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.950820                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20062.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19826.923077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19956.896552                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       110500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       110500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.952381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.961538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         5525                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         4420                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       372000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       472500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.904762                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19578.947368                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19687.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4383616                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           122882                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4506498                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1403210                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1098078                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2501288                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 134917824500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 112315332000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  247233156500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5786826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1220960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7007786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.242484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.899356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.356930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96149.417764                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102283.564556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98842.339027                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       114907                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        59231                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           174138                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1288303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1038847                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2327150                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 113265495001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96764164500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 210029659501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.222627                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.850844                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.332081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87918.366255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93145.732240                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90251.878693                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29706775                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           897                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29707672                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        90752                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            92470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7666899000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    161823500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7828722500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29797527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29800142                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.656979                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003103                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84481.873678                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94192.956927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84662.295880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          116                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           118                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        90636                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        92352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6753198502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    144586000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6897784502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003042                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.656214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003099                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74509.008584                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84257.575758                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74690.147501                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21185167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       180844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21366011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       644972                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       324644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          969616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  58781433500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  32497667500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  91279101000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21830139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       505488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22335627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.642239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91137.961803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100102.473787                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94139.433549                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        88646                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38575                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       127221                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       556326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       286069                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       842395                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  47537951500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26657646001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  74195597501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.565926                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85449.810902                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93186.070497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88076.968051                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          155                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               160                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          577                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             610                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     16288500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1487500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     17776000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          732                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           770                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.788251                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.868421                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.792208                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 28229.636049                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 45075.757576                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 29140.983607                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          256                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           25                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          281                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          321                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          329                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6575475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       158000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6733475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.438525                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.210526                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.427273                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20484.345794                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20466.489362                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999946                       # Cycle average of tags in use
system.l2.tags.total_refs                   124001833                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13156359                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.425239                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.430182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.452394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.934826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.324003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.857958                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.459847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.038319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.108357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.388406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 958508551                       # Number of tag accesses
system.l2.tags.data_accesses                958508551                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5800704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     118865984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      85470720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    391633024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          601880256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5800704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5910528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    180174016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       180174016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          90636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1857281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1335480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6119266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9404379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2815219                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2815219                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5622445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        115213167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           106449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         82844158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    379597926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             583384145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5622445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       106449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5728894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      174637170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174637170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      174637170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5622445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       115213167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          106449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        82844158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    379597926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            758021315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2733657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     90634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1759055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1309356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6103039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006638380500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168276                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168276                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18198592                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2573103                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9404379                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2815219                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9404379                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2815219                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 140580                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 81562                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            449834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            459984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            484699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            659622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            626155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            713502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            622424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            664960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            766876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            673287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           563643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           507978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           657489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           461293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           458093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           493960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            135069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            137066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            129002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            188076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            211512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            204689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            220265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            236376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            219574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           154758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           177933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146448                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 281675066576                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                46318995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            455371297826                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30406.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49156.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7208104                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1632464                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9404379                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2815219                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1859033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1970334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2114828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1198986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  960985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  672988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  189010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  135577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   95674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   25788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  11080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 130553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 167641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 179671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 181552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 180673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 181091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 182220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 184959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 191150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 181715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 178611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 171476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 171106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3156845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.227896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.207516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.561192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       866892     27.46%     27.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1428272     45.24%     72.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       305337      9.67%     82.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       212230      6.72%     89.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        87432      2.77%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        45479      1.44%     93.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40083      1.27%     94.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27032      0.86%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       144088      4.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3156845                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.050435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.713538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    303.454208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168271    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-126975            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168276                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.747833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           149774     89.00%     89.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2052      1.22%     90.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12021      7.14%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3113      1.85%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              941      0.56%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              271      0.16%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               76      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168276                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              592883136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8997120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174952128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               601880256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            180174016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       574.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       169.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    583.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1031704753000                       # Total gap between requests
system.mem_ctrls.avgGap                      84430.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5800576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    112579520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       109760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83798784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    390594496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174952128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5622321.113101050258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 109119889.507314786315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 106387.014905756136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 81223601.334659606218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 378591312.573417484760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 169575753.000453293324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        90636                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1857281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1335480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6119266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2815219                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2998474974                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  84794963740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     72668153                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  68168441829                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 299336749130                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24617647330490                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33082.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45655.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42347.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51044.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48917.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8744487.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11368200900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6042319305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32719899660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7243339860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81441643920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     202729878780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     225454767360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       567000049785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.575827                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 583867562610                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34450780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 413386514390                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11171765220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5937907470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33423625200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7026193080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81441643920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     286709065200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     154735452480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       580445652570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.608239                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 399098195368                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34450780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 598155881632                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10077765604.651163                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46749609665.608032                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 347197211500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165017015000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 866687842000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12736616                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12736616                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12736616                       # number of overall hits
system.cpu1.icache.overall_hits::total       12736616                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2932                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2932                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2932                       # number of overall misses
system.cpu1.icache.overall_misses::total         2932                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    194665499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    194665499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    194665499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    194665499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12739548                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12739548                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12739548                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12739548                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000230                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000230                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000230                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000230                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66393.417121                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66393.417121                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66393.417121                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66393.417121                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          115                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2583                       # number of writebacks
system.cpu1.icache.writebacks::total             2583                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          317                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          317                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          317                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          317                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2615                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2615                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2615                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2615                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    175860000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    175860000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    175860000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    175860000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67250.478011                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67250.478011                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67250.478011                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67250.478011                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2583                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12736616                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12736616                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2932                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2932                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    194665499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    194665499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12739548                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12739548                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000230                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66393.417121                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66393.417121                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          317                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          317                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2615                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2615                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    175860000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    175860000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67250.478011                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67250.478011                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989850                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12640440                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2583                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4893.704994                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        325864500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989850                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999683                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999683                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25481711                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25481711                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16455390                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16455390                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16455390                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16455390                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3742642                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3742642                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3742642                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3742642                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 327976466323                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 327976466323                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 327976466323                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 327976466323                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20198032                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20198032                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20198032                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20198032                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185297                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185297                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185297                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185297                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87632.337350                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87632.337350                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87632.337350                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87632.337350                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1114824                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       106367                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19648                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1181                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.739821                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.065199                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1725930                       # number of writebacks
system.cpu1.dcache.writebacks::total          1725930                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2715089                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2715089                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2715089                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2715089                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1027553                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1027553                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1027553                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1027553                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  89096982656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  89096982656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  89096982656                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  89096982656                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050874                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050874                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050874                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050874                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86707.919354                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86707.919354                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86707.919354                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86707.919354                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1725930                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14606463                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14606463                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2277297                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2277297                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 167554995000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 167554995000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16883760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16883760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134881                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134881                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73576.259487                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73576.259487                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1771579                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1771579                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       505718                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       505718                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  35515181000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  35515181000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029953                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029953                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70227.243246                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70227.243246                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1848927                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1848927                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1465345                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1465345                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 160421471323                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 160421471323                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3314272                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3314272                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.442132                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.442132                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109476.929544                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109476.929544                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       943510                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       943510                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       521835                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       521835                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53581801656                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53581801656                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157451                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157451                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102679.585800                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102679.585800                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          286                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          286                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          170                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          170                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7596000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7596000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.372807                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.372807                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44682.352941                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44682.352941                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3644000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3644000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103070                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103070                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 77531.914894                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77531.914894                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1145000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1145000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.277652                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.277652                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9308.943089                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9308.943089                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1022000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1022000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.277652                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.277652                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8308.943089                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8308.943089                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103024                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103024                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708173                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708173                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63095864500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63095864500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390997                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390997                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89096.681884                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89096.681884                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708173                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708173                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62387691500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62387691500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390997                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390997                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88096.681884                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88096.681884                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.930827                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19287422                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1735618                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.112711                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        325876000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.930827                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.904088                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.904088                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45755901                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45755901                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1031704857000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52136523                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10246498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51712996                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10340724                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9657594                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             345                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7025936                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7025936                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29800148                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22336377                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          770                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          770                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89392557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82863806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5188364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177452540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3814081536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3535055616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       332672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    220952320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7570422144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22832980                       # Total snoops (count)
system.tol2bus.snoopTraffic                 181385152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         81977374                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.073326                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.264579                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               76047314     92.77%     92.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5852111      7.14%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  74863      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3086      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           81977374                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118298334992                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41442284633                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44733779883                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2604287036                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3925494                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            27007                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1632998803000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134077                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703592                       # Number of bytes of host memory used
host_op_rate                                   134418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10631.20                       # Real time elapsed on the host
host_tick_rate                               56559363                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1425399240                       # Number of instructions simulated
sim_ops                                    1429026012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.601294                       # Number of seconds simulated
sim_ticks                                601293946000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.885908                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               94072486                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94179938                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3546932                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        102908875                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5212                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          13026                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7814                       # Number of indirect misses.
system.cpu0.branchPred.lookups              104398178                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1675                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           768                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3545163                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  59961457                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14209070                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2824                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      120764220                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           262459706                       # Number of instructions committed
system.cpu0.commit.committedOps             262460329                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1180228191                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.222381                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.147814                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1116928118     94.64%     94.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12863803      1.09%     95.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20427424      1.73%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2328502      0.20%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1058869      0.09%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1366015      0.12%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       306669      0.03%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     10739721      0.91%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14209070      1.20%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1180228191                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10398                       # Number of function calls committed.
system.cpu0.commit.int_insts                261219309                       # Number of committed integer instructions.
system.cpu0.commit.loads                     81041002                       # Number of loads committed
system.cpu0.commit.membars                        991                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1042      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       180145309     68.64%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       81041714     30.88%     99.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1270910      0.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        262460329                       # Class of committed instruction
system.cpu0.commit.refs                      82312718                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  262459706                       # Number of Instructions Simulated
system.cpu0.committedOps                    262460329                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.570587                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.570587                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            986130891                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1891                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            81018694                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             405078419                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                49115722                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                139579291                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3545553                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3302                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             19866636                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  104398178                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 95226095                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1097857069                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1001807                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     465142415                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          117                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7094682                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.087028                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          96833477                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          94077698                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.387750                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1198238093                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.388190                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.699681                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               853627813     71.24%     71.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               240116613     20.04%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                96832796      8.08%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3321736      0.28%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2314209      0.19%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13242      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2009897      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     430      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1357      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1198238093                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1356775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3668472                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                72946917                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.438477                       # Inst execution rate
system.cpu0.iew.exec_refs                   298776772                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1293071                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              103003922                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            118752309                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2015                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2048750                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1677255                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          379579194                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            297483701                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3111302                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            525995050                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1044423                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            616004276                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3545553                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            617306584                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19259729                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1614                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          181                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           47                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37711307                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       405539                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           181                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       648631                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3019841                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                276563422                       # num instructions consuming a value
system.cpu0.iew.wb_count                    323814394                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.743326                       # average fanout of values written-back
system.cpu0.iew.wb_producers                205576650                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.269936                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     324706684                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               634997028                       # number of integer regfile reads
system.cpu0.int_regfile_writes              250473407                       # number of integer regfile writes
system.cpu0.ipc                              0.218790                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.218790                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1320      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            228118962     43.11%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1351      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  257      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     43.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           299641403     56.63%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1342739      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             529106351                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               329                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   39758189                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.075142                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2187350      5.50%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              37569902     94.50%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  936      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             568862901                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2302669631                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    323814077                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        496697874                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 379576097                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                529106351                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3097                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      117118868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6461284                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           273                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     74834754                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1198238093                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.441570                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.174874                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          982465098     81.99%     81.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           93667192      7.82%     89.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           39169316      3.27%     93.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18865090      1.57%     94.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           35078360      2.93%     97.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           19236051      1.61%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5766452      0.48%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2511422      0.21%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1479112      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1198238093                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.441071                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2330509                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          520602                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           118752309                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1677255                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    582                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1199594868                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2993024                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              729451603                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            201233106                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26922625                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                59466643                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             249429899                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               326729                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            524187089                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             390930335                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          301518115                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                145592616                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1010440                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3545553                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            260098183                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               100285017                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       524186775                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         83495                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1188                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                120109233                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1179                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1549240537                       # The number of ROB reads
system.cpu0.rob.rob_writes                  784472485                       # The number of ROB writes
system.cpu0.timesIdled                          17396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  259                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.479364                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16501816                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16588180                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2203761                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         28356018                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4265                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          22110                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17845                       # Number of indirect misses.
system.cpu1.branchPred.lookups               30063291                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          397                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           463                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2203471                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13120134                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3002517                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2584                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       48833665                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57178996                       # Number of instructions committed
system.cpu1.commit.committedOps              57179773                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    196966079                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.290303                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.200330                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177811936     90.28%     90.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8288232      4.21%     94.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4529975      2.30%     96.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       871142      0.44%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       626727      0.32%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1028964      0.52%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        99801      0.05%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       706785      0.36%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3002517      1.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    196966079                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4172                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55940096                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13954266                       # Number of loads committed
system.cpu1.commit.membars                       1129                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1129      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41849660     73.19%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13954729     24.41%     97.60% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1374015      2.40%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57179773                       # Class of committed instruction
system.cpu1.commit.refs                      15328744                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57178996                       # Number of Instructions Simulated
system.cpu1.committedOps                     57179773                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.591961                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.591961                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            130443450                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  303                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13992610                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             118672183                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15754350                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53933491                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2212565                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1035                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2790301                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   30063291                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18164646                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    184134740                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               612416                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     139705116                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4425710                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.146375                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18786562                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16506081                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.680212                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         205134157                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.681052                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.091093                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               121347228     59.16%     59.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                50427400     24.58%     83.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23090522     11.26%     94.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4024866      1.96%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3200131      1.56%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   41714      0.02%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 3001702      1.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      61      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     533      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           205134157                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         250565                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2352535                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18234598                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.430030                       # Inst execution rate
system.cpu1.iew.exec_refs                    26065715                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1541141                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               57356033                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26287902                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1595                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3393582                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2447402                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          105565343                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24524574                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1864237                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             88321606                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                344070                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             40941156                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2212565                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             41503589                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       658823                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          286600                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          845                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         8962                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     12333636                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1072924                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          8962                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1258726                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1093809                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65700169                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81954622                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.736391                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48381013                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.399030                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      82336059                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               114109850                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62563777                       # number of integer regfile writes
system.cpu1.ipc                              0.278399                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.278399                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1321      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63290194     70.18%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2856      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            25264964     28.01%     98.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1626348      1.80%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              90185843                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     959530                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010639                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138027     14.38%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                821322     85.60%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  181      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              91144052                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         386803211                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81954622                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        153959843                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 105562450                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 90185843                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2893                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       48385570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           337838                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           309                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     32414364                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    205134157                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.439643                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.991257                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          157167649     76.62%     76.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24733662     12.06%     88.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13031816      6.35%     95.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4795011      2.34%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3449106      1.68%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1086787      0.53%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             485331      0.24%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             217189      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             167606      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      205134157                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.439107                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5515186                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          928736                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26287902                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2447402                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    192                       # number of misc regfile reads
system.cpu1.numCycles                       205384722                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   997107848                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              106959767                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42687461                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3429621                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18381221                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              20376015                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               310472                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            152721071                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             113742066                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           86575661                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53174067                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1025168                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2212565                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             24351427                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                43888200                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       152721071                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         55110                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1293                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11331087                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1283                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   299976571                       # The number of ROB reads
system.cpu1.rob.rob_writes                  220204988                       # The number of ROB writes
system.cpu1.timesIdled                           2471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         43511438                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                29213                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            43806359                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1048307                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     60788040                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     121395729                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       387020                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       180600                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25315010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     23070625                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50629289                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       23251225                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           60765386                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       420395                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict         60187745                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1741                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            447                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20011                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20006                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      60765388                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    182181121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              182181121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3917170496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3917170496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1384                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          60787587                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                60787587    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            60787587                       # Request fanout histogram
system.membus.respLayer1.occupancy       311112030363                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             51.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        138194062928                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              23.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   601293946000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   601293946000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    83140055.555556                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   30261334.856395                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        80000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     97762000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   599797425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1496521000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     95209321                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        95209321                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     95209321                       # number of overall hits
system.cpu0.icache.overall_hits::total       95209321                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16774                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16774                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16774                       # number of overall misses
system.cpu0.icache.overall_misses::total        16774                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1111966999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1111966999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1111966999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1111966999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     95226095                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     95226095                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     95226095                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     95226095                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000176                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000176                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000176                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000176                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66291.105222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66291.105222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66291.105222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66291.105222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2486                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.893617                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15520                       # number of writebacks
system.cpu0.icache.writebacks::total            15520                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1255                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1255                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1255                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1255                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15519                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15519                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15519                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15519                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1030498499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1030498499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1030498499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1030498499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000163                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000163                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000163                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000163                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66402.377666                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66402.377666                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66402.377666                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66402.377666                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15520                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     95209321                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       95209321                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16774                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16774                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1111966999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1111966999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     95226095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     95226095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000176                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66291.105222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66291.105222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1255                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1255                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15519                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15519                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1030498499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1030498499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66402.377666                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66402.377666                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           95225023                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15552                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6123.008166                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        190467710                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       190467710                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     65736426                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        65736426                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     65736426                       # number of overall hits
system.cpu0.dcache.overall_hits::total       65736426                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37261008                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37261008                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37261008                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37261008                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2885705135169                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2885705135169                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2885705135169                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2885705135169                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    102997434                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    102997434                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    102997434                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    102997434                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.361766                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.361766                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.361766                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.361766                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77445.707727                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77445.707727                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77445.707727                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77445.707727                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    906441922                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       122045                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         19496905                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2628                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.491580                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    46.440259                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23250461                       # number of writebacks
system.cpu0.dcache.writebacks::total         23250461                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14008523                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14008523                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14008523                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14008523                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23252485                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23252485                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23252485                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23252485                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2111583630325                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2111583630325                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2111583630325                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2111583630325                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.225758                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.225758                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.225758                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.225758                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90811.095258                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90811.095258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90811.095258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90811.095258                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23250461                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     64859646                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       64859646                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36867595                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36867595                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2860354883500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2860354883500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    101727241                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    101727241                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.362416                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.362416                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77584.526018                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77584.526018                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13659624                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13659624                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23207971                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23207971                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2108998626500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2108998626500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.228139                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.228139                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90873.890979                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90873.890979                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       876780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        876780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       393413                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       393413                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25350251669                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25350251669                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1270193                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1270193                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.309727                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.309727                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 64436.741208                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64436.741208                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       348899                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       348899                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44514                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44514                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2585003825                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2585003825                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035045                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035045                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 58071.703846                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58071.703846                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          675                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          675                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          169                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7521000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7521000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.200237                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.200237                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44502.958580                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44502.958580                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          163                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          163                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       205000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       205000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007109                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007109                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 34166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          525                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          525                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          227                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          227                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1021000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1021000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          752                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          752                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.301862                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.301862                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4497.797357                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4497.797357                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          227                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          227                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       794000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       794000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.301862                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.301862                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3497.797357                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3497.797357                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          654                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            654                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          114                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          114                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       571000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       571000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          768                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          768                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.148438                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.148438                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  5008.771930                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  5008.771930                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          113                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          113                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       457000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       457000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.147135                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.147135                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  4044.247788                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  4044.247788                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999297                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           88993381                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23251200                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.827475                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999297                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        229250764                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       229250764                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4995                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2571575                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 507                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              305488                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2882565                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4995                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2571575                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                507                       # number of overall hits
system.l2.overall_hits::.cpu1.data             305488                       # number of overall hits
system.l2.overall_hits::total                 2882565                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10524                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20677637                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2079                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1737088                       # number of demand (read+write) misses
system.l2.demand_misses::total               22427328                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10524                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20677637                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2079                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1737088                       # number of overall misses
system.l2.overall_misses::total              22427328                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    952568000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 2036486754200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    194523000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 201581477136                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2239215322336                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    952568000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 2036486754200                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    194523000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 201581477136                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2239215322336                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15519                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23249212                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2586                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2042576                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25309893                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15519                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23249212                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2586                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2042576                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25309893                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.678136                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.889391                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.803944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.850440                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.886109                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.678136                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.889391                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.803944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.850440                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.886109                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90513.873052                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98487.402318                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93565.656566                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116045.633345                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99843.161091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90513.873052                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98487.402318                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93565.656566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116045.633345                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99843.161091                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             586782                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     20951                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.007350                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  39865536                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              420392                       # number of writebacks
system.l2.writebacks::total                    420392                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1918678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          62903                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1981667                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1918678                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         62903                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1981667                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18758959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1674185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          20445661                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18758959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1674185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     40721080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         61166741                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    844993500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1740744827209                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    170740500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 180645308148                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1922405869357                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    844993500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1740744827209                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    170740500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 180645308148                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 3156059353093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5078465222450                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.675623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.806864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.785770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.819644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.807813                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.675623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.806864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.785770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.819644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.416713                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80590.701001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92795.385245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84025.836614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107900.445977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94025.126865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80590.701001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92795.385245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84025.836614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107900.445977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77504.313567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83026.578487                       # average overall mshr miss latency
system.l2.replacements                       83042179                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       478194                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           478194                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       478197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       478197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24450782                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24450782                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24450784                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24450784                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     40721080                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       40721080                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 3156059353093                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 3156059353093                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77504.313567                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77504.313567                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              99                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  134                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           614                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           160                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                774                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3568000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       419000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3987000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          713                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              908                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.861150                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.820513                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.852423                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5811.074919                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2618.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5151.162791                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          605                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           763                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12235000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3192000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15427000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.848527                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.810256                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.840308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20223.140496                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20202.531646                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20218.872870                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               40                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             46                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.869565                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           40                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       712000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       791000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.869565                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19777.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19775                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            15534                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            17512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33046                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          27546                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               52537                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2319451500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2139928000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4459379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.639415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.587982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.613872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84202.842518                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85627.946061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84880.741192                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16522                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        16015                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            32537                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        11024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1070908500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    917305500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1988214000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.255896                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.211185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.233691                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97143.369013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102195.354278                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99410.700000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4995                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5502                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2079                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12603                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    952568000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    194523000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1147091000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2586                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.678136                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.803944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.696106                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90513.873052                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93565.656566                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91017.297469                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            86                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2032                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    844993500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    170740500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1015734000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.675623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.785770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.691356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80590.701001                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84025.836614                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81148.358233                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2556041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       287976                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2844017                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20650091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1712097                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22362188                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2034167302700                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 199441549136                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2233608851836                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23206132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2000073                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25206205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.889855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.856017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.887170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98506.457076                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116489.631800                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99883.287442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1902156                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        46888                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1949044                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18747935                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1665209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     20413144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1739673918709                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 179728002648                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1919401921357                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.807887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.832574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.809846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92792.828581                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107931.198215                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94027.746111                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    88604716                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  83042243                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.066984                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.984694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.002049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.780331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.234197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.998430                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.452886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.043443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.499975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 484963995                       # Number of tag accesses
system.l2.tags.data_accesses                484963995                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        671040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1204021888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        130048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     107297856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2578144256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3890265088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       671040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       130048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        801088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26905280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26905280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18812842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1676529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     40283504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            60785392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       420395                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             420395                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1115993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2002384850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           216280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        178444930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4287660425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6469822478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1115993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       216280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1332274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44745636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44745636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44745636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1115993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2002384850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          216280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       178444930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4287660425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6514568114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    391861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18753841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1658660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  40253227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.035282320750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24003                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24003                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            94015217                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             370023                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    60785394                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     420397                       # Number of write requests accepted
system.mem_ctrls.readBursts                  60785394                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   420397                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 107149                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28536                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1177696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1007641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            924648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            924904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6335356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9077416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8745566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           7076212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           7785735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6711189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3737913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1695535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1531126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1406654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1301284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1239370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22203                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1816659916393                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               303391225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2954377010143                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29939.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48689.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 52302163                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  330512                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              60785394                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               420397                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3466105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5080487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6692881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7620083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7851363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 7656733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 6189976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5160945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3553647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2413280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1797463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1549837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 757041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 358256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 248078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 154701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  88549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  33792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8437434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    463.231217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   356.493404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.656013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       249931      2.96%      2.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3314048     39.28%     42.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       478452      5.67%     47.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1234295     14.63%     62.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       752634      8.92%     71.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       285960      3.39%     74.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       425706      5.05%     79.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       318050      3.77%     83.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1378358     16.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8437434                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2527.940882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    196.263735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  47450.349219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        23987     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.76947e+06-1.83501e+06           12      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.83501e+06-1.90054e+06            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24003                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.325626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.297859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.026905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21035     87.63%     87.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              495      2.06%     89.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1320      5.50%     95.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              621      2.59%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              244      1.02%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              124      0.52%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               57      0.24%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               46      0.19%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               22      0.09%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               19      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24003                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3883407680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6857536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25079296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3890265216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26905408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6458.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6469.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        50.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    50.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  601294046500                       # Total gap between requests
system.mem_ctrls.avgGap                       9824.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       671040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1200245824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       130048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    106154240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2576206528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25079296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1115993.274943100754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1996104953.300161838531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 216280.241743860854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 176543004.808500111103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4284437828.016981601715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41708878.272990301251                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18812842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1676529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     40283506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       420397                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    409573298                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 960060282689                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     85939868                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 110937511512                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1882883702776                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14562910648024                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39062.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51032.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42293.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66170.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46740.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34640852.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25944053940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13789595490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        181418874840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          968664960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47465574000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     268803942480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4535660640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       542926366350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        902.930039                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9297655637                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20078500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 571917790363                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          34299224820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          18230466540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        251823787320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1076865120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47465574000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     271500088650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2265221760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       626661228210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1042.187822                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3557093077                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20078500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 577658352923                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                318                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3116260403.125000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6240893008.144019                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        42500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  15788616000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   102692281500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 498601664500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18161942                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18161942                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18161942                       # number of overall hits
system.cpu1.icache.overall_hits::total       18161942                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2704                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2704                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2704                       # number of overall misses
system.cpu1.icache.overall_misses::total         2704                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    214725000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    214725000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    214725000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    214725000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18164646                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18164646                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18164646                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18164646                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000149                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000149                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000149                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000149                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 79410.133136                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79410.133136                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 79410.133136                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79410.133136                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2586                       # number of writebacks
system.cpu1.icache.writebacks::total             2586                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          118                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          118                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2586                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2586                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2586                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2586                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    204351000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    204351000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    204351000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    204351000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79022.041763                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79022.041763                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79022.041763                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79022.041763                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2586                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18161942                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18161942                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2704                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2704                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    214725000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    214725000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18164646                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18164646                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000149                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000149                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 79410.133136                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79410.133136                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          118                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2586                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2586                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    204351000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    204351000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79022.041763                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79022.041763                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18263319                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2618                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6976.057678                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36331878                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36331878                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16210634                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16210634                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16210634                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16210634                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4755877                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4755877                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4755877                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4755877                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 387648867812                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 387648867812                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 387648867812                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 387648867812                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20966511                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20966511                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20966511                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20966511                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.226832                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.226832                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.226832                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.226832                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81509.439334                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81509.439334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81509.439334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81509.439334                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     46904845                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        34542                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           697826                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            472                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.215674                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.182203                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2042808                       # number of writebacks
system.cpu1.dcache.writebacks::total          2042808                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2710999                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2710999                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2710999                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2710999                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2044878                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2044878                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2044878                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2044878                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 209233260355                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 209233260355                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 209233260355                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 209233260355                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.097531                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.097531                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.097531                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.097531                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102320.656956                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102320.656956                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102320.656956                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102320.656956                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2042804                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15225989                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15225989                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4367307                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4367307                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 362422658000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 362422658000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19593296                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19593296                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.222898                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.222898                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82985.386189                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82985.386189                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2365142                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2365142                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2002165                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2002165                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 206813417000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 206813417000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.102186                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.102186                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103294.891780                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103294.891780                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       984645                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        984645                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       388570                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       388570                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  25226209812                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  25226209812                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1373215                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1373215                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.282964                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.282964                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 64920.631577                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64920.631577                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       345857                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       345857                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42713                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42713                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2419843355                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2419843355                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.031104                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.031104                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 56653.556411                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56653.556411                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          707                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          707                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13721000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13721000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          862                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          862                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.179814                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.179814                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 88522.580645                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 88522.580645                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           67                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           67                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7490500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7490500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102088                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102088                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 85119.318182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 85119.318182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          568                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          568                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          227                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          227                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1985500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1985500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          795                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          795                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.285535                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.285535                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8746.696035                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8746.696035                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          226                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          226                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1759500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1759500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.284277                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.284277                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7785.398230                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7785.398230                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          156                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          156                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       806000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       806000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          463                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          463                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.336933                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.336933                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5166.666667                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5166.666667                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          156                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          156                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       650000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       650000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.336933                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.336933                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4166.666667                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4166.666667                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.992835                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18265214                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2044708                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.932920                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.992835                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999776                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999776                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43981943                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43981943                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 601293946000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25228141                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       898589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24833177                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        82621788                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         64134979                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1880                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           453                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85818                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85818                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18105                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25210035                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69753222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6130975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75938514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1986560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2975979072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       331008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    261464576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3239761216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       147182604                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27165312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        172493853                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.138095                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.348021                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              148853988     86.30%     86.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1               23459265     13.60%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 180600      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          172493853                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50626798437                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34880914832                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23285489                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3070168376                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3883990                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
