
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.574521                       # Number of seconds simulated
sim_ticks                                574521367500                       # Number of ticks simulated
final_tick                               574521367500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 278277                       # Simulator instruction rate (inst/s)
host_op_rate                                   309662                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              180310590                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680564                       # Number of bytes of host memory used
host_seconds                                  3186.29                       # Real time elapsed on the host
sim_insts                                   886671670                       # Number of instructions simulated
sim_ops                                     986672816                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              35648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 557                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              38989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              19160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher          3899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 62048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         38989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            38989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             38989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             19160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher         3899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                62048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         558                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       558                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  35712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   35712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  574521358500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   558                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    294.400000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.267201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.709965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           40     36.36%     36.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           20     18.18%     54.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     20.00%     74.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      4.55%     79.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      4.55%     83.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.64%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.73%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.91%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      9.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          110                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9525500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                19988000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2790000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17070.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35820.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      437                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  1029608169.35                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   514080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   250470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2320500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4086900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               156000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         8609850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2883360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     137877098340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           137898992700                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.024132                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         574511856500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       289000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 574485608500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7509000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       7767750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     18887250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   349860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   166980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1656480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              3117900                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               279360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         8597880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3284640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     137877286740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           137897813040                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.022079                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         574513804250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       612000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 574486394000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      8552500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       5645250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     18857750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               187969918                       # Number of BP lookups
system.cpu.branchPred.condPredicted         124955172                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            269346                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            135011677                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                76134914                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.391355                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                25806673                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              72                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               69                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           37                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert       537714                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    574521367500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1149042736                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             278466                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      899487545                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   187969918                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          101941590                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    1148460952                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  540846                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  153                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          400                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 301580072                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   210                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         1149010394                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.870812                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.179464                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                667365985     58.08%     58.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                178373056     15.52%     73.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 87615283      7.63%     81.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                215656070     18.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1149010394                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.163588                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.782815                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 71243303                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             746133618                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 226530256                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             104832971                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 270246                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             75272910                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   179                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              992097910                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                486527                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 270246                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                126915986                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               188072427                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles      402034879                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 269203742                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             162513114                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              989913628                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   417                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents             115117406                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                   1035                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                5                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1050507326                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1505463110                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1160455269                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups               90                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps            1047263801                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3243525                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts           16935553                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts       17067260                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 246301292                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            206939745                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           132475065                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          18869636                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                5                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  972977605                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded            16935516                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 988562401                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            807653                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3240304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1628006                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         268818                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    1149010394                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.860360                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.934790                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           523224969     45.54%     45.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           333230491     29.00%     74.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           222333758     19.35%     93.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            70220395      6.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 696      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  85      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1149010394                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                80263862     14.99%     14.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     13      0.00%     14.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv               356794917     66.62%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               70743217     13.21%     94.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              27772730      5.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 3      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             573287587     57.99%     57.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             38333339      3.88%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              38333374      3.88%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    7      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    8      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    8      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   7      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            206670869     20.91%     86.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           131937199     13.35%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              988562401                       # Type of FU issued
system.cpu.iq.rate                           0.860336                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   535574742                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.541771                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         3662517425                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         993154403                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    988023687                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1524137048                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         23333255                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       272265                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1066                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       807248                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            46                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 270246                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  269713                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    34                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           989913134                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             206939745                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            132475065                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts           16935515                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    34                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1066                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             51                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       269149                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               269200                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             988024020                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             206670692                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            538381                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            13                       # number of nop insts executed
system.cpu.iew.exec_refs                    338338873                       # number of memory reference insts executed
system.cpu.iew.exec_branches                185271627                       # Number of branches executed
system.cpu.iew.exec_stores                  131668181                       # Number of stores executed
system.cpu.iew.exec_rate                     0.859867                       # Inst execution rate
system.cpu.iew.wb_sent                      988023810                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     988023750                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 560614833                       # num instructions producing a value
system.cpu.iew.wb_consumers                 946802289                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.859867                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.592114                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         3239776                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls        16666698                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            269169                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   1148470435                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.859119                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.688356                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    701744526     61.10%     61.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    270189500     23.53%     84.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     74977386      6.53%     91.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     20161247      1.76%     92.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     16803974      1.46%     94.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     19862531      1.73%     96.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      8333348      0.73%     96.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1667219      0.15%     96.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     34730704      3.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1148470435                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            886671671                       # Number of instructions committed
system.cpu.commit.committedOps              986672817                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      338335297                       # Number of memory references committed
system.cpu.commit.loads                     206667480                       # Number of loads committed
system.cpu.commit.membars                    16666686                       # Number of memory barriers committed
system.cpu.commit.branches                  185269929                       # Number of branches committed
system.cpu.commit.vec_insts                        60                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 876403407                       # Number of committed integer instructions.
system.cpu.commit.function_calls             25000100                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            2      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        571670813     57.94%     57.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        38333338      3.89%     61.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         38333337      3.89%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               7      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               8      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               8      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              7      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       206667480     20.95%     86.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      131667817     13.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         986672817                       # Class of committed instruction
system.cpu.commit.bw_lim_events              34730704                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   2103652181                       # The number of ROB reads
system.cpu.rob.rob_writes                  1980365145                       # The number of ROB writes
system.cpu.timesIdled                             275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32342                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   886671670                       # Number of Instructions Simulated
system.cpu.committedOps                     986672816                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.295906                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.295906                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.771661                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.771661                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1158024137                       # number of integer regfile reads
system.cpu.int_regfile_writes               729418481                       # number of integer regfile writes
system.cpu.vec_regfile_reads                       78                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      39                       # number of vector regfile writes
system.cpu.cc_regfile_reads                 345003414                       # number of cc regfile reads
system.cpu.cc_regfile_writes                320003421                       # number of cc regfile writes
system.cpu.misc_regfile_reads               861090290                       # number of misc regfile reads
system.cpu.misc_regfile_writes               33333371                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 1                       # number of replacements
system.cpu.dcache.tags.tagsinuse           186.997210                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           315004575                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               203                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          1551746.674877                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   186.997210                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.182614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.182614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.197266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         630010657                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        630010657                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    166670562                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       166670562                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    115000635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      115000635                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data     16666693                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     16666693                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data     16666685                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     16666685                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     281671197                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        281671197                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    281671197                       # number of overall hits
system.cpu.dcache.overall_hits::total       281671197                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           153                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          497                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          650                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            650                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          650                       # number of overall misses
system.cpu.dcache.overall_misses::total           650                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     11904000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11904000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     21319968                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21319968                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       166000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       166000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     33223968                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33223968                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     33223968                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33223968                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    166670715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    166670715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    115001132                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    115001132                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data     16666695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     16666695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data     16666685                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     16666685                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    281671847                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    281671847                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    281671847                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    281671847                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000002                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000002                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 77803.921569                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77803.921569                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42897.319920                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42897.319920                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        83000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        83000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51113.796923                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51113.796923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51113.796923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51113.796923                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1402                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              38                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    36.894737                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          394                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          394                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          448                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          448                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          103                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          202                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          202                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8126500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8126500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      6362969                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6362969                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        91000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        91000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     14489469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14489469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     14489469                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14489469                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 82085.858586                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82085.858586                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61776.398058                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61776.398058                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        91000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        91000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71730.044554                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71730.044554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71730.044554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71730.044554                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                58                       # number of replacements
system.cpu.icache.tags.tagsinuse           264.995576                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           301579627                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          851919.850282                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   264.995576                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.517569                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.517569                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          296                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         603160496                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        603160496                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    301579627                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       301579627                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     301579627                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        301579627                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    301579627                       # number of overall hits
system.cpu.icache.overall_hits::total       301579627                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          444                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           444                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          444                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            444                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          444                       # number of overall misses
system.cpu.icache.overall_misses::total           444                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     33502991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33502991                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     33502991                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33502991                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     33502991                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33502991                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    301580071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    301580071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    301580071                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    301580071                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    301580071                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    301580071                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75457.186937                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75457.186937                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75457.186937                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75457.186937                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75457.186937                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75457.186937                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        11805                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           34                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               105                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   112.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           34                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           58                       # number of writebacks
system.cpu.icache.writebacks::total                58                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           89                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           89                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           89                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     27685991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27685991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     27685991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27685991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     27685991                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27685991                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77988.707042                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77988.707042                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77988.707042                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77988.707042                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77988.707042                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77988.707042                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              229                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 230                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    10                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    28.999361                       # Cycle average of tags in use
system.l2.tags.total_refs                           1                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        58                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.017241                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       23.999362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     4.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000885                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000153                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.001617                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5012                       # Number of tag accesses
system.l2.tags.data_accesses                     5012                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           57                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               57                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    27                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     4                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    29                       # number of demand (read+write) hits
system.l2.demand_hits::total                       33                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    4                       # number of overall hits
system.l2.overall_hits::cpu.data                   29                       # number of overall hits
system.l2.overall_hits::total                      33                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               76                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  76                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              351                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           98                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              98                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 174                       # number of demand (read+write) misses
system.l2.demand_misses::total                    525                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                351                       # number of overall misses
system.l2.overall_misses::cpu.data                174                       # number of overall misses
system.l2.overall_misses::total                   525                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      6009000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6009000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     27299500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27299500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      8051000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8051000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      27299500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      14060000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         41359500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     27299500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     14060000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        41359500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           57                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           57                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               203                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  558                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              203                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 558                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.737864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.737864                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.988732                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988732                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.980000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.980000                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.988732                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.857143                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.940860                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.988732                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.857143                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.940860                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79065.789474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79065.789474                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77776.353276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77776.353276                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82153.061224                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82153.061224                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77776.353276                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 80804.597701                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        78780                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77776.353276                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 80804.597701                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        78780                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           55                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             55                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             75                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           97                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               523                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              578                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      2340840                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2340840                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      5543500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5543500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     25199500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25199500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      7404500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7404500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     25199500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     12948000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     38147500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     25199500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     12948000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      2340840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     40488340                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.728155                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.728155                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.988732                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988732                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.970000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.970000                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.988732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.847291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.937276                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.988732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.847291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.035842                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 42560.727273                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 42560.727273                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73913.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73913.333333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71793.447293                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71793.447293                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76335.051546                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76335.051546                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 71793.447293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 75279.069767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72939.770554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 71793.447293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 75279.069767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 42560.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70049.031142                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           558                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           14                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                482                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               75                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           483                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        35648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               558                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     558    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 558                       # Request fanout histogram
system.membus.reqLayer0.occupancy              695353                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2959250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          617                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           72                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             20                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           20                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 574521367500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           59                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               67                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              103                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             103                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          100                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        13056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  39424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              67                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              625                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.230106                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    590     94.40%     94.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     35      5.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                625                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             367500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            304999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
