// Seed: 602885736
module module_0 (
    output id_0,
    output id_1
);
  assign id_1 = 1 - id_2;
  always {id_2, 1 + 1'b0} = id_2 || id_2;
  assign id_0[1] = id_2 * id_2;
  logic id_3 = id_2;
endmodule
`define pp_2 0
