Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed May  2 02:32:23 2018
| Host             : DESKTOP-OQNQAOP running 64-bit major release  (build 9200)
| Command          : report_power -file SoC_fpga_power_routed.rpt -pb SoC_fpga_power_summary_routed.pb -rpx SoC_fpga_power_routed.rpx
| Design           : SoC_fpga
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.114        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.017        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.002 |     1188 |       --- |             --- |
|   LUT as Logic           |     0.002 |      686 |     63400 |            1.08 |
|   LUT as Distributed RAM |    <0.001 |       80 |     19000 |            0.42 |
|   CARRY4                 |    <0.001 |       36 |     15850 |            0.23 |
|   Register               |    <0.001 |      227 |    126800 |            0.18 |
|   Others                 |     0.000 |       24 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
| Signals                  |     0.002 |     1144 |       --- |             --- |
| DSPs                     |     0.000 |        2 |       240 |            0.83 |
| I/O                      |     0.012 |       26 |       210 |           12.38 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.114 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.005 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| SoC_fpga                       |     0.017 |
|   SoC                          |     0.004 |
|     fa                         |    <0.001 |
|       done_reg                 |    <0.001 |
|       err_reg                  |     0.000 |
|       fact                     |    <0.001 |
|         cu                     |    <0.001 |
|         dp                     |    <0.001 |
|           CNT                  |    <0.001 |
|           MUL                  |     0.000 |
|           REG                  |     0.000 |
|       go_pulse_reg             |     0.000 |
|       go_reg                   |     0.000 |
|       in_reg                   |    <0.001 |
|       res_reg                  |    <0.001 |
|     gpio                       |    <0.001 |
|       gpio1_reg                |     0.000 |
|       gpio2_reg                |    <0.001 |
|     mips                       |     0.003 |
|       dp                       |     0.003 |
|         alu                    |    <0.001 |
|         dmem                   |    <0.001 |
|           ram_reg_0_63_0_0     |     0.000 |
|           ram_reg_0_63_10_10   |     0.000 |
|           ram_reg_0_63_11_11   |     0.000 |
|           ram_reg_0_63_12_12   |     0.000 |
|           ram_reg_0_63_13_13   |     0.000 |
|           ram_reg_0_63_14_14   |     0.000 |
|           ram_reg_0_63_15_15   |     0.000 |
|           ram_reg_0_63_16_16   |     0.000 |
|           ram_reg_0_63_17_17   |     0.000 |
|           ram_reg_0_63_18_18   |     0.000 |
|           ram_reg_0_63_19_19   |     0.000 |
|           ram_reg_0_63_1_1     |    <0.001 |
|           ram_reg_0_63_20_20   |     0.000 |
|           ram_reg_0_63_21_21   |     0.000 |
|           ram_reg_0_63_22_22   |     0.000 |
|           ram_reg_0_63_23_23   |     0.000 |
|           ram_reg_0_63_24_24   |     0.000 |
|           ram_reg_0_63_25_25   |     0.000 |
|           ram_reg_0_63_26_26   |     0.000 |
|           ram_reg_0_63_27_27   |     0.000 |
|           ram_reg_0_63_28_28   |     0.000 |
|           ram_reg_0_63_29_29   |     0.000 |
|           ram_reg_0_63_2_2     |    <0.001 |
|           ram_reg_0_63_30_30   |     0.000 |
|           ram_reg_0_63_31_31   |     0.000 |
|           ram_reg_0_63_3_3     |    <0.001 |
|           ram_reg_0_63_4_4     |    <0.001 |
|           ram_reg_0_63_5_5     |     0.000 |
|           ram_reg_0_63_6_6     |     0.000 |
|           ram_reg_0_63_7_7     |     0.000 |
|           ram_reg_0_63_8_8     |     0.000 |
|           ram_reg_0_63_9_9     |     0.000 |
|         pc_plus_4              |    <0.001 |
|         pc_plus_br             |    <0.001 |
|         pc_reg                 |     0.003 |
|         rf                     |    <0.001 |
|           rf_reg_r1_0_31_0_5   |    <0.001 |
|           rf_reg_r1_0_31_12_17 |     0.000 |
|           rf_reg_r1_0_31_18_23 |     0.000 |
|           rf_reg_r1_0_31_24_29 |     0.000 |
|           rf_reg_r1_0_31_30_31 |     0.000 |
|           rf_reg_r1_0_31_6_11  |     0.000 |
|           rf_reg_r2_0_31_0_5   |    <0.001 |
|           rf_reg_r2_0_31_12_17 |     0.000 |
|           rf_reg_r2_0_31_18_23 |     0.000 |
|           rf_reg_r2_0_31_24_29 |     0.000 |
|           rf_reg_r2_0_31_30_31 |     0.000 |
|           rf_reg_r2_0_31_6_11  |     0.000 |
|   bd                           |     0.000 |
|   clk_gen                      |     0.001 |
|   led_mux                      |    <0.001 |
+--------------------------------+-----------+


