{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558829931354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558829931374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 01:18:51 2019 " "Processing started: Sun May 26 01:18:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558829931374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829931374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine_Ultimate -c Vending_Machine_Ultimate " "Command: quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine_Ultimate -c Vending_Machine_Ultimate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829931374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558829932685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558829932686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558829951071 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558829951071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 states-Behav " "Found design unit 1: states-Behav" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558829951083 ""} { "Info" "ISGN_ENTITY_NAME" "1 states " "Found entity 1: states" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558829951083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "states " "Elaborating entity \"states\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558829951154 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_sw states.vhd(47) " "VHDL Process Statement warning at states.vhd(47): signal \"count_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558829951156 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco states.vhd(57) " "VHDL Process Statement warning at states.vhd(57): signal \"preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558829951157 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_sw states.vhd(72) " "VHDL Process Statement warning at states.vhd(72): signal \"count_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558829951157 "|states"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE states.vhd(73) " "VHDL warning at states.vhd(73): comparison between unequal length operands always returns FALSE" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 73 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951157 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco states.vhd(84) " "VHDL Process Statement warning at states.vhd(84): signal \"preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558829951157 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco states.vhd(85) " "VHDL Process Statement warning at states.vhd(85): signal \"preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558829951157 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "troco states.vhd(86) " "VHDL Process Statement warning at states.vhd(86): signal \"troco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558829951157 "|states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_sw states.vhd(93) " "VHDL Process Statement warning at states.vhd(93): signal \"count_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558829951157 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex_En states.vhd(41) " "VHDL Process Statement warning at states.vhd(41): inferring latch(es) for signal or variable \"s_hex_En\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558829951157 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS states.vhd(41) " "VHDL Process Statement warning at states.vhd(41): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558829951157 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex01 states.vhd(41) " "VHDL Process Statement warning at states.vhd(41): inferring latch(es) for signal or variable \"s_hex01\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558829951157 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex23 states.vhd(41) " "VHDL Process Statement warning at states.vhd(41): inferring latch(es) for signal or variable \"s_hex23\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558829951157 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "preco states.vhd(41) " "VHDL Process Statement warning at states.vhd(41): inferring latch(es) for signal or variable \"preco\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558829951158 "|states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "troco states.vhd(41) " "VHDL Process Statement warning at states.vhd(41): inferring latch(es) for signal or variable \"troco\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558829951158 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[0\] states.vhd(41) " "Inferred latch for \"troco\[0\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951159 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[1\] states.vhd(41) " "Inferred latch for \"troco\[1\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951160 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[2\] states.vhd(41) " "Inferred latch for \"troco\[2\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951160 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[3\] states.vhd(41) " "Inferred latch for \"troco\[3\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951160 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[4\] states.vhd(41) " "Inferred latch for \"troco\[4\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951160 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[5\] states.vhd(41) " "Inferred latch for \"troco\[5\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951160 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[6\] states.vhd(41) " "Inferred latch for \"troco\[6\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951160 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troco\[7\] states.vhd(41) " "Inferred latch for \"troco\[7\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951160 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[0\] states.vhd(41) " "Inferred latch for \"preco\[0\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951160 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[1\] states.vhd(41) " "Inferred latch for \"preco\[1\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951161 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[2\] states.vhd(41) " "Inferred latch for \"preco\[2\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951161 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[3\] states.vhd(41) " "Inferred latch for \"preco\[3\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951161 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[4\] states.vhd(41) " "Inferred latch for \"preco\[4\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951161 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[5\] states.vhd(41) " "Inferred latch for \"preco\[5\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951161 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[6\] states.vhd(41) " "Inferred latch for \"preco\[6\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951161 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[7\] states.vhd(41) " "Inferred latch for \"preco\[7\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951161 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[0\] states.vhd(41) " "Inferred latch for \"s_hex23\[0\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951161 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[1\] states.vhd(41) " "Inferred latch for \"s_hex23\[1\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951161 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[2\] states.vhd(41) " "Inferred latch for \"s_hex23\[2\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951161 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[3\] states.vhd(41) " "Inferred latch for \"s_hex23\[3\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951162 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[4\] states.vhd(41) " "Inferred latch for \"s_hex23\[4\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951162 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[5\] states.vhd(41) " "Inferred latch for \"s_hex23\[5\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951162 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[6\] states.vhd(41) " "Inferred latch for \"s_hex23\[6\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951162 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[7\] states.vhd(41) " "Inferred latch for \"s_hex23\[7\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951162 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[0\] states.vhd(41) " "Inferred latch for \"s_hex01\[0\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951162 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[1\] states.vhd(41) " "Inferred latch for \"s_hex01\[1\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951162 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[2\] states.vhd(41) " "Inferred latch for \"s_hex01\[2\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951163 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[3\] states.vhd(41) " "Inferred latch for \"s_hex01\[3\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951163 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[4\] states.vhd(41) " "Inferred latch for \"s_hex01\[4\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951163 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[5\] states.vhd(41) " "Inferred latch for \"s_hex01\[5\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951163 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[6\] states.vhd(41) " "Inferred latch for \"s_hex01\[6\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951163 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[7\] states.vhd(41) " "Inferred latch for \"s_hex01\[7\]\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951163 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.F states.vhd(41) " "Inferred latch for \"NS.F\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951163 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.S states.vhd(41) " "Inferred latch for \"NS.S\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951164 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SB states.vhd(41) " "Inferred latch for \"NS.SB\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951164 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.I states.vhd(41) " "Inferred latch for \"NS.I\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951164 "|states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex_En states.vhd(41) " "Inferred latch for \"s_hex_En\" at states.vhd(41)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829951164 "|states"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "preco\[1\] preco\[4\] " "Duplicate LATCH primitive \"preco\[1\]\" merged with LATCH primitive \"preco\[4\]\"" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1558829951891 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "preco\[2\] preco\[3\] " "Duplicate LATCH primitive \"preco\[2\]\" merged with LATCH primitive \"preco\[3\]\"" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1558829951891 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1558829951891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex01\[0\] " "Latch s_hex01\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.S " "Ports D and ENA on the latch are fed by the same signal PS.S" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558829951892 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558829951892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex01\[1\] " "Latch s_hex01\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.S " "Ports D and ENA on the latch are fed by the same signal PS.S" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558829951892 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558829951892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex01\[2\] " "Latch s_hex01\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.S " "Ports D and ENA on the latch are fed by the same signal PS.S" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558829951892 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558829951892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex01\[3\] " "Latch s_hex01\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.S " "Ports D and ENA on the latch are fed by the same signal PS.S" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558829951892 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558829951892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex01\[4\] " "Latch s_hex01\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.S " "Ports D and ENA on the latch are fed by the same signal PS.S" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558829951892 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558829951892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex01\[5\] " "Latch s_hex01\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.S " "Ports D and ENA on the latch are fed by the same signal PS.S" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558829951892 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558829951892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex01\[6\] " "Latch s_hex01\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.S " "Ports D and ENA on the latch are fed by the same signal PS.S" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558829951892 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558829951892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_hex01\[7\] " "Latch s_hex01\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.S " "Ports D and ENA on the latch are fed by the same signal PS.S" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558829951893 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558829951893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS.SB_485 " "Latch NS.SB_485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal count_sw\[0\]" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558829951893 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558829951893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS.F_465 " "Latch NS.F_465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.S " "Ports D and ENA on the latch are fed by the same signal PS.S" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558829951893 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558829951893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS.S_475 " "Latch NS.S_475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal count_sw\[0\]" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558829951893 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558829951893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS.I_495 " "Latch NS.I_495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS.F " "Ports D and ENA on the latch are fed by the same signal PS.F" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558829951893 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558829951893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex23\[0\] GND " "Pin \"hex23\[0\]\" is stuck at GND" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558829951916 "|states|hex23[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex23\[1\] GND " "Pin \"hex23\[1\]\" is stuck at GND" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558829951916 "|states|hex23[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex23\[2\] GND " "Pin \"hex23\[2\]\" is stuck at GND" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558829951916 "|states|hex23[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex23\[3\] GND " "Pin \"hex23\[3\]\" is stuck at GND" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558829951916 "|states|hex23[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex23\[4\] GND " "Pin \"hex23\[4\]\" is stuck at GND" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558829951916 "|states|hex23[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex23\[5\] GND " "Pin \"hex23\[5\]\" is stuck at GND" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558829951916 "|states|hex23[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex23\[6\] GND " "Pin \"hex23\[6\]\" is stuck at GND" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558829951916 "|states|hex23[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex23\[7\] GND " "Pin \"hex23\[7\]\" is stuck at GND" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558829951916 "|states|hex23[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558829951916 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558829952091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558829952839 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558829952839 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cafe_curto " "No output dependent on input pin \"cafe_curto\"" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558829952896 "|states|cafe_curto"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cafe_longo " "No output dependent on input pin \"cafe_longo\"" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558829952896 "|states|cafe_longo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558829952896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558829952897 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558829952897 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558829952897 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558829952897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558829952922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 01:19:12 2019 " "Processing ended: Sun May 26 01:19:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558829952922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558829952922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558829952922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558829952922 ""}
