#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17446a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1741d50 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x17429d0 .functor NOT 1, L_0x17bab80, C4<0>, C4<0>, C4<0>;
L_0x175bd50 .functor XOR 8, L_0x17ba710, L_0x17ba8d0, C4<00000000>, C4<00000000>;
L_0x1791700 .functor XOR 8, L_0x175bd50, L_0x17baa10, C4<00000000>, C4<00000000>;
v0x17b82f0_0 .net *"_ivl_10", 7 0, L_0x17baa10;  1 drivers
v0x17b83f0_0 .net *"_ivl_12", 7 0, L_0x1791700;  1 drivers
v0x17b84d0_0 .net *"_ivl_2", 7 0, L_0x17ba670;  1 drivers
v0x17b8590_0 .net *"_ivl_4", 7 0, L_0x17ba710;  1 drivers
v0x17b8670_0 .net *"_ivl_6", 7 0, L_0x17ba8d0;  1 drivers
v0x17b87a0_0 .net *"_ivl_8", 7 0, L_0x175bd50;  1 drivers
v0x17b8880_0 .net "areset", 0 0, L_0x1742de0;  1 drivers
v0x17b8920_0 .var "clk", 0 0;
v0x17b89c0_0 .net "predict_history_dut", 6 0, v0x17b76d0_0;  1 drivers
v0x17b8b10_0 .net "predict_history_ref", 6 0, L_0x17ba4e0;  1 drivers
v0x17b8bb0_0 .net "predict_pc", 6 0, L_0x17b9770;  1 drivers
v0x17b8c50_0 .net "predict_taken_dut", 0 0, v0x17b78c0_0;  1 drivers
v0x17b8cf0_0 .net "predict_taken_ref", 0 0, L_0x17ba320;  1 drivers
v0x17b8d90_0 .net "predict_valid", 0 0, v0x17b46a0_0;  1 drivers
v0x17b8e30_0 .var/2u "stats1", 223 0;
v0x17b8ed0_0 .var/2u "strobe", 0 0;
v0x17b8f90_0 .net "tb_match", 0 0, L_0x17bab80;  1 drivers
v0x17b9140_0 .net "tb_mismatch", 0 0, L_0x17429d0;  1 drivers
v0x17b91e0_0 .net "train_history", 6 0, L_0x17b9d20;  1 drivers
v0x17b92a0_0 .net "train_mispredicted", 0 0, L_0x17b9bc0;  1 drivers
v0x17b9340_0 .net "train_pc", 6 0, L_0x17b9eb0;  1 drivers
v0x17b9400_0 .net "train_taken", 0 0, L_0x17b99a0;  1 drivers
v0x17b94a0_0 .net "train_valid", 0 0, v0x17b5020_0;  1 drivers
v0x17b9540_0 .net "wavedrom_enable", 0 0, v0x17b50f0_0;  1 drivers
v0x17b95e0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x17b5190_0;  1 drivers
v0x17b9680_0 .net "wavedrom_title", 511 0, v0x17b5270_0;  1 drivers
L_0x17ba670 .concat [ 7 1 0 0], L_0x17ba4e0, L_0x17ba320;
L_0x17ba710 .concat [ 7 1 0 0], L_0x17ba4e0, L_0x17ba320;
L_0x17ba8d0 .concat [ 7 1 0 0], v0x17b76d0_0, v0x17b78c0_0;
L_0x17baa10 .concat [ 7 1 0 0], L_0x17ba4e0, L_0x17ba320;
L_0x17bab80 .cmp/eeq 8, L_0x17ba670, L_0x1791700;
S_0x1746710 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1741d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x178e270 .param/l "LNT" 0 3 22, C4<01>;
P_0x178e2b0 .param/l "LT" 0 3 22, C4<10>;
P_0x178e2f0 .param/l "SNT" 0 3 22, C4<00>;
P_0x178e330 .param/l "ST" 0 3 22, C4<11>;
P_0x178e370 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x17432c0 .functor XOR 7, v0x17b2840_0, L_0x17b9770, C4<0000000>, C4<0000000>;
L_0x176cfe0 .functor XOR 7, L_0x17b9d20, L_0x17b9eb0, C4<0000000>, C4<0000000>;
v0x1780070_0 .net *"_ivl_11", 0 0, L_0x17ba230;  1 drivers
L_0x7fe4354991c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1780340_0 .net *"_ivl_12", 0 0, L_0x7fe4354991c8;  1 drivers
L_0x7fe435499210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1742a40_0 .net *"_ivl_16", 6 0, L_0x7fe435499210;  1 drivers
v0x1742c80_0 .net *"_ivl_4", 1 0, L_0x17ba040;  1 drivers
v0x1742e50_0 .net *"_ivl_6", 8 0, L_0x17ba140;  1 drivers
L_0x7fe435499180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x17433b0_0 .net *"_ivl_9", 1 0, L_0x7fe435499180;  1 drivers
v0x17b2520_0 .net "areset", 0 0, L_0x1742de0;  alias, 1 drivers
v0x17b25e0_0 .net "clk", 0 0, v0x17b8920_0;  1 drivers
v0x17b26a0 .array "pht", 0 127, 1 0;
v0x17b2760_0 .net "predict_history", 6 0, L_0x17ba4e0;  alias, 1 drivers
v0x17b2840_0 .var "predict_history_r", 6 0;
v0x17b2920_0 .net "predict_index", 6 0, L_0x17432c0;  1 drivers
v0x17b2a00_0 .net "predict_pc", 6 0, L_0x17b9770;  alias, 1 drivers
v0x17b2ae0_0 .net "predict_taken", 0 0, L_0x17ba320;  alias, 1 drivers
v0x17b2ba0_0 .net "predict_valid", 0 0, v0x17b46a0_0;  alias, 1 drivers
v0x17b2c60_0 .net "train_history", 6 0, L_0x17b9d20;  alias, 1 drivers
v0x17b2d40_0 .net "train_index", 6 0, L_0x176cfe0;  1 drivers
v0x17b2e20_0 .net "train_mispredicted", 0 0, L_0x17b9bc0;  alias, 1 drivers
v0x17b2ee0_0 .net "train_pc", 6 0, L_0x17b9eb0;  alias, 1 drivers
v0x17b2fc0_0 .net "train_taken", 0 0, L_0x17b99a0;  alias, 1 drivers
v0x17b3080_0 .net "train_valid", 0 0, v0x17b5020_0;  alias, 1 drivers
E_0x17529d0 .event posedge, v0x17b2520_0, v0x17b25e0_0;
L_0x17ba040 .array/port v0x17b26a0, L_0x17ba140;
L_0x17ba140 .concat [ 7 2 0 0], L_0x17432c0, L_0x7fe435499180;
L_0x17ba230 .part L_0x17ba040, 1, 1;
L_0x17ba320 .functor MUXZ 1, L_0x7fe4354991c8, L_0x17ba230, v0x17b46a0_0, C4<>;
L_0x17ba4e0 .functor MUXZ 7, L_0x7fe435499210, v0x17b2840_0, v0x17b46a0_0, C4<>;
S_0x176c310 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x1746710;
 .timescale -12 -12;
v0x177fc50_0 .var/i "i", 31 0;
S_0x17b32a0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1741d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x17b3450 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1742de0 .functor BUFZ 1, v0x17b4770_0, C4<0>, C4<0>, C4<0>;
L_0x7fe4354990a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17b3f30_0 .net *"_ivl_10", 0 0, L_0x7fe4354990a8;  1 drivers
L_0x7fe4354990f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x17b4010_0 .net *"_ivl_14", 6 0, L_0x7fe4354990f0;  1 drivers
L_0x7fe435499138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x17b40f0_0 .net *"_ivl_18", 6 0, L_0x7fe435499138;  1 drivers
L_0x7fe435499018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x17b41b0_0 .net *"_ivl_2", 6 0, L_0x7fe435499018;  1 drivers
L_0x7fe435499060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17b4290_0 .net *"_ivl_6", 0 0, L_0x7fe435499060;  1 drivers
v0x17b43c0_0 .net "areset", 0 0, L_0x1742de0;  alias, 1 drivers
v0x17b4460_0 .net "clk", 0 0, v0x17b8920_0;  alias, 1 drivers
v0x17b4530_0 .net "predict_pc", 6 0, L_0x17b9770;  alias, 1 drivers
v0x17b4600_0 .var "predict_pc_r", 6 0;
v0x17b46a0_0 .var "predict_valid", 0 0;
v0x17b4770_0 .var "reset", 0 0;
v0x17b4810_0 .net "tb_match", 0 0, L_0x17bab80;  alias, 1 drivers
v0x17b48d0_0 .net "train_history", 6 0, L_0x17b9d20;  alias, 1 drivers
v0x17b49c0_0 .var "train_history_r", 6 0;
v0x17b4a80_0 .net "train_mispredicted", 0 0, L_0x17b9bc0;  alias, 1 drivers
v0x17b4b50_0 .var "train_mispredicted_r", 0 0;
v0x17b4bf0_0 .net "train_pc", 6 0, L_0x17b9eb0;  alias, 1 drivers
v0x17b4df0_0 .var "train_pc_r", 6 0;
v0x17b4eb0_0 .net "train_taken", 0 0, L_0x17b99a0;  alias, 1 drivers
v0x17b4f80_0 .var "train_taken_r", 0 0;
v0x17b5020_0 .var "train_valid", 0 0;
v0x17b50f0_0 .var "wavedrom_enable", 0 0;
v0x17b5190_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x17b5270_0 .var "wavedrom_title", 511 0;
E_0x1751e70/0 .event negedge, v0x17b25e0_0;
E_0x1751e70/1 .event posedge, v0x17b25e0_0;
E_0x1751e70 .event/or E_0x1751e70/0, E_0x1751e70/1;
L_0x17b9770 .functor MUXZ 7, L_0x7fe435499018, v0x17b4600_0, v0x17b46a0_0, C4<>;
L_0x17b99a0 .functor MUXZ 1, L_0x7fe435499060, v0x17b4f80_0, v0x17b5020_0, C4<>;
L_0x17b9bc0 .functor MUXZ 1, L_0x7fe4354990a8, v0x17b4b50_0, v0x17b5020_0, C4<>;
L_0x17b9d20 .functor MUXZ 7, L_0x7fe4354990f0, v0x17b49c0_0, v0x17b5020_0, C4<>;
L_0x17b9eb0 .functor MUXZ 7, L_0x7fe435499138, v0x17b4df0_0, v0x17b5020_0, C4<>;
S_0x17b3510 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x17b32a0;
 .timescale -12 -12;
v0x17b3770_0 .var/2u "arfail", 0 0;
v0x17b3850_0 .var "async", 0 0;
v0x17b3910_0 .var/2u "datafail", 0 0;
v0x17b39b0_0 .var/2u "srfail", 0 0;
E_0x1751c20 .event posedge, v0x17b25e0_0;
E_0x17349f0 .event negedge, v0x17b25e0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1751c20;
    %wait E_0x1751c20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b4770_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1751c20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x17349f0;
    %load/vec4 v0x17b4810_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x17b3910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b4770_0, 0;
    %wait E_0x1751c20;
    %load/vec4 v0x17b4810_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x17b3770_0, 0, 1;
    %wait E_0x1751c20;
    %load/vec4 v0x17b4810_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x17b39b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b4770_0, 0;
    %load/vec4 v0x17b39b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x17b3770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x17b3850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x17b3910_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x17b3850_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x17b3a70 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x17b32a0;
 .timescale -12 -12;
v0x17b3c70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17b3d50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x17b32a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17b54f0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1741d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x17b6220 .array "PHT", 127 0, 1 0;
v0x17b7300_0 .net "areset", 0 0, L_0x1742de0;  alias, 1 drivers
v0x17b7410_0 .net "clk", 0 0, v0x17b8920_0;  alias, 1 drivers
v0x17b7500_0 .var "global_branch_history", 6 0;
v0x17b75a0_0 .var/i "i", 31 0;
v0x17b76d0_0 .var "predict_history", 6 0;
v0x17b77b0_0 .net "predict_pc", 6 0, L_0x17b9770;  alias, 1 drivers
v0x17b78c0_0 .var "predict_taken", 0 0;
v0x17b7980_0 .net "predict_valid", 0 0, v0x17b46a0_0;  alias, 1 drivers
v0x17b7a20_0 .net "train_history", 6 0, L_0x17b9d20;  alias, 1 drivers
v0x17b7b30_0 .net "train_mispredicted", 0 0, L_0x17b9bc0;  alias, 1 drivers
v0x17b7c20_0 .net "train_pc", 6 0, L_0x17b9eb0;  alias, 1 drivers
v0x17b7d30_0 .net "train_taken", 0 0, L_0x17b99a0;  alias, 1 drivers
v0x17b7e20_0 .net "train_valid", 0 0, v0x17b5020_0;  alias, 1 drivers
v0x17b6220_0 .array/port v0x17b6220, 0;
E_0x1798160/0 .event anyedge, v0x17b7500_0, v0x17b2ba0_0, v0x17b5e40_0, v0x17b6220_0;
v0x17b6220_1 .array/port v0x17b6220, 1;
v0x17b6220_2 .array/port v0x17b6220, 2;
v0x17b6220_3 .array/port v0x17b6220, 3;
v0x17b6220_4 .array/port v0x17b6220, 4;
E_0x1798160/1 .event anyedge, v0x17b6220_1, v0x17b6220_2, v0x17b6220_3, v0x17b6220_4;
v0x17b6220_5 .array/port v0x17b6220, 5;
v0x17b6220_6 .array/port v0x17b6220, 6;
v0x17b6220_7 .array/port v0x17b6220, 7;
v0x17b6220_8 .array/port v0x17b6220, 8;
E_0x1798160/2 .event anyedge, v0x17b6220_5, v0x17b6220_6, v0x17b6220_7, v0x17b6220_8;
v0x17b6220_9 .array/port v0x17b6220, 9;
v0x17b6220_10 .array/port v0x17b6220, 10;
v0x17b6220_11 .array/port v0x17b6220, 11;
v0x17b6220_12 .array/port v0x17b6220, 12;
E_0x1798160/3 .event anyedge, v0x17b6220_9, v0x17b6220_10, v0x17b6220_11, v0x17b6220_12;
v0x17b6220_13 .array/port v0x17b6220, 13;
v0x17b6220_14 .array/port v0x17b6220, 14;
v0x17b6220_15 .array/port v0x17b6220, 15;
v0x17b6220_16 .array/port v0x17b6220, 16;
E_0x1798160/4 .event anyedge, v0x17b6220_13, v0x17b6220_14, v0x17b6220_15, v0x17b6220_16;
v0x17b6220_17 .array/port v0x17b6220, 17;
v0x17b6220_18 .array/port v0x17b6220, 18;
v0x17b6220_19 .array/port v0x17b6220, 19;
v0x17b6220_20 .array/port v0x17b6220, 20;
E_0x1798160/5 .event anyedge, v0x17b6220_17, v0x17b6220_18, v0x17b6220_19, v0x17b6220_20;
v0x17b6220_21 .array/port v0x17b6220, 21;
v0x17b6220_22 .array/port v0x17b6220, 22;
v0x17b6220_23 .array/port v0x17b6220, 23;
v0x17b6220_24 .array/port v0x17b6220, 24;
E_0x1798160/6 .event anyedge, v0x17b6220_21, v0x17b6220_22, v0x17b6220_23, v0x17b6220_24;
v0x17b6220_25 .array/port v0x17b6220, 25;
v0x17b6220_26 .array/port v0x17b6220, 26;
v0x17b6220_27 .array/port v0x17b6220, 27;
v0x17b6220_28 .array/port v0x17b6220, 28;
E_0x1798160/7 .event anyedge, v0x17b6220_25, v0x17b6220_26, v0x17b6220_27, v0x17b6220_28;
v0x17b6220_29 .array/port v0x17b6220, 29;
v0x17b6220_30 .array/port v0x17b6220, 30;
v0x17b6220_31 .array/port v0x17b6220, 31;
v0x17b6220_32 .array/port v0x17b6220, 32;
E_0x1798160/8 .event anyedge, v0x17b6220_29, v0x17b6220_30, v0x17b6220_31, v0x17b6220_32;
v0x17b6220_33 .array/port v0x17b6220, 33;
v0x17b6220_34 .array/port v0x17b6220, 34;
v0x17b6220_35 .array/port v0x17b6220, 35;
v0x17b6220_36 .array/port v0x17b6220, 36;
E_0x1798160/9 .event anyedge, v0x17b6220_33, v0x17b6220_34, v0x17b6220_35, v0x17b6220_36;
v0x17b6220_37 .array/port v0x17b6220, 37;
v0x17b6220_38 .array/port v0x17b6220, 38;
v0x17b6220_39 .array/port v0x17b6220, 39;
v0x17b6220_40 .array/port v0x17b6220, 40;
E_0x1798160/10 .event anyedge, v0x17b6220_37, v0x17b6220_38, v0x17b6220_39, v0x17b6220_40;
v0x17b6220_41 .array/port v0x17b6220, 41;
v0x17b6220_42 .array/port v0x17b6220, 42;
v0x17b6220_43 .array/port v0x17b6220, 43;
v0x17b6220_44 .array/port v0x17b6220, 44;
E_0x1798160/11 .event anyedge, v0x17b6220_41, v0x17b6220_42, v0x17b6220_43, v0x17b6220_44;
v0x17b6220_45 .array/port v0x17b6220, 45;
v0x17b6220_46 .array/port v0x17b6220, 46;
v0x17b6220_47 .array/port v0x17b6220, 47;
v0x17b6220_48 .array/port v0x17b6220, 48;
E_0x1798160/12 .event anyedge, v0x17b6220_45, v0x17b6220_46, v0x17b6220_47, v0x17b6220_48;
v0x17b6220_49 .array/port v0x17b6220, 49;
v0x17b6220_50 .array/port v0x17b6220, 50;
v0x17b6220_51 .array/port v0x17b6220, 51;
v0x17b6220_52 .array/port v0x17b6220, 52;
E_0x1798160/13 .event anyedge, v0x17b6220_49, v0x17b6220_50, v0x17b6220_51, v0x17b6220_52;
v0x17b6220_53 .array/port v0x17b6220, 53;
v0x17b6220_54 .array/port v0x17b6220, 54;
v0x17b6220_55 .array/port v0x17b6220, 55;
v0x17b6220_56 .array/port v0x17b6220, 56;
E_0x1798160/14 .event anyedge, v0x17b6220_53, v0x17b6220_54, v0x17b6220_55, v0x17b6220_56;
v0x17b6220_57 .array/port v0x17b6220, 57;
v0x17b6220_58 .array/port v0x17b6220, 58;
v0x17b6220_59 .array/port v0x17b6220, 59;
v0x17b6220_60 .array/port v0x17b6220, 60;
E_0x1798160/15 .event anyedge, v0x17b6220_57, v0x17b6220_58, v0x17b6220_59, v0x17b6220_60;
v0x17b6220_61 .array/port v0x17b6220, 61;
v0x17b6220_62 .array/port v0x17b6220, 62;
v0x17b6220_63 .array/port v0x17b6220, 63;
v0x17b6220_64 .array/port v0x17b6220, 64;
E_0x1798160/16 .event anyedge, v0x17b6220_61, v0x17b6220_62, v0x17b6220_63, v0x17b6220_64;
v0x17b6220_65 .array/port v0x17b6220, 65;
v0x17b6220_66 .array/port v0x17b6220, 66;
v0x17b6220_67 .array/port v0x17b6220, 67;
v0x17b6220_68 .array/port v0x17b6220, 68;
E_0x1798160/17 .event anyedge, v0x17b6220_65, v0x17b6220_66, v0x17b6220_67, v0x17b6220_68;
v0x17b6220_69 .array/port v0x17b6220, 69;
v0x17b6220_70 .array/port v0x17b6220, 70;
v0x17b6220_71 .array/port v0x17b6220, 71;
v0x17b6220_72 .array/port v0x17b6220, 72;
E_0x1798160/18 .event anyedge, v0x17b6220_69, v0x17b6220_70, v0x17b6220_71, v0x17b6220_72;
v0x17b6220_73 .array/port v0x17b6220, 73;
v0x17b6220_74 .array/port v0x17b6220, 74;
v0x17b6220_75 .array/port v0x17b6220, 75;
v0x17b6220_76 .array/port v0x17b6220, 76;
E_0x1798160/19 .event anyedge, v0x17b6220_73, v0x17b6220_74, v0x17b6220_75, v0x17b6220_76;
v0x17b6220_77 .array/port v0x17b6220, 77;
v0x17b6220_78 .array/port v0x17b6220, 78;
v0x17b6220_79 .array/port v0x17b6220, 79;
v0x17b6220_80 .array/port v0x17b6220, 80;
E_0x1798160/20 .event anyedge, v0x17b6220_77, v0x17b6220_78, v0x17b6220_79, v0x17b6220_80;
v0x17b6220_81 .array/port v0x17b6220, 81;
v0x17b6220_82 .array/port v0x17b6220, 82;
v0x17b6220_83 .array/port v0x17b6220, 83;
v0x17b6220_84 .array/port v0x17b6220, 84;
E_0x1798160/21 .event anyedge, v0x17b6220_81, v0x17b6220_82, v0x17b6220_83, v0x17b6220_84;
v0x17b6220_85 .array/port v0x17b6220, 85;
v0x17b6220_86 .array/port v0x17b6220, 86;
v0x17b6220_87 .array/port v0x17b6220, 87;
v0x17b6220_88 .array/port v0x17b6220, 88;
E_0x1798160/22 .event anyedge, v0x17b6220_85, v0x17b6220_86, v0x17b6220_87, v0x17b6220_88;
v0x17b6220_89 .array/port v0x17b6220, 89;
v0x17b6220_90 .array/port v0x17b6220, 90;
v0x17b6220_91 .array/port v0x17b6220, 91;
v0x17b6220_92 .array/port v0x17b6220, 92;
E_0x1798160/23 .event anyedge, v0x17b6220_89, v0x17b6220_90, v0x17b6220_91, v0x17b6220_92;
v0x17b6220_93 .array/port v0x17b6220, 93;
v0x17b6220_94 .array/port v0x17b6220, 94;
v0x17b6220_95 .array/port v0x17b6220, 95;
v0x17b6220_96 .array/port v0x17b6220, 96;
E_0x1798160/24 .event anyedge, v0x17b6220_93, v0x17b6220_94, v0x17b6220_95, v0x17b6220_96;
v0x17b6220_97 .array/port v0x17b6220, 97;
v0x17b6220_98 .array/port v0x17b6220, 98;
v0x17b6220_99 .array/port v0x17b6220, 99;
v0x17b6220_100 .array/port v0x17b6220, 100;
E_0x1798160/25 .event anyedge, v0x17b6220_97, v0x17b6220_98, v0x17b6220_99, v0x17b6220_100;
v0x17b6220_101 .array/port v0x17b6220, 101;
v0x17b6220_102 .array/port v0x17b6220, 102;
v0x17b6220_103 .array/port v0x17b6220, 103;
v0x17b6220_104 .array/port v0x17b6220, 104;
E_0x1798160/26 .event anyedge, v0x17b6220_101, v0x17b6220_102, v0x17b6220_103, v0x17b6220_104;
v0x17b6220_105 .array/port v0x17b6220, 105;
v0x17b6220_106 .array/port v0x17b6220, 106;
v0x17b6220_107 .array/port v0x17b6220, 107;
v0x17b6220_108 .array/port v0x17b6220, 108;
E_0x1798160/27 .event anyedge, v0x17b6220_105, v0x17b6220_106, v0x17b6220_107, v0x17b6220_108;
v0x17b6220_109 .array/port v0x17b6220, 109;
v0x17b6220_110 .array/port v0x17b6220, 110;
v0x17b6220_111 .array/port v0x17b6220, 111;
v0x17b6220_112 .array/port v0x17b6220, 112;
E_0x1798160/28 .event anyedge, v0x17b6220_109, v0x17b6220_110, v0x17b6220_111, v0x17b6220_112;
v0x17b6220_113 .array/port v0x17b6220, 113;
v0x17b6220_114 .array/port v0x17b6220, 114;
v0x17b6220_115 .array/port v0x17b6220, 115;
v0x17b6220_116 .array/port v0x17b6220, 116;
E_0x1798160/29 .event anyedge, v0x17b6220_113, v0x17b6220_114, v0x17b6220_115, v0x17b6220_116;
v0x17b6220_117 .array/port v0x17b6220, 117;
v0x17b6220_118 .array/port v0x17b6220, 118;
v0x17b6220_119 .array/port v0x17b6220, 119;
v0x17b6220_120 .array/port v0x17b6220, 120;
E_0x1798160/30 .event anyedge, v0x17b6220_117, v0x17b6220_118, v0x17b6220_119, v0x17b6220_120;
v0x17b6220_121 .array/port v0x17b6220, 121;
v0x17b6220_122 .array/port v0x17b6220, 122;
v0x17b6220_123 .array/port v0x17b6220, 123;
v0x17b6220_124 .array/port v0x17b6220, 124;
E_0x1798160/31 .event anyedge, v0x17b6220_121, v0x17b6220_122, v0x17b6220_123, v0x17b6220_124;
v0x17b6220_125 .array/port v0x17b6220, 125;
v0x17b6220_126 .array/port v0x17b6220, 126;
v0x17b6220_127 .array/port v0x17b6220, 127;
E_0x1798160/32 .event anyedge, v0x17b6220_125, v0x17b6220_126, v0x17b6220_127;
E_0x1798160 .event/or E_0x1798160/0, E_0x1798160/1, E_0x1798160/2, E_0x1798160/3, E_0x1798160/4, E_0x1798160/5, E_0x1798160/6, E_0x1798160/7, E_0x1798160/8, E_0x1798160/9, E_0x1798160/10, E_0x1798160/11, E_0x1798160/12, E_0x1798160/13, E_0x1798160/14, E_0x1798160/15, E_0x1798160/16, E_0x1798160/17, E_0x1798160/18, E_0x1798160/19, E_0x1798160/20, E_0x1798160/21, E_0x1798160/22, E_0x1798160/23, E_0x1798160/24, E_0x1798160/25, E_0x1798160/26, E_0x1798160/27, E_0x1798160/28, E_0x1798160/29, E_0x1798160/30, E_0x1798160/31, E_0x1798160/32;
S_0x17b5c40 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 59, 4 59 0, S_0x17b54f0;
 .timescale 0 0;
v0x17b5e40_0 .var/i "index", 31 0;
S_0x17b5f40 .scope begin, "$unm_blk_4" "$unm_blk_4" 4 30, 4 30 0, S_0x17b54f0;
 .timescale 0 0;
v0x17b6140_0 .var/i "index", 31 0;
S_0x17b80d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1741d50;
 .timescale -12 -12;
E_0x1798450 .event anyedge, v0x17b8ed0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17b8ed0_0;
    %nor/r;
    %assign/vec4 v0x17b8ed0_0, 0;
    %wait E_0x1798450;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17b32a0;
T_4 ;
    %wait E_0x1751c20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b4770_0, 0;
    %wait E_0x1751c20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b4770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b46a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b4b50_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x17b49c0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x17b4df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b4f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b46a0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b3850_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x17b3510;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17b3d50;
    %join;
    %wait E_0x1751c20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b4770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b46a0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b46a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x17b49c0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x17b4df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b4f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b5020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b4b50_0, 0;
    %wait E_0x17349f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b4770_0, 0;
    %wait E_0x1751c20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5020_0, 0;
    %wait E_0x1751c20;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x17b49c0_0, 0;
    %wait E_0x1751c20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b5020_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1751c20;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x17b49c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b4f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5020_0, 0;
    %wait E_0x1751c20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b5020_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1751c20;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17b3d50;
    %join;
    %wait E_0x1751c20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b4770_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x17b4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b46a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x17b49c0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x17b4df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b4f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b5020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b4b50_0, 0;
    %wait E_0x17349f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b4770_0, 0;
    %wait E_0x1751c20;
    %wait E_0x1751c20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5020_0, 0;
    %wait E_0x1751c20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b5020_0, 0;
    %wait E_0x1751c20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5020_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x17b49c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b4f80_0, 0;
    %wait E_0x1751c20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b5020_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1751c20;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x17b49c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b4f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5020_0, 0;
    %wait E_0x1751c20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b5020_0, 0;
    %wait E_0x1751c20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17b5020_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x17b49c0_0, 0;
    %wait E_0x1751c20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b5020_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1751c20;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17b3d50;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1751e70;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x17b5020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b4f80_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x17b4df0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x17b4600_0, 0;
    %assign/vec4 v0x17b46a0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x17b49c0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x17b4b50_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1746710;
T_5 ;
    %wait E_0x17529d0;
    %load/vec4 v0x17b2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x176c310;
    %jmp t_0;
    .scope S_0x176c310;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x177fc50_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x177fc50_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x177fc50_0;
    %store/vec4a v0x17b26a0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x177fc50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x177fc50_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1746710;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x17b2840_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x17b2ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x17b2840_0;
    %load/vec4 v0x17b2ae0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x17b2840_0, 0;
T_5.5 ;
    %load/vec4 v0x17b3080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x17b2d40_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x17b26a0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x17b2fc0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x17b2d40_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x17b26a0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x17b2d40_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x17b26a0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x17b2d40_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x17b26a0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x17b2fc0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x17b2d40_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x17b26a0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x17b2d40_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x17b26a0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x17b2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x17b2c60_0;
    %load/vec4 v0x17b2fc0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x17b2840_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x17b5f40;
T_6 ;
    %load/vec4 v0x17b7c20_0;
    %pad/u 32;
    %load/vec4 v0x17b7a20_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x17b6140_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x17b54f0;
T_7 ;
    %wait E_0x17529d0;
    %load/vec4 v0x17b7300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x17b7500_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17b75a0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x17b75a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x17b75a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x17b6220, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x17b75a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x17b75a0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x17b7e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %fork t_3, S_0x17b5f40;
    %jmp t_2;
    .scope S_0x17b5f40;
t_3 ;
    %load/vec4 v0x17b7d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %ix/getv/s 4, v0x17b6140_0;
    %load/vec4a v0x17b6220, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_7.9, 5;
    %ix/getv/s 4, v0x17b6140_0;
    %load/vec4a v0x17b6220, 4;
    %addi 1, 0, 2;
    %ix/getv/s 3, v0x17b6140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x17b6220, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %ix/getv/s 4, v0x17b6140_0;
    %load/vec4a v0x17b6220, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.11, 5;
    %ix/getv/s 4, v0x17b6140_0;
    %load/vec4a v0x17b6220, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0x17b6140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x17b6220, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x17b7b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x17b7a20_0;
    %assign/vec4 v0x17b7500_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x17b7500_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x17b7d30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x17b7500_0, 0;
T_7.14 ;
    %end;
    .scope S_0x17b54f0;
t_2 %join;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x17b7980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x17b7500_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x17b78c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x17b7500_0, 0;
T_7.15 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x17b5c40;
T_8 ;
    %load/vec4 v0x17b77b0_0;
    %pad/u 32;
    %load/vec4 v0x17b7500_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x17b5e40_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0x17b54f0;
T_9 ;
    %wait E_0x1798160;
    %load/vec4 v0x17b7500_0;
    %store/vec4 v0x17b76d0_0, 0, 7;
    %load/vec4 v0x17b7980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %fork t_5, S_0x17b5c40;
    %jmp t_4;
    .scope S_0x17b5c40;
t_5 ;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 4, v0x17b5e40_0;
    %load/vec4a v0x17b6220, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x17b78c0_0, 0, 1;
    %end;
    .scope S_0x17b54f0;
t_4 %join;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b78c0_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1741d50;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b8920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b8ed0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1741d50;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x17b8920_0;
    %inv;
    %store/vec4 v0x17b8920_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1741d50;
T_12 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17b4460_0, v0x17b9140_0, v0x17b8920_0, v0x17b8880_0, v0x17b8d90_0, v0x17b8bb0_0, v0x17b94a0_0, v0x17b9400_0, v0x17b92a0_0, v0x17b91e0_0, v0x17b9340_0, v0x17b8cf0_0, v0x17b8c50_0, v0x17b8b10_0, v0x17b89c0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1741d50;
T_13 ;
    %load/vec4 v0x17b8e30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x17b8e30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17b8e30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_13.1 ;
    %load/vec4 v0x17b8e30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x17b8e30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17b8e30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_13.3 ;
    %load/vec4 v0x17b8e30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17b8e30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17b8e30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17b8e30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1741d50;
T_14 ;
    %wait E_0x1751e70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b8e30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8e30_0, 4, 32;
    %load/vec4 v0x17b8f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x17b8e30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8e30_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b8e30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8e30_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x17b8cf0_0;
    %load/vec4 v0x17b8cf0_0;
    %load/vec4 v0x17b8c50_0;
    %xor;
    %load/vec4 v0x17b8cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x17b8e30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8e30_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x17b8e30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8e30_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x17b8b10_0;
    %load/vec4 v0x17b8b10_0;
    %load/vec4 v0x17b89c0_0;
    %xor;
    %load/vec4 v0x17b8b10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x17b8e30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8e30_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x17b8e30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8e30_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth0/human/gshare/iter0/response0/top_module.sv";
