#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 10 10:51:06 2024
# Process ID: 7624
# Current directory: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7629
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2314.668 ; gain = 0.000 ; free physical = 803 ; free virtual = 2580
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:73]
INFO: [Synth 8-3491] module 'axi_butterworth' declared at '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth.vhd:12' bound to instance 'U0' of component 'axi_butterworth' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_butterworth' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1' declared at '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd:8' bound to instance 'faddfsub_32ns_32ns_32_5_full_dsp_1_U1' of component 'axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_butterworth_ap_faddfsub_3_full_dsp_32' declared at '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/ip/axi_butterworth_ap_faddfsub_3_full_dsp_32.v:60' bound to instance 'axi_butterworth_ap_faddfsub_3_full_dsp_32_u' of component 'axi_butterworth_ap_faddfsub_3_full_dsp_32' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd:62]
INFO: [Synth 8-6157] synthesizing module 'axi_butterworth_ap_faddfsub_3_full_dsp_32' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/ip/axi_butterworth_ap_faddfsub_3_full_dsp_32.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'axi_butterworth_ap_faddfsub_3_full_dsp_32' (20#1) [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/ip/axi_butterworth_ap_faddfsub_3_full_dsp_32.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1' (21#1) [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1' declared at '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd:8' bound to instance 'faddfsub_32ns_32ns_32_5_full_dsp_1_U2' of component 'axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth.vhd:365]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_butterworth_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth_fmul_32ns_32ns_32_4_max_dsp_1.vhd:8' bound to instance 'fmul_32ns_32ns_32_4_max_dsp_1_U3' of component 'axi_butterworth_fmul_32ns_32ns_32_4_max_dsp_1' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth.vhd:381]
INFO: [Synth 8-638] synthesizing module 'axi_butterworth_fmul_32ns_32ns_32_4_max_dsp_1' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth_fmul_32ns_32ns_32_4_max_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_butterworth_ap_fmul_2_max_dsp_32' declared at '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/ip/axi_butterworth_ap_fmul_2_max_dsp_32.v:60' bound to instance 'axi_butterworth_ap_fmul_2_max_dsp_32_u' of component 'axi_butterworth_ap_fmul_2_max_dsp_32' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth_fmul_32ns_32ns_32_4_max_dsp_1.vhd:56]
INFO: [Synth 8-6157] synthesizing module 'axi_butterworth_ap_fmul_2_max_dsp_32' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/ip/axi_butterworth_ap_fmul_2_max_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_butterworth_ap_fmul_2_max_dsp_32' (29#1) [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/ip/axi_butterworth_ap_fmul_2_max_dsp_32.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_butterworth_fmul_32ns_32ns_32_4_max_dsp_1' (30#1) [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth_fmul_32ns_32ns_32_4_max_dsp_1.vhd:26]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_butterworth_regslice_both' declared at '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth_regslice_both.vhd:10' bound to instance 'regslice_both_in_amplitude_data_V_U' of component 'axi_butterworth_regslice_both' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth.vhd:396]
INFO: [Synth 8-638] synthesizing module 'axi_butterworth_regslice_both' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth_regslice_both.vhd:25]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_butterworth_regslice_both' (31#1) [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth_regslice_both.vhd:25]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_butterworth_regslice_both' declared at '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth_regslice_both.vhd:10' bound to instance 'regslice_both_out_iir_data_V_U' of component 'axi_butterworth_regslice_both' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth.vhd:410]
INFO: [Synth 8-256] done synthesizing module 'axi_butterworth' (32#1) [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/3427/hdl/vhdl/axi_butterworth.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'bd_0_hls_inst_0' (33#1) [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2314.668 ; gain = 0.000 ; free physical = 809 ; free virtual = 2595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2314.668 ; gain = 0.000 ; free physical = 806 ; free virtual = 2593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2314.668 ; gain = 0.000 ; free physical = 806 ; free virtual = 2593
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2314.668 ; gain = 0.000 ; free physical = 797 ; free virtual = 2586
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/axi_butterworth_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/axi_butterworth_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2362.590 ; gain = 0.000 ; free physical = 692 ; free virtual = 2496
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  FDE => FDRE: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2362.590 ; gain = 0.000 ; free physical = 691 ; free virtual = 2496
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 770 ; free virtual = 2575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 770 ; free virtual = 2575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 770 ; free virtual = 2576
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:01:02 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 759 ; free virtual = 2568
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1:/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1:/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1:/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1:/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1:/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'axi_butterworth_faddfsub_32ns_32ns_32_5_full_dsp_1:/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/fmul_32ns_32ns_32_4_max_dsp_1_U3/axi_butterworth_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/fmul_32ns_32ns_32_4_max_dsp_1_U3/axi_butterworth_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/fmul_32ns_32ns_32_4_max_dsp_1_U3/axi_butterworth_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/fmul_32ns_32ns_32_4_max_dsp_1_U3/axi_butterworth_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:16 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 728 ; free virtual = 2547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:37 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 552 ; free virtual = 2385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:40 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 545 ; free virtual = 2379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:43 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 542 ; free virtual = 2375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:53 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 542 ; free virtual = 2376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:53 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 542 ; free virtual = 2376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:01:54 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 542 ; free virtual = 2376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:01:54 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 542 ; free virtual = 2376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:01:54 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 542 ; free virtual = 2376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:01:54 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 542 ; free virtual = 2376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     6|
|2     |DSP48E1 |     7|
|7     |LUT1    |    10|
|8     |LUT2    |    73|
|9     |LUT3    |   349|
|10    |LUT4    |   128|
|11    |LUT5    |   448|
|12    |LUT6    |   412|
|13    |MUXCY   |   132|
|14    |XORCY   |    42|
|15    |FDE     |     6|
|16    |FDRE    |  1485|
|17    |FDSE    |     9|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:54 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 542 ; free virtual = 2376
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:01:47 . Memory (MB): peak = 2362.590 ; gain = 0.000 ; free physical = 610 ; free virtual = 2444
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:01:54 . Memory (MB): peak = 2362.590 ; gain = 47.922 ; free physical = 610 ; free virtual = 2444
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2362.590 ; gain = 0.000 ; free physical = 687 ; free virtual = 2526
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2362.590 ; gain = 0.000 ; free physical = 628 ; free virtual = 2468
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 36 instances
  FDE => FDRE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:06 . Memory (MB): peak = 2362.590 ; gain = 48.023 ; free physical = 788 ; free virtual = 2628
INFO: [Common 17-1381] The checkpoint '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 346c2e642797dcfc
INFO: [Coretcl 2-1174] Renamed 173 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_butterworth/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 10 10:53:28 2024...
