##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_PWM
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_LOG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
		5.2::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
		5.3::Critical Path Report for (Clock_PWM:R vs. Clock_PWM:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_PWM          | Frequency: 90.25 MHz  | Target: 0.01 MHz   | 
Clock: CyBUS_CLK          | Frequency: 60.53 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 
Clock: UART_LOG_IntClock  | Frequency: 43.19 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_PWM          Clock_PWM          8.33333e+007     83322253    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_LOG_IntClock  41666.7          25146       N/A              N/A         N/A              N/A         N/A              N/A         
UART_LOG_IntClock  UART_LOG_IntClock  1.08333e+006     1060181     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name              Clock to Out  Clock Name:Phase     
---------------------  ------------  -------------------  
Pin_1A(0)_PAD          23619         CyBUS_CLK:R          
Pin_1B(0)_PAD          24273         CyBUS_CLK:R          
Pin_1C(0)_PAD          23668         CyBUS_CLK:R          
Pin_1D(0)_PAD          24876         CyBUS_CLK:R          
Pin_1DP(0)_PAD         24452         CyBUS_CLK:R          
Pin_1E(0)_PAD          23453         CyBUS_CLK:R          
Pin_1F(0)_PAD          23705         CyBUS_CLK:R          
Pin_1G(0)_PAD          24800         CyBUS_CLK:R          
Pin_Green_Led(0)_PAD   22896         Clock_PWM:R          
Pin_Red_Led(0)_PAD     23909         Clock_PWM:R          
Pin_Yellow_Led(0)_PAD  25011         Clock_PWM:R          
TX_DEBUGLOG(0)_PAD     30588         UART_LOG_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_PWM
***************************************
Clock: Clock_PWM
Frequency: 90.25 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Led_Red:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Led_Red:PWMUDB:genblk8:stsreg\/clock
Path slack     : 83322253p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     83332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10580
-------------------------------------   ----- 
End-of-path arrival time (ps)           10580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  83322253  RISE       1
\PWM_Led_Red:PWMUDB:status_2\/main_1          macrocell4      2620   4910  83322253  RISE       1
\PWM_Led_Red:PWMUDB:status_2\/q               macrocell4      3350   8260  83322253  RISE       1
\PWM_Led_Red:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2320  10580  83322253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:genblk8:stsreg\/clock                  statusicell3        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.53 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UARTLOG(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25146p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13051
-------------------------------------   ----- 
End-of-path arrival time (ps)           13051
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UARTLOG(0)/in_clock                                      iocell19            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_UARTLOG(0)/fb                            iocell19        2009   2009  25146  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_0         macrocell10     5461   7470  25146  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell10     3350  10820  25146  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2231  13051  25146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_LOG_IntClock
***********************************************
Clock: UART_LOG_IntClock
Frequency: 43.19 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1060181p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17792
-------------------------------------   ----- 
End-of-path arrival time (ps)           17792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q            macrocell31   1250   1250  1060181  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_1  macrocell9   10862  12112  1060181  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell9    3350  15462  1060181  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2330  17792  1060181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UARTLOG(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25146p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13051
-------------------------------------   ----- 
End-of-path arrival time (ps)           13051
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UARTLOG(0)/in_clock                                      iocell19            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_UARTLOG(0)/fb                            iocell19        2009   2009  25146  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_0         macrocell10     5461   7470  25146  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell10     3350  10820  25146  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2231  13051  25146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1060181p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17792
-------------------------------------   ----- 
End-of-path arrival time (ps)           17792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q            macrocell31   1250   1250  1060181  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_1  macrocell9   10862  12112  1060181  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell9    3350  15462  1060181  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2330  17792  1060181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.3::Critical Path Report for (Clock_PWM:R vs. Clock_PWM:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Led_Red:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Led_Red:PWMUDB:genblk8:stsreg\/clock
Path slack     : 83322253p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     83332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10580
-------------------------------------   ----- 
End-of-path arrival time (ps)           10580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  83322253  RISE       1
\PWM_Led_Red:PWMUDB:status_2\/main_1          macrocell4      2620   4910  83322253  RISE       1
\PWM_Led_Red:PWMUDB:status_2\/q               macrocell4      3350   8260  83322253  RISE       1
\PWM_Led_Red:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2320  10580  83322253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:genblk8:stsreg\/clock                  statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UARTLOG(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25146p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13051
-------------------------------------   ----- 
End-of-path arrival time (ps)           13051
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UARTLOG(0)/in_clock                                      iocell19            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_UARTLOG(0)/fb                            iocell19        2009   2009  25146  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_0         macrocell10     5461   7470  25146  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell10     3350  10820  25146  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2231  13051  25146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UARTLOG(0)/fb
Path End       : \UART_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 29971p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8186
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UARTLOG(0)/in_clock                                      iocell19            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UARTLOG(0)/fb                    iocell19      2009   2009  25146  RISE       1
\UART_LOG:BUART:rx_state_2\/main_0  macrocell34   6177   8186  29971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UARTLOG(0)/fb
Path End       : \UART_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 30675p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UARTLOG(0)/in_clock                                      iocell19            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UARTLOG(0)/fb                     iocell19      2009   2009  25146  RISE       1
\UART_LOG:BUART:pollcount_1\/main_0  macrocell37   5473   7482  30675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UARTLOG(0)/fb
Path End       : \UART_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 30675p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UARTLOG(0)/in_clock                                      iocell19            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UARTLOG(0)/fb                     iocell19      2009   2009  25146  RISE       1
\UART_LOG:BUART:pollcount_0\/main_0  macrocell38   5473   7482  30675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UARTLOG(0)/fb
Path End       : \UART_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_LOG:BUART:rx_last\/clock_0
Path slack     : 30675p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UARTLOG(0)/in_clock                                      iocell19            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UARTLOG(0)/fb                 iocell19      2009   2009  25146  RISE       1
\UART_LOG:BUART:rx_last\/main_0  macrocell40   5473   7482  30675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UARTLOG(0)/fb
Path End       : \UART_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 30687p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UARTLOG(0)/in_clock                                      iocell19            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UARTLOG(0)/fb                    iocell19      2009   2009  25146  RISE       1
\UART_LOG:BUART:rx_state_0\/main_0  macrocell31   5461   7470  30687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UARTLOG(0)/fb
Path End       : \UART_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 30687p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UARTLOG(0)/in_clock                                      iocell19            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UARTLOG(0)/fb                     iocell19      2009   2009  25146  RISE       1
\UART_LOG:BUART:rx_status_3\/main_0  macrocell39   5461   7470  30687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1060181p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17792
-------------------------------------   ----- 
End-of-path arrival time (ps)           17792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q            macrocell31   1250   1250  1060181  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_1  macrocell9   10862  12112  1060181  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell9    3350  15462  1060181  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2330  17792  1060181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065662p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q                      macrocell28     1250   1250  1065662  RISE       1
\UART_LOG:BUART:counter_load_not\/main_3           macrocell6      4003   5253  1065662  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell6      3350   8603  1065662  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2879  11482  1065662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1067623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12200
-------------------------------------   ----- 
End-of-path arrival time (ps)           12200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q         macrocell31   1250   1250  1060181  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_1  macrocell32  10950  12200  1067623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1067623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12200
-------------------------------------   ----- 
End-of-path arrival time (ps)           12200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell31   1250   1250  1060181  RISE       1
\UART_LOG:BUART:rx_state_2\/main_2  macrocell34  10950  12200  1067623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1067623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12200
-------------------------------------   ----- 
End-of-path arrival time (ps)           12200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q               macrocell31   1250   1250  1060181  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell36  10950  12200  1067623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell36         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1067712p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12112
-------------------------------------   ----- 
End-of-path arrival time (ps)           12112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell31   1250   1250  1060181  RISE       1
\UART_LOG:BUART:rx_state_3\/main_1  macrocell33  10862  12112  1067712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1067785p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15048
-------------------------------------   ----- 
End-of-path arrival time (ps)           15048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1067785  RISE       1
\UART_LOG:BUART:rx_status_4\/main_1                 macrocell11     2246   5826  1067785  RISE       1
\UART_LOG:BUART:rx_status_4\/q                      macrocell11     3350   9176  1067785  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_4                 statusicell5    5872  15048  1067785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell5        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1069562p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13272
-------------------------------------   ----- 
End-of-path arrival time (ps)           13272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1069562  RISE       1
\UART_LOG:BUART:tx_status_0\/main_3                 macrocell7      4017   7597  1069562  RISE       1
\UART_LOG:BUART:tx_status_0\/q                      macrocell7      3350  10947  1069562  RISE       1
\UART_LOG:BUART:sTX:TxSts\/status_0                 statusicell4    2324  13272  1069562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069826p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q                macrocell31     1250   1250  1060181  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   6247   7497  1069826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070210p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7113
-------------------------------------   ---- 
End-of-path arrival time (ps)           7113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q         macrocell30     1250   1250  1067843  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   5863   7113  1070210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q          macrocell35     1250   1250  1071634  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4439   5689  1071634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1071890p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7934
-------------------------------------   ---- 
End-of-path arrival time (ps)           7934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell31   1250   1250  1060181  RISE       1
\UART_LOG:BUART:rx_state_0\/main_2  macrocell31   6684   7934  1071890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1071890p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7934
-------------------------------------   ---- 
End-of-path arrival time (ps)           7934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q        macrocell31   1250   1250  1060181  RISE       1
\UART_LOG:BUART:rx_status_3\/main_2  macrocell39   6684   7934  1071890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1072226p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1069562  RISE       1
\UART_LOG:BUART:tx_state_0\/main_3                  macrocell27     4017   7597  1072226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072518p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                macrocell26     1250   1250  1066092  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3556   4806  1072518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1067843  RISE       1
\UART_LOG:BUART:rx_state_0\/main_1    macrocell31   5877   7127  1072696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1072696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1067843  RISE       1
\UART_LOG:BUART:rx_status_3\/main_1   macrocell39   5877   7127  1072696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072708p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                macrocell27     1250   1250  1066281  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3365   4615  1072708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_LOG:BUART:txn\/main_3
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073150p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1073150  RISE       1
\UART_LOG:BUART:txn\/main_3                macrocell25     2303   6673  1073150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073163p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell33   1250   1250  1067862  RISE       1
\UART_LOG:BUART:rx_state_0\/main_4  macrocell31   5411   6661  1073163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073163p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q        macrocell33   1250   1250  1067862  RISE       1
\UART_LOG:BUART:rx_status_3\/main_4  macrocell39   5411   6661  1073163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073562p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073562  RISE       1
\UART_LOG:BUART:rx_state_0\/main_8         macrocell31   4321   6261  1073562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073580p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6243
-------------------------------------   ---- 
End-of-path arrival time (ps)           6243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073580  RISE       1
\UART_LOG:BUART:rx_state_0\/main_7         macrocell31   4303   6243  1073580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073584p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6239
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073584  RISE       1
\UART_LOG:BUART:rx_state_0\/main_6         macrocell31   4299   6239  1073584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1073641p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6182
-------------------------------------   ---- 
End-of-path arrival time (ps)           6182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell28   1250   1250  1065662  RISE       1
\UART_LOG:BUART:tx_state_1\/main_3  macrocell26   4932   6182  1073641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073641p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6182
-------------------------------------   ---- 
End-of-path arrival time (ps)           6182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell28   1250   1250  1065662  RISE       1
\UART_LOG:BUART:tx_state_0\/main_4  macrocell27   4932   6182  1073641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073756p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1067843  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_0  macrocell32   4818   6068  1073756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073756p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1067843  RISE       1
\UART_LOG:BUART:rx_state_2\/main_1    macrocell34   4818   6068  1073756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073756p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q        macrocell30   1250   1250  1067843  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell36   4818   6068  1073756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell36         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073820p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067427  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3313   3503  1073820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1073942p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073942  RISE       1
\UART_LOG:BUART:pollcount_1\/main_2        macrocell37   3941   5881  1073942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1073942p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073942  RISE       1
\UART_LOG:BUART:pollcount_0\/main_2        macrocell38   3941   5881  1073942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1073945p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073945  RISE       1
\UART_LOG:BUART:pollcount_1\/main_1        macrocell37   3939   5879  1073945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1073945p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073945  RISE       1
\UART_LOG:BUART:pollcount_0\/main_1        macrocell38   3939   5879  1073945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074053p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q         macrocell33   1250   1250  1067862  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_3  macrocell32   4520   5770  1074053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074053p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell33   1250   1250  1067862  RISE       1
\UART_LOG:BUART:rx_state_2\/main_4  macrocell34   4520   5770  1074053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074053p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q               macrocell33   1250   1250  1067862  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell36   4520   5770  1074053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell36         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell26   1250   1250  1066092  RISE       1
\UART_LOG:BUART:tx_state_2\/main_0  macrocell28   4461   5711  1074112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q      macrocell26   1250   1250  1066092  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_0  macrocell29   4461   5711  1074112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074116p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1071634  RISE       1
\UART_LOG:BUART:rx_state_0\/main_3   macrocell31   4457   5707  1074116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074116p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1071634  RISE       1
\UART_LOG:BUART:rx_status_3\/main_3  macrocell39   4457   5707  1074116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074299p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell27   1250   1250  1066281  RISE       1
\UART_LOG:BUART:tx_state_2\/main_1  macrocell28   4274   5524  1074299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074299p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q      macrocell27   1250   1250  1066281  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_1  macrocell29   4274   5524  1074299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074452p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073562  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_7       macrocell32   3432   5372  1074452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074452p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073562  RISE       1
\UART_LOG:BUART:rx_state_2\/main_8         macrocell34   3432   5372  1074452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074470p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073580  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_6       macrocell32   3414   5354  1074470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074470p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073580  RISE       1
\UART_LOG:BUART:rx_state_2\/main_7         macrocell34   3414   5354  1074470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074473p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073584  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_5       macrocell32   3410   5350  1074473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074473p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073584  RISE       1
\UART_LOG:BUART:rx_state_2\/main_6         macrocell34   3410   5350  1074473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074536p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell29   1250   1250  1074536  RISE       1
\UART_LOG:BUART:tx_state_1\/main_5  macrocell26   4037   5287  1074536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074536p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell29   1250   1250  1074536  RISE       1
\UART_LOG:BUART:tx_state_0\/main_5  macrocell27   4037   5287  1074536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074557p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell28   1250   1250  1065662  RISE       1
\UART_LOG:BUART:tx_state_2\/main_3  macrocell28   4017   5267  1074557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074557p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q      macrocell28   1250   1250  1065662  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_3  macrocell29   4017   5267  1074557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:txn\/main_4
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1074571p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q  macrocell28   1250   1250  1065662  RISE       1
\UART_LOG:BUART:txn\/main_4    macrocell25   4003   5253  1074571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074617p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_load_fifo\/q            macrocell32     1250   1250  1068574  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4336   5586  1074617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:txn\/main_1
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075002p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q  macrocell26   1250   1250  1066092  RISE       1
\UART_LOG:BUART:txn\/main_1    macrocell25   3572   4822  1075002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075071p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell34   1250   1250  1067638  RISE       1
\UART_LOG:BUART:rx_state_0\/main_5  macrocell31   3502   4752  1075071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075071p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q        macrocell34   1250   1250  1067638  RISE       1
\UART_LOG:BUART:rx_status_3\/main_5  macrocell39   3502   4752  1075071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:txn\/main_6
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075145p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q  macrocell29   1250   1250  1074536  RISE       1
\UART_LOG:BUART:txn\/main_6   macrocell25   3428   4678  1075145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075168p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell34   1250   1250  1067638  RISE       1
\UART_LOG:BUART:rx_state_3\/main_4  macrocell33   3405   4655  1075168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q   macrocell35   1250   1250  1071634  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_2  macrocell32   3397   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1071634  RISE       1
\UART_LOG:BUART:rx_state_2\/main_3   macrocell34   3397   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:txn\/main_2
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075190p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q  macrocell27   1250   1250  1066281  RISE       1
\UART_LOG:BUART:txn\/main_2    macrocell25   3383   4633  1075190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075243p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073580  RISE       1
\UART_LOG:BUART:rx_state_3\/main_6         macrocell33   2641   4581  1075243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075246p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073584  RISE       1
\UART_LOG:BUART:rx_state_3\/main_5         macrocell33   2638   4578  1075246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075253p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073562  RISE       1
\UART_LOG:BUART:rx_state_3\/main_7         macrocell33   2630   4570  1075253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075373p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1067843  RISE       1
\UART_LOG:BUART:rx_state_3\/main_0    macrocell33   3200   4450  1075373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075392p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell33   1250   1250  1067862  RISE       1
\UART_LOG:BUART:rx_state_3\/main_3  macrocell33   3181   4431  1075392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075403p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067427  RISE       1
\UART_LOG:BUART:tx_state_1\/main_2               macrocell26     4230   4420  1075403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075403p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067427  RISE       1
\UART_LOG:BUART:tx_state_0\/main_2               macrocell27     4230   4420  1075403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075573p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073942  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_1   macrocell35   2311   4251  1075573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075575p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073945  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_0   macrocell35   2309   4249  1075575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075585p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075585  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_2   macrocell35   2298   4238  1075585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075602p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075602  RISE       1
\UART_LOG:BUART:tx_state_1\/main_4               macrocell26     4031   4221  1075602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075731p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_last\/q          macrocell40   1250   1250  1075731  RISE       1
\UART_LOG:BUART:rx_state_2\/main_9  macrocell34   2843   4093  1075731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075945p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1071634  RISE       1
\UART_LOG:BUART:rx_state_3\/main_2   macrocell33   2628   3878  1075945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell26   1250   1250  1066092  RISE       1
\UART_LOG:BUART:tx_state_1\/main_0  macrocell26   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell26   1250   1250  1066092  RISE       1
\UART_LOG:BUART:tx_state_0\/main_0  macrocell27   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q         macrocell34   1250   1250  1067638  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_4  macrocell32   2611   3861  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell34   1250   1250  1067638  RISE       1
\UART_LOG:BUART:rx_state_2\/main_5  macrocell34   2611   3861  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q               macrocell34   1250   1250  1067638  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell36   2611   3861  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell36         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:txn\/q
Path End       : \UART_LOG:BUART:txn\/main_0
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075986p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:txn\/q       macrocell25   1250   1250  1075986  RISE       1
\UART_LOG:BUART:txn\/main_0  macrocell25   2587   3837  1075986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1076029p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell38   1250   1250  1070488  RISE       1
\UART_LOG:BUART:rx_state_0\/main_10  macrocell31   2544   3794  1076029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1076029p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell38   1250   1250  1070488  RISE       1
\UART_LOG:BUART:rx_status_3\/main_7  macrocell39   2544   3794  1076029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1076030p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell38   1250   1250  1070488  RISE       1
\UART_LOG:BUART:pollcount_1\/main_4  macrocell37   2544   3794  1076030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1076030p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell38   1250   1250  1070488  RISE       1
\UART_LOG:BUART:pollcount_0\/main_3  macrocell38   2544   3794  1076030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1076043p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q      macrocell37   1250   1250  1070501  RISE       1
\UART_LOG:BUART:rx_state_0\/main_9  macrocell31   2531   3781  1076043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1076043p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell37   1250   1250  1070501  RISE       1
\UART_LOG:BUART:rx_status_3\/main_6  macrocell39   2531   3781  1076043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1076043p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell37   1250   1250  1070501  RISE       1
\UART_LOG:BUART:pollcount_1\/main_3  macrocell37   2530   3780  1076043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell29   1250   1250  1074536  RISE       1
\UART_LOG:BUART:tx_state_2\/main_5  macrocell28   2526   3776  1076047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:txn\/main_5
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1076220p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3603
-------------------------------------   ---- 
End-of-path arrival time (ps)           3603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075602  RISE       1
\UART_LOG:BUART:txn\/main_5                      macrocell25     3413   3603  1076220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1076286p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell27   1250   1250  1066281  RISE       1
\UART_LOG:BUART:tx_state_1\/main_1  macrocell26   2287   3537  1076286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1076286p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell27   1250   1250  1066281  RISE       1
\UART_LOG:BUART:tx_state_0\/main_1  macrocell27   2287   3537  1076286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1077089p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2734
-------------------------------------   ---- 
End-of-path arrival time (ps)           2734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075602  RISE       1
\UART_LOG:BUART:tx_state_2\/main_4               macrocell28     2544   2734  1077089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1077378p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2446
-------------------------------------   ---- 
End-of-path arrival time (ps)           2446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067427  RISE       1
\UART_LOG:BUART:tx_state_2\/main_2               macrocell28     2256   2446  1077378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1077378p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2446
-------------------------------------   ---- 
End-of-path arrival time (ps)           2446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067427  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_2                macrocell29     2256   2446  1077378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_status_3\/q
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1079328p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_status_3\/q       macrocell39    1250   1250  1079328  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_3  statusicell5   2255   3505  1079328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell5        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Led_Red:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Led_Red:PWMUDB:genblk8:stsreg\/clock
Path slack     : 83322253p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     83332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10580
-------------------------------------   ----- 
End-of-path arrival time (ps)           10580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  83322253  RISE       1
\PWM_Led_Red:PWMUDB:status_2\/main_1          macrocell4      2620   4910  83322253  RISE       1
\PWM_Led_Red:PWMUDB:status_2\/q               macrocell4      3350   8260  83322253  RISE       1
\PWM_Led_Red:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2320  10580  83322253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:genblk8:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Led_Green:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Led_Green:PWMUDB:genblk8:stsreg\/clock
Path slack     : 83322265p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     83332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  83322265  RISE       1
\PWM_Led_Green:PWMUDB:status_2\/main_1          macrocell3      2613   4903  83322265  RISE       1
\PWM_Led_Green:PWMUDB:status_2\/q               macrocell3      3350   8253  83322265  RISE       1
\PWM_Led_Green:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2315  10568  83322265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:genblk8:stsreg\/clock                statusicell2        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Led_Yellow:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Led_Yellow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 83322284p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     83332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10549
-------------------------------------   ----- 
End-of-path arrival time (ps)           10549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  83322284  RISE       1
\PWM_Led_Yellow:PWMUDB:status_2\/main_1          macrocell2      2595   4885  83322284  RISE       1
\PWM_Led_Yellow:PWMUDB:status_2\/q               macrocell2      3350   8235  83322284  RISE       1
\PWM_Led_Yellow:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2314  10549  83322284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:genblk8:stsreg\/clock               statusicell1        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322380p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                     83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   2290   2290  83322253  RISE       1
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2604   4894  83322380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322384p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                     83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  83322265  RISE       1
\PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2599   4889  83322384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322403p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                     83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  83322284  RISE       1
\PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2580   4870  83322403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Yellow:PWMUDB:runmode_enable\/q
Path End       : \PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322640p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                     83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:runmode_enable\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Yellow:PWMUDB:runmode_enable\/q        macrocell13     1250   1250  83322520  RISE       1
\PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3384   4634  83322640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Red:PWMUDB:runmode_enable\/q
Path End       : \PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322907p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                     83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:runmode_enable\/clock_0                macrocell21         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Red:PWMUDB:runmode_enable\/q        macrocell21     1250   1250  83322802  RISE       1
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   3117   4367  83322907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Green:PWMUDB:runmode_enable\/q
Path End       : \PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322922p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                     83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:runmode_enable\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Green:PWMUDB:runmode_enable\/q        macrocell17     1250   1250  83322830  RISE       1
\PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   3101   4351  83322922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Led_Red:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Led_Red:PWMUDB:prevCompare1\/clock_0
Path slack     : 83324206p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  83324206  RISE       1
\PWM_Led_Red:PWMUDB:prevCompare1\/main_0    macrocell22     3107   5617  83324206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:prevCompare1\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Led_Red:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Led_Red:PWMUDB:status_0\/clock_0
Path slack     : 83324215p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  83324206  RISE       1
\PWM_Led_Red:PWMUDB:status_0\/main_1        macrocell23     3098   5608  83324215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:status_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_483/main_1
Capture Clock  : Net_483/clock_0
Path slack     : 83324349p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Red:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  83324206  RISE       1
Net_483/main_1                              macrocell24     2964   5474  83324349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_483/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Led_Yellow:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Led_Yellow:PWMUDB:prevCompare1\/clock_0
Path slack     : 83324412p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  83324412  RISE       1
\PWM_Led_Yellow:PWMUDB:prevCompare1\/main_0    macrocell14     2902   5412  83324412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:prevCompare1\/clock_0               macrocell14         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Led_Yellow:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Led_Yellow:PWMUDB:status_0\/clock_0
Path slack     : 83324412p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  83324412  RISE       1
\PWM_Led_Yellow:PWMUDB:status_0\/main_1        macrocell15     2902   5412  83324412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:status_0\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_665/main_1
Capture Clock  : Net_665/clock_0
Path slack     : 83324412p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Yellow:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  83324412  RISE       1
Net_665/main_1                                 macrocell16     2902   5412  83324412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_665/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Led_Green:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Led_Green:PWMUDB:prevCompare1\/clock_0
Path slack     : 83325023p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  83325023  RISE       1
\PWM_Led_Green:PWMUDB:prevCompare1\/main_0    macrocell18     2290   4800  83325023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:prevCompare1\/clock_0                macrocell18         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Led_Green:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Led_Green:PWMUDB:status_0\/clock_0
Path slack     : 83325023p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  83325023  RISE       1
\PWM_Led_Green:PWMUDB:status_0\/main_1        macrocell19     2290   4800  83325023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:status_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_562/main_1
Capture Clock  : Net_562/clock_0
Path slack     : 83325023p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Led_Green:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  83325023  RISE       1
Net_562/main_1                                macrocell20     2290   4800  83325023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_562/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Yellow:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Led_Yellow:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Led_Yellow:PWMUDB:runmode_enable\/clock_0
Path slack     : 83325034p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:genblk1:ctrlreg\/clock              controlcell2        0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Led_Yellow:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  83325034  RISE       1
\PWM_Led_Yellow:PWMUDB:runmode_enable\/main_0      macrocell13    3579   4789  83325034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:runmode_enable\/clock_0             macrocell13         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Red:PWMUDB:runmode_enable\/q
Path End       : Net_483/main_0
Capture Clock  : Net_483/clock_0
Path slack     : 83325623p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:runmode_enable\/clock_0                macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_Led_Red:PWMUDB:runmode_enable\/q  macrocell21   1250   1250  83322802  RISE       1
Net_483/main_0                         macrocell24   2951   4201  83325623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_483/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Green:PWMUDB:runmode_enable\/q
Path End       : Net_562/main_0
Capture Clock  : Net_562/clock_0
Path slack     : 83325640p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:runmode_enable\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_Led_Green:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  83322830  RISE       1
Net_562/main_0                           macrocell20   2933   4183  83325640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_562/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Red:PWMUDB:prevCompare1\/q
Path End       : \PWM_Led_Red:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Led_Red:PWMUDB:status_0\/clock_0
Path slack     : 83326261p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:prevCompare1\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_Led_Red:PWMUDB:prevCompare1\/q   macrocell22   1250   1250  83326261  RISE       1
\PWM_Led_Red:PWMUDB:status_0\/main_0  macrocell23   2312   3562  83326261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:status_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Yellow:PWMUDB:prevCompare1\/q
Path End       : \PWM_Led_Yellow:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Led_Yellow:PWMUDB:status_0\/clock_0
Path slack     : 83326269p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:prevCompare1\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_Led_Yellow:PWMUDB:prevCompare1\/q   macrocell14   1250   1250  83326269  RISE       1
\PWM_Led_Yellow:PWMUDB:status_0\/main_0  macrocell15   2304   3554  83326269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:status_0\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Green:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Led_Green:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Led_Green:PWMUDB:runmode_enable\/clock_0
Path slack     : 83326271p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:genblk1:ctrlreg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Led_Green:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  83326271  RISE       1
\PWM_Led_Green:PWMUDB:runmode_enable\/main_0      macrocell17    2343   3553  83326271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:runmode_enable\/clock_0              macrocell17         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Yellow:PWMUDB:runmode_enable\/q
Path End       : Net_665/main_0
Capture Clock  : Net_665/clock_0
Path slack     : 83326271p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:runmode_enable\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_Led_Yellow:PWMUDB:runmode_enable\/q  macrocell13   1250   1250  83322520  RISE       1
Net_665/main_0                            macrocell16   2302   3552  83326271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_665/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Red:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Led_Red:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Led_Red:PWMUDB:runmode_enable\/clock_0
Path slack     : 83326273p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:genblk1:ctrlreg\/clock                 controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Led_Red:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  83326273  RISE       1
\PWM_Led_Red:PWMUDB:runmode_enable\/main_0      macrocell21    2340   3550  83326273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:runmode_enable\/clock_0                macrocell21         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Green:PWMUDB:prevCompare1\/q
Path End       : \PWM_Led_Green:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Led_Green:PWMUDB:status_0\/clock_0
Path slack     : 83326283p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:prevCompare1\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_Led_Green:PWMUDB:prevCompare1\/q   macrocell18   1250   1250  83326283  RISE       1
\PWM_Led_Green:PWMUDB:status_0\/main_0  macrocell19   2290   3540  83326283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:status_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Yellow:PWMUDB:status_0\/q
Path End       : \PWM_Led_Yellow:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Led_Yellow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 83328675p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     83332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:status_0\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Led_Yellow:PWMUDB:status_0\/q               macrocell15    1250   1250  83328675  RISE       1
\PWM_Led_Yellow:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2909   4159  83328675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Yellow:PWMUDB:genblk8:stsreg\/clock               statusicell1        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Red:PWMUDB:status_0\/q
Path End       : \PWM_Led_Red:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Led_Red:PWMUDB:genblk8:stsreg\/clock
Path slack     : 83329260p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     83332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:status_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Led_Red:PWMUDB:status_0\/q               macrocell23    1250   1250  83329260  RISE       1
\PWM_Led_Red:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2323   3573  83329260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Red:PWMUDB:genblk8:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Led_Green:PWMUDB:status_0\/q
Path End       : \PWM_Led_Green:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Led_Green:PWMUDB:genblk8:stsreg\/clock
Path slack     : 83329276p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333333
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     83332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:status_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Led_Green:PWMUDB:status_0\/q               macrocell19    1250   1250  83329276  RISE       1
\PWM_Led_Green:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2308   3558  83329276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Led_Green:PWMUDB:genblk8:stsreg\/clock                statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

