/******************************************************************************
 ** File Name:      pinmap.h                                                  *
 ** Author:         linhua.xu                                                 *
 ** DATE:           21/09/2020                                                *
 ** Copyright:      2004 Spreatrum, Incoporated. All Rights Reserved.         *
 ** Description:    This file defines the structure of pin map.               *
 ******************************************************************************

 ******************************************************************************
 **                        Edit History                                       *
 ** ------------------------------------------------------------------------- *
 ** DATE           NAME             DESCRIPTION                               *
 ** 21/09/2020     linhua.xu        Create.                                   *
 ******************************************************************************/

#ifndef _PINMAP_H_
#define _PINMAP_H_

#include <linux/types.h>
#include "sprd_reg.h"
#include "adi.h"

typedef struct {
	uint32_t reg;
	uint32_t val;
} pinmap_t;
int pin_init(void);

#define CTL_PIN_BASE			(SPRD_PIN_PHYS)

/* registers definitions for controller REG_PIN */
#define REG_PIN_PWR_PAD_CTL_RESERVED        ( 0x0000 )
#define REG_PIN_UART_MATRIX_MTX_CFG         ( 0x0004 )
#define REG_PIN_UART_MATRIX_MTX_CFG1        ( 0x0008 )
#define REG_PIN_IIS_MATRIX_MTX_CFG          ( 0x000C )
#define REG_PIN_SIM_MATRIX_MTX_CFG          ( 0x0010 )
#define REG_PIN_SPI_MATRIX_MTX_CFG          ( 0x0014 )
#define REG_PIN_IIC_MATRIX_MTX_CFG          ( 0x0018 )
#define REG_PIN_IIC_MATRIX_MTX_CFG1         ( 0x001c )
#define REG_PIN_HOTPLUG_MATRIX_MTX_CFG      ( 0x0020 )
#define REG_PIN_DMIC_MATRIX_MTX_CFG         ( 0x0024 )
#define REG_PIN_CTRL_REG0                   ( 0x0028 )
#define REG_PIN_CTRL_REG1                   ( 0x002c )
#define REG_PIN_CTRL_REG2                   ( 0x0030 )
#define REG_PIN_CTRL_REG3                   ( 0x0034 )
#define REG_PIN_CTRL_REG4                   ( 0x0038 )
#define REG_PIN_CTRL_REG5                   ( 0x003c )
/* registers definitions for controller CTL_PIN */
#define REG_PIN_EMMC_RST                    ( 0x0040 )
#define REG_PIN_EMMC_CMD                    ( 0x0044 )
#define REG_PIN_EMMC_D0                     ( 0x0048 )
#define REG_PIN_EMMC_D3                     ( 0x004c )
#define REG_PIN_EMMC_D2                     ( 0x0050 )
#define REG_PIN_EMMC_D5                     ( 0x0054 )
#define REG_PIN_EMMC_CLK                    ( 0x0058 )
#define REG_PIN_EMMC_DS                     ( 0x005c )
#define REG_PIN_EMMC_D1                     ( 0x0060 )
#define REG_PIN_EMMC_D4                     ( 0x0064 )
#define REG_PIN_EMMC_D6                     ( 0x0068 )
#define REG_PIN_EMMC_D7                     ( 0x006c )
#define REG_PIN_DSI_TE                      ( 0x0070 )
#define REG_PIN_LCM_RSTN                    ( 0x0074 )
#define REG_PIN_DCDC_ARM1_EN                ( 0x0078 )
#define REG_PIN_CHIP_SLEEP                  ( 0x007c )
#define REG_PIN_AUD_SCLK                    ( 0x0080 )
#define REG_PIN_AUD_ADD0                    ( 0x0084 )
#define REG_PIN_ANA_INT                     ( 0x0088 )
#define REG_PIN_DCDC_ARM0_EN                ( 0x008c )
#define REG_PIN_AUD_ADSYNC                  ( 0x0090 )
#define REG_PIN_AUD_DASYNC                  ( 0x0094 )
#define REG_PIN_EXT_RST_B                   ( 0x0098 )
#define REG_PIN_ADI_SCLK                    ( 0x009c )
#define REG_PIN_CLK_32K                     ( 0x00a0 )
#define REG_PIN_AUD_DAD1                    ( 0x00a4 )
#define REG_PIN_ADI_D                       ( 0x00a8 )
#define REG_PIN_ADI_SCLK2                   ( 0x00ac )
#define REG_PIN_XTL_EN0                     ( 0x00b0 )
#define REG_PIN_AUD_DAD0                    ( 0x00b4 )
#define REG_PIN_CHG_TYPE                    ( 0x00b8 )
#define REG_PIN_ADI_D2                      ( 0x00bc )
#define REG_PIN_XTL_EN2                     ( 0x00c0 )
#define REG_PIN_PTEST                       ( 0x00c4 )
#define REG_PIN_WCN_XTLEN                   ( 0x00c8 )
#define REG_PIN_XTL_EN1                     ( 0x00cc )
#define REG_PIN_SIMCLK2                     ( 0x00d0 )
#define REG_PIN_SIMDA2                      ( 0x00d4 )
#define REG_PIN_SIMRST2                     ( 0x00d8 )
#define REG_PIN_SD0_CMD                     ( 0x00dc )
#define REG_PIN_SD0_D0                      ( 0x00e0 )
#define REG_PIN_SD0_D1                      ( 0x00e4 )
#define REG_PIN_SD0_CLK                     ( 0x00e8 )
#define REG_PIN_SD0_D2                      ( 0x00ec )
#define REG_PIN_SD0_D3                      ( 0x00f0 )
#define REG_PIN_SIMCLK0                     ( 0x00f4 )
#define REG_PIN_SIMDA0                      ( 0x00f8 )
#define REG_PIN_SIMRST0                     ( 0x00fc )
#define REG_PIN_SIMCLK1                     ( 0x0100 )
#define REG_PIN_SIMDA1                      ( 0x0104 )
#define REG_PIN_SIMRST1                     ( 0x0108 )
#define REG_PIN_SD2_CMD                     ( 0x010c )
#define REG_PIN_SD2_D0                      ( 0x0110 )
#define REG_PIN_SD2_D1                      ( 0x0114 )
#define REG_PIN_SD2_CLK                     ( 0x0118 )
#define REG_PIN_SD2_D2                      ( 0x011c )
#define REG_PIN_SD2_D3                      ( 0x0120 )
#define REG_PIN_RFCTL0                      ( 0x0124 )
#define REG_PIN_RFCTL1                      ( 0x0128 )
#define REG_PIN_RFCTL2                      ( 0x012c )
#define REG_PIN_RFCTL3                      ( 0x0130 )
#define REG_PIN_RFCTL4                      ( 0x0134 )
#define REG_PIN_DNS_D0                      ( 0x0138 )
#define REG_PIN_DNS_D1                      ( 0x013c )
#define REG_PIN_IIS3DI                      ( 0x0140 )
#define REG_PIN_IIS3DO                      ( 0x0144 )
#define REG_PIN_IIS3CLK                     ( 0x0148 )
#define REG_PIN_IIS3LRCK                    ( 0x014c )
#define REG_PIN_RFCTL5                      ( 0x0150 )
#define REG_PIN_RFCTL6                      ( 0x0154 )
#define REG_PIN_RFCTL7                      ( 0x0158 )
#define REG_PIN_RFCTL8                      ( 0x015c )
#define REG_PIN_RFCTL9                      ( 0x0160 )
#define REG_PIN_RFCTL10                     ( 0x0164 )
#define REG_PIN_RFCTL11                     ( 0x0168 )
#define REG_PIN_GPIO31                      ( 0x016c )
#define REG_PIN_GPIO32                      ( 0x0170 )
#define REG_PIN_GPIO33                      ( 0x0174 )
#define REG_PIN_RFCTL16                     ( 0x0178 )
#define REG_PIN_RFCTL17                     ( 0x017c )
#define REG_PIN_GPIO9                       ( 0x0180 )
#define REG_PIN_RFCTL19                     ( 0x0184 )
#define REG_PIN_RFCTL20                     ( 0x0188 )
#define REG_PIN_RFSCK0                      ( 0x018c )
#define REG_PIN_RFSDA0                      ( 0x0190 )
#define REG_PIN_RFSEN0                      ( 0x0194 )
#define REG_PIN_RFSCK1                      ( 0x0198 )
#define REG_PIN_RFSDA1                      ( 0x019c )
#define REG_PIN_RFSEN1                      ( 0x01a0 )
#define REG_PIN_RFFE0_SCK                   ( 0x01a4 )
#define REG_PIN_RFFE0_SDA                   ( 0x01a8 )
#define REG_PIN_RFFE1_SCK                   ( 0x01ac )
#define REG_PIN_RFFE1_SDA                   ( 0x01b0 )
#define REG_PIN_U1TXD                       ( 0x01b4 )
#define REG_PIN_U1RXD                       ( 0x01b8 )
#define REG_PIN_MTCK_ARM                    ( 0x01bc )
#define REG_PIN_MTMS_ARM                    ( 0x01c0 )
#define REG_PIN_PWMC                        ( 0x01c4 )
#define REG_PIN_KEYOUT0                     ( 0x01c8 )
#define REG_PIN_KEYOUT1                     ( 0x01cc )
#define REG_PIN_KEYOUT2                     ( 0x01d0 )
#define REG_PIN_KEYIN0                      ( 0x01d4 )
#define REG_PIN_KEYIN1                      ( 0x01d8 )
#define REG_PIN_KEYIN2                      ( 0x01dc )
#define REG_PIN_MEMS_MIC_CLK0               ( 0x01e0 )
#define REG_PIN_MEMS_MIC_DATA0              ( 0x01e4 )
#define REG_PIN_MEMS_MIC_CLK1               ( 0x01e8 )
#define REG_PIN_MEMS_MIC_DATA1              ( 0x01ec )
#define REG_PIN_MEMS_MIC_CLK2               ( 0x01f0 )
#define REG_PIN_MEMS_MIC_DATA2              ( 0x01f4 )
#define REG_PIN_BT_RFCTL0                   ( 0x01f8 )
#define REG_PIN_BT_RFCTL1                   ( 0x01fc )
#define REG_PIN_BT_RFCTL2                   ( 0x0200 )
#define REG_PIN_BT_RFCTL3                   ( 0x0204 )
#define REG_PIN_WCN_A_RST                   ( 0x0208 )
#define REG_PIN_WCN_A_EN                    ( 0x020c )
#define REG_PIN_EXTINT0                     ( 0x0210 )
#define REG_PIN_EXTINT1                     ( 0x0214 )
#define REG_PIN_SDA3                        ( 0x0218 )
#define REG_PIN_SCL3                        ( 0x021c )
#define REG_PIN_SCL7                        ( 0x0220 )
#define REG_PIN_SDA7                        ( 0x0224 )
#define REG_PIN_CLK_AUX2                    ( 0x0228 )
#define REG_PIN_EXTINT13                    ( 0x022c )
#define REG_PIN_EXTINT14                    ( 0x0230 )
#define REG_PIN_SPI0_CSN                    ( 0x0234 )
#define REG_PIN_SPI0_DO                     ( 0x0238 )
#define REG_PIN_SPI0_DI                     ( 0x023c )
#define REG_PIN_SPI0_CLK                    ( 0x0240 )
#define REG_PIN_EXTINT9                     ( 0x0244 )
#define REG_PIN_EXTINT10                    ( 0x0248 )
#define REG_PIN_IIS1DI                      ( 0x024c )
#define REG_PIN_IIS1DO                      ( 0x0250 )
#define REG_PIN_IIS1CLK                     ( 0x0254 )
#define REG_PIN_IIS1LRCK                    ( 0x0258 )
#define REG_PIN_SCL2                        ( 0x025c )
#define REG_PIN_SDA2                        ( 0x0260 )
#define REG_PIN_U2TXD                       ( 0x0264 )
#define REG_PIN_U2RXD                       ( 0x0268 )
#define REG_PIN_SPI_TE                      ( 0x026c )
#define REG_PIN_SPI2_CS1N                   ( 0x0270 )
#define REG_PIN_SPI2_CS0N                   ( 0x0274 )
#define REG_PIN_SPI2_DO                     ( 0x0278 )
#define REG_PIN_SPI2_DI                     ( 0x027c )
#define REG_PIN_SPI2_CLK                    ( 0x0280 )
#define REG_PIN_WCN_RFCTL2                  ( 0x0284 )
#define REG_PIN_WCN_RFCTL1                  ( 0x0288 )
#define REG_PIN_WCN_RFCTL0                  ( 0x028c )
#define REG_PIN_GNSS_LNA_EN                 ( 0x0290 )
#define REG_PIN_U5TXD                       ( 0x0294 )
#define REG_PIN_U5RXD                       ( 0x0298 )
#define REG_PIN_CLK_AUX0                    ( 0x029c )
#define REG_PIN_U0TXD                       ( 0x02a0 )
#define REG_PIN_U0RXD                       ( 0x02a4 )
#define REG_PIN_U0CTS                       ( 0x02a8 )
#define REG_PIN_U0RTS                       ( 0x02ac )
#define REG_PIN_SCL8                        ( 0x02b0 )
#define REG_PIN_SDA8                        ( 0x02b4 )
#define REG_PIN_SCL0                        ( 0x02b8 )
#define REG_PIN_SDA0                        ( 0x02bc )
#define REG_PIN_SDA1                        ( 0x02c0 )
#define REG_PIN_SCL1                        ( 0x02c4 )
#define REG_PIN_CMMCLK0                     ( 0x02c8 )
#define REG_PIN_CMMCLK1                     ( 0x02cc )
#define REG_PIN_CMRST0                      ( 0x02d0 )
#define REG_PIN_CMRST1                      ( 0x02d4 )
#define REG_PIN_CMPD0                       ( 0x02d8 )
#define REG_PIN_CMPD1                       ( 0x02dc )
#define REG_PIN_CMMCLK2                     ( 0x02e0 )
#define REG_PIN_CMPD2                       ( 0x02e4 )
#define REG_PIN_CMRST2                      ( 0x02e8 )
#define REG_PIN_TSX_OSC_SEL                 ( 0x02ec )
#define REG_PIN_T_DIG                       ( 0x02f0 )
#define REG_PIN_FM_CLK                      ( 0x02f4 )
#define REG_PIN_FM_DATA                     ( 0x02f8 )
#define REG_PIN_WF_D0                       ( 0x02fc )
#define REG_PIN_WF_D1                       ( 0x0300 )
#define REG_PIN_WF_D2                       ( 0x0304 )
#define REG_PIN_WF_CLK                      ( 0x0308 )
#define REG_PIN_WCN_CLK                     ( 0x030c )
#define REG_PIN_WCN_DATA                    ( 0x0310 )
/* registers definitions for controller CTL_PIN MISC_OFFSET */
#define REG_MISC_PIN_EMMC_RST                    ( 0x0440 )
#define REG_MISC_PIN_EMMC_CMD                    ( 0x0444 )
#define REG_MISC_PIN_EMMC_D0                     ( 0x0448 )
#define REG_MISC_PIN_EMMC_D3                     ( 0x044c )
#define REG_MISC_PIN_EMMC_D2                     ( 0x0450 )
#define REG_MISC_PIN_EMMC_D5                     ( 0x0454 )
#define REG_MISC_PIN_EMMC_CLK                    ( 0x0458 )
#define REG_MISC_PIN_EMMC_DS                     ( 0x045c )
#define REG_MISC_PIN_EMMC_D1                     ( 0x0460 )
#define REG_MISC_PIN_EMMC_D4                     ( 0x0464 )
#define REG_MISC_PIN_EMMC_D6                     ( 0x0468 )
#define REG_MISC_PIN_EMMC_D7                     ( 0x046c )
#define REG_MISC_PIN_DSI_TE                      ( 0x0470 )
#define REG_MISC_PIN_LCM_RSTN                    ( 0x0474 )
#define REG_MISC_PIN_DCDC_ARM1_EN                ( 0x0478 )
#define REG_MISC_PIN_CHIP_SLEEP                  ( 0x047c )
#define REG_MISC_PIN_AUD_SCLK                    ( 0x0480 )
#define REG_MISC_PIN_AUD_ADD0                    ( 0x0484 )
#define REG_MISC_PIN_ANA_INT                     ( 0x0488 )
#define REG_MISC_PIN_DCDC_ARM0_EN                ( 0x048c )
#define REG_MISC_PIN_AUD_ADSYNC                  ( 0x0490 )
#define REG_MISC_PIN_AUD_DASYNC                  ( 0x0494 )
#define REG_MISC_PIN_EXT_RST_B                   ( 0x0498 )
#define REG_MISC_PIN_ADI_SCLK                    ( 0x049c )
#define REG_MISC_PIN_CLK_32K                     ( 0x04a0 )
#define REG_MISC_PIN_AUD_DAD1                    ( 0x04a4 )
#define REG_MISC_PIN_ADI_D                       ( 0x04a8 )
#define REG_MISC_PIN_ADI_SCLK2                   ( 0x04ac )
#define REG_MISC_PIN_XTL_EN0                     ( 0x04b0 )
#define REG_MISC_PIN_AUD_DAD0                    ( 0x04b4 )
#define REG_MISC_PIN_CHG_TYPE                    ( 0x04b8 )
#define REG_MISC_PIN_ADI_D2                      ( 0x04bc )
#define REG_MISC_PIN_XTL_EN2                     ( 0x04c0 )
#define REG_MISC_PIN_PTEST                       ( 0x04c4 )
#define REG_MISC_PIN_WCN_XTLEN                   ( 0x04c8 )
#define REG_MISC_PIN_XTL_EN1                     ( 0x04cc )
#define REG_MISC_PIN_SIMCLK2                     ( 0x04d0 )
#define REG_MISC_PIN_SIMDA2                      ( 0x04d4 )
#define REG_MISC_PIN_SIMRST2                     ( 0x04d8 )
#define REG_MISC_PIN_SD0_CMD                     ( 0x04dc )
#define REG_MISC_PIN_SD0_D0                      ( 0x04e0 )
#define REG_MISC_PIN_SD0_D1                      ( 0x04e4 )
#define REG_MISC_PIN_SD0_CLK                     ( 0x04e8 )
#define REG_MISC_PIN_SD0_D2                      ( 0x04ec )
#define REG_MISC_PIN_SD0_D3                      ( 0x04f0 )
#define REG_MISC_PIN_SIMCLK0                     ( 0x04f4 )
#define REG_MISC_PIN_SIMDA0                      ( 0x04f8 )
#define REG_MISC_PIN_SIMRST0                     ( 0x04fc )
#define REG_MISC_PIN_SIMCLK1                     ( 0x0500 )
#define REG_MISC_PIN_SIMDA1                      ( 0x0504 )
#define REG_MISC_PIN_SIMRST1                     ( 0x0508 )
#define REG_MISC_PIN_SD2_CMD                     ( 0x050c )
#define REG_MISC_PIN_SD2_D0                      ( 0x0510 )
#define REG_MISC_PIN_SD2_D1                      ( 0x0514 )
#define REG_MISC_PIN_SD2_CLK                     ( 0x0518 )
#define REG_MISC_PIN_SD2_D2                      ( 0x051c )
#define REG_MISC_PIN_SD2_D3                      ( 0x0520 )
#define REG_MISC_PIN_RFCTL0                      ( 0x0524 )
#define REG_MISC_PIN_RFCTL1                      ( 0x0528 )
#define REG_MISC_PIN_RFCTL2                      ( 0x052c )
#define REG_MISC_PIN_RFCTL3                      ( 0x0530 )
#define REG_MISC_PIN_RFCTL4                      ( 0x0534 )
#define REG_MISC_PIN_DNS_D0                      ( 0x0538 )
#define REG_MISC_PIN_DNS_D1                      ( 0x053c )
#define REG_MISC_PIN_IIS3DI                      ( 0x0540 )
#define REG_MISC_PIN_IIS3DO                      ( 0x0544 )
#define REG_MISC_PIN_IIS3CLK                     ( 0x0548 )
#define REG_MISC_PIN_IIS3LRCK                    ( 0x054c )
#define REG_MISC_PIN_RFCTL5                      ( 0x0550 )
#define REG_MISC_PIN_RFCTL6                      ( 0x0554 )
#define REG_MISC_PIN_RFCTL7                      ( 0x0558 )
#define REG_MISC_PIN_RFCTL8                      ( 0x055c )
#define REG_MISC_PIN_RFCTL9                      ( 0x0560 )
#define REG_MISC_PIN_RFCTL10                     ( 0x0564 )
#define REG_MISC_PIN_RFCTL11                     ( 0x0568 )
#define REG_MISC_PIN_GPIO31                      ( 0x056c )
#define REG_MISC_PIN_GPIO32                      ( 0x0570 )
#define REG_MISC_PIN_GPIO33                      ( 0x0574 )
#define REG_MISC_PIN_RFCTL16                     ( 0x0578 )
#define REG_MISC_PIN_RFCTL17                     ( 0x057c )
#define REG_MISC_PIN_GPIO9                       ( 0x0580 )
#define REG_MISC_PIN_RFCTL19                     ( 0x0584 )
#define REG_MISC_PIN_RFCTL20                     ( 0x0588 )
#define REG_MISC_PIN_RFSCK0                      ( 0x058c )
#define REG_MISC_PIN_RFSDA0                      ( 0x0590 )
#define REG_MISC_PIN_RFSEN0                      ( 0x0594 )
#define REG_MISC_PIN_RFSCK1                      ( 0x0598 )
#define REG_MISC_PIN_RFSDA1                      ( 0x059c )
#define REG_MISC_PIN_RFSEN1                      ( 0x05a0 )
#define REG_MISC_PIN_RFFE0_SCK                   ( 0x05a4 )
#define REG_MISC_PIN_RFFE0_SDA                   ( 0x05a8 )
#define REG_MISC_PIN_RFFE1_SCK                   ( 0x05ac )
#define REG_MISC_PIN_RFFE1_SDA                   ( 0x05b0 )
#define REG_MISC_PIN_U1TXD                       ( 0x05b4 )
#define REG_MISC_PIN_U1RXD                       ( 0x05b8 )
#define REG_MISC_PIN_MTCK_ARM                    ( 0x05bc )
#define REG_MISC_PIN_MTMS_ARM                    ( 0x05c0 )
#define REG_MISC_PIN_PWMC                        ( 0x05c4 )
#define REG_MISC_PIN_KEYOUT0                     ( 0x05c8 )
#define REG_MISC_PIN_KEYOUT1                     ( 0x05cc )
#define REG_MISC_PIN_KEYOUT2                     ( 0x05d0 )
#define REG_MISC_PIN_KEYIN0                      ( 0x05d4 )
#define REG_MISC_PIN_KEYIN1                      ( 0x05d8 )
#define REG_MISC_PIN_KEYIN2                      ( 0x05dc )
#define REG_MISC_PIN_MEMS_MIC_CLK0               ( 0x05e0 )
#define REG_MISC_PIN_MEMS_MIC_DATA0              ( 0x05e4 )
#define REG_MISC_PIN_MEMS_MIC_CLK1               ( 0x05e8 )
#define REG_MISC_PIN_MEMS_MIC_DATA1              ( 0x05ec )
#define REG_MISC_PIN_MEMS_MIC_CLK2               ( 0x05f0 )
#define REG_MISC_PIN_MEMS_MIC_DATA2              ( 0x05f4 )
#define REG_MISC_PIN_BT_RFCTL0                   ( 0x05f8 )
#define REG_MISC_PIN_BT_RFCTL1                   ( 0x05fc )
#define REG_MISC_PIN_BT_RFCTL2                   ( 0x0600 )
#define REG_MISC_PIN_BT_RFCTL3                   ( 0x0604 )
#define REG_MISC_PIN_WCN_A_RST                   ( 0x0608 )
#define REG_MISC_PIN_WCN_A_EN                    ( 0x060c )
#define REG_MISC_PIN_EXTINT0                     ( 0x0610 )
#define REG_MISC_PIN_EXTINT1                     ( 0x0614 )
#define REG_MISC_PIN_SDA3                        ( 0x0618 )
#define REG_MISC_PIN_SCL3                        ( 0x061c )
#define REG_MISC_PIN_SCL7                        ( 0x0620 )
#define REG_MISC_PIN_SDA7                        ( 0x0624 )
#define REG_MISC_PIN_CLK_AUX2                    ( 0x0628 )
#define REG_MISC_PIN_EXTINT13                    ( 0x062c )
#define REG_MISC_PIN_EXTINT14                    ( 0x0630 )
#define REG_MISC_PIN_SPI0_CSN                    ( 0x0634 )
#define REG_MISC_PIN_SPI0_DO                     ( 0x0638 )
#define REG_MISC_PIN_SPI0_DI                     ( 0x063c )
#define REG_MISC_PIN_SPI0_CLK                    ( 0x0640 )
#define REG_MISC_PIN_EXTINT9                     ( 0x0644 )
#define REG_MISC_PIN_EXTINT10                    ( 0x0648 )
#define REG_MISC_PIN_IIS1DI                      ( 0x064c )
#define REG_MISC_PIN_IIS1DO                      ( 0x0650 )
#define REG_MISC_PIN_IIS1CLK                     ( 0x0654 )
#define REG_MISC_PIN_IIS1LRCK                    ( 0x0658 )
#define REG_MISC_PIN_SCL2                        ( 0x065c )
#define REG_MISC_PIN_SDA2                        ( 0x0660 )
#define REG_MISC_PIN_U2TXD                       ( 0x0664 )
#define REG_MISC_PIN_U2RXD                       ( 0x0668 )
#define REG_MISC_PIN_SPI_TE                      ( 0x066c )
#define REG_MISC_PIN_SPI2_CS1N                   ( 0x0670 )
#define REG_MISC_PIN_SPI2_CS0N                   ( 0x0674 )
#define REG_MISC_PIN_SPI2_DO                     ( 0x0678 )
#define REG_MISC_PIN_SPI2_DI                     ( 0x067c )
#define REG_MISC_PIN_SPI2_CLK                    ( 0x0680 )
#define REG_MISC_PIN_WCN_RFCTL2                  ( 0x0684 )
#define REG_MISC_PIN_WCN_RFCTL1                  ( 0x0688 )
#define REG_MISC_PIN_WCN_RFCTL0                  ( 0x068c )
#define REG_MISC_PIN_GNSS_LNA_EN                 ( 0x0690 )
#define REG_MISC_PIN_U5TXD                       ( 0x0694 )
#define REG_MISC_PIN_U5RXD                       ( 0x0698 )
#define REG_MISC_PIN_CLK_AUX0                    ( 0x069c )
#define REG_MISC_PIN_U0TXD                       ( 0x06a0 )
#define REG_MISC_PIN_U0RXD                       ( 0x06a4 )
#define REG_MISC_PIN_U0CTS                       ( 0x06a8 )
#define REG_MISC_PIN_U0RTS                       ( 0x06ac )
#define REG_MISC_PIN_SCL8                        ( 0x06b0 )
#define REG_MISC_PIN_SDA8                        ( 0x06b4 )
#define REG_MISC_PIN_SCL0                        ( 0x06b8 )
#define REG_MISC_PIN_SDA0                        ( 0x06bc )
#define REG_MISC_PIN_SDA1                        ( 0x06c0 )
#define REG_MISC_PIN_SCL1                        ( 0x06c4 )
#define REG_MISC_PIN_CMMCLK0                     ( 0x06c8 )
#define REG_MISC_PIN_CMMCLK1                     ( 0x06cc )
#define REG_MISC_PIN_CMRST0                      ( 0x06d0 )
#define REG_MISC_PIN_CMRST1                      ( 0x06d4 )
#define REG_MISC_PIN_CMPD0                       ( 0x06d8 )
#define REG_MISC_PIN_CMPD1                       ( 0x06dc )
#define REG_MISC_PIN_CMMCLK2                     ( 0x06e0 )
#define REG_MISC_PIN_CMPD2                       ( 0x06e4 )
#define REG_MISC_PIN_CMRST2                      ( 0x06e8 )
#define REG_MISC_PIN_TSX_OSC_SEL                 ( 0x06ec )
#define REG_MISC_PIN_T_DIG                       ( 0x06f0 )
#define REG_MISC_PIN_FM_CLK                      ( 0x06f4 )
#define REG_MISC_PIN_FM_DATA                     ( 0x06f8 )
#define REG_MISC_PIN_WF_D0                       ( 0x06fc )
#define REG_MISC_PIN_WF_D1                       ( 0x0700 )
#define REG_MISC_PIN_WF_D2                       ( 0x0704 )
#define REG_MISC_PIN_WF_CLK                      ( 0x0708 )
#define REG_MISC_PIN_WCN_CLK                     ( 0x070c )
#define REG_MISC_PIN_WCN_DATA                    ( 0x0710 )


/* bits definitions for register REG_PIN_XXX */
#define BITS_PIN_DS(_x_)       ( ((_x_) << 19) & (BIT_19|BIT_20|BIT_21|BIT_22 ))
#define BIT_PIN_SLP_WCN        ( BIT_18 )
#define BIT_PIN_SLP_CM4        ( BIT_17 )
#define BIT_PIN_SLP_AUDCP      ( BIT_16 )
#define BIT_PIN_SLP_WTLCP      ( BIT_15 )
#define BIT_PIN_SLP_PUBCP      ( BIT_14 )
#define BIT_PIN_SLP_AP         ( BIT_13 )
#define BIT_PIN_SLP_NONE       (  (~(0x3f << 13)) & (BIT_13|BIT_14|BIT_15|BIT_16|BIT_17|BIT_18))
#define BITS_PIN_SLP(_x_)      ( ((_x_) << 13) & (BIT_13|BIT_14|BIT_15|BIT_16|BIT_17|BIT_18) )
#define BIT_PIN_WPUS           ( BIT_12 )
#define BIT_PIN_SE             ( BIT_11 )
#define BIT_PIN_WPU            ( BIT_7 )
#define BIT_PIN_WPD            ( BIT_6 )
#define BITS_PIN_AF(_x_)       ( ((_x_) << 4) & (BIT_4|BIT_5) )
#define BIT_PIN_SLP_WPU        ( BIT_3 )
#define BIT_PIN_SLP_WPD        ( BIT_2 )
#define BIT_PIN_SLP_IE         ( BIT_1 )
#define BIT_PIN_SLP_OE         ( BIT_0 )
/* vars definitions for controller  CTL_PIN */
#define BIT_PIN_NUL            ( 0 )
#define BIT_PIN_SLP_NUL        ( 0 )
#define BIT_PIN_SLP_Z          ( 0 )
#define BIT_PIN_NULL           ( 0 )

#endif //_PINMAP_H_

