-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition"

-- DATE "05/07/2025 10:14:33"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	demo IS
    PORT (
	clk : IN std_logic;
	reset : IN std_logic;
	switch_start : IN std_logic;
	switch_timeset : IN std_logic;
	switch_addsub : IN std_logic;
	button_second : IN std_logic;
	button_minute : IN std_logic;
	switch_speedmode : IN std_logic_vector(1 DOWNTO 0);
	select_team : IN std_logic;
	team_switch : IN std_logic;
	period : IN std_logic_vector(1 DOWNTO 0);
	button_point1 : IN std_logic;
	button_point2 : IN std_logic;
	seg0 : OUT std_logic_vector(6 DOWNTO 0);
	seg1 : OUT std_logic_vector(6 DOWNTO 0);
	seg2 : OUT std_logic_vector(6 DOWNTO 0);
	seg3 : OUT std_logic_vector(6 DOWNTO 0);
	seg4 : OUT std_logic_vector(6 DOWNTO 0);
	seg5 : OUT std_logic_vector(6 DOWNTO 0);
	seg6 : OUT std_logic_vector(6 DOWNTO 0);
	seg7 : OUT std_logic_vector(6 DOWNTO 0);
	buzzer : OUT std_logic;
	LED_Warning : OUT std_logic;
	dat : OUT std_logic_vector(7 DOWNTO 0);
	rs : OUT std_logic;
	rw : OUT std_logic;
	en : OUT std_logic
	);
END demo;

-- Design Ports Information
-- seg0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- buzzer	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED_Warning	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dat[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dat[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dat[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dat[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dat[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dat[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dat[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dat[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rw	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- en	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch_addsub	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- select_team	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch_start	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- period[0]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- period[1]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch_timeset	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch_speedmode[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch_speedmode[1]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- button_point1	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- button_point2	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- team_switch	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- button_second	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- button_minute	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF demo IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_switch_start : std_logic;
SIGNAL ww_switch_timeset : std_logic;
SIGNAL ww_switch_addsub : std_logic;
SIGNAL ww_button_second : std_logic;
SIGNAL ww_button_minute : std_logic;
SIGNAL ww_switch_speedmode : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_select_team : std_logic;
SIGNAL ww_team_switch : std_logic;
SIGNAL ww_period : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_button_point1 : std_logic;
SIGNAL ww_button_point2 : std_logic;
SIGNAL ww_seg0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_buzzer : std_logic;
SIGNAL ww_LED_Warning : std_logic;
SIGNAL ww_dat : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_rs : std_logic;
SIGNAL ww_rw : std_logic;
SIGNAL ww_en : std_logic;
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_1Hz~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \seg0[0]~output_o\ : std_logic;
SIGNAL \seg0[1]~output_o\ : std_logic;
SIGNAL \seg0[2]~output_o\ : std_logic;
SIGNAL \seg0[3]~output_o\ : std_logic;
SIGNAL \seg0[4]~output_o\ : std_logic;
SIGNAL \seg0[5]~output_o\ : std_logic;
SIGNAL \seg0[6]~output_o\ : std_logic;
SIGNAL \seg1[0]~output_o\ : std_logic;
SIGNAL \seg1[1]~output_o\ : std_logic;
SIGNAL \seg1[2]~output_o\ : std_logic;
SIGNAL \seg1[3]~output_o\ : std_logic;
SIGNAL \seg1[4]~output_o\ : std_logic;
SIGNAL \seg1[5]~output_o\ : std_logic;
SIGNAL \seg1[6]~output_o\ : std_logic;
SIGNAL \seg2[0]~output_o\ : std_logic;
SIGNAL \seg2[1]~output_o\ : std_logic;
SIGNAL \seg2[2]~output_o\ : std_logic;
SIGNAL \seg2[3]~output_o\ : std_logic;
SIGNAL \seg2[4]~output_o\ : std_logic;
SIGNAL \seg2[5]~output_o\ : std_logic;
SIGNAL \seg2[6]~output_o\ : std_logic;
SIGNAL \seg3[0]~output_o\ : std_logic;
SIGNAL \seg3[1]~output_o\ : std_logic;
SIGNAL \seg3[2]~output_o\ : std_logic;
SIGNAL \seg3[3]~output_o\ : std_logic;
SIGNAL \seg3[4]~output_o\ : std_logic;
SIGNAL \seg3[5]~output_o\ : std_logic;
SIGNAL \seg3[6]~output_o\ : std_logic;
SIGNAL \seg4[0]~output_o\ : std_logic;
SIGNAL \seg4[1]~output_o\ : std_logic;
SIGNAL \seg4[2]~output_o\ : std_logic;
SIGNAL \seg4[3]~output_o\ : std_logic;
SIGNAL \seg4[4]~output_o\ : std_logic;
SIGNAL \seg4[5]~output_o\ : std_logic;
SIGNAL \seg4[6]~output_o\ : std_logic;
SIGNAL \seg5[0]~output_o\ : std_logic;
SIGNAL \seg5[1]~output_o\ : std_logic;
SIGNAL \seg5[2]~output_o\ : std_logic;
SIGNAL \seg5[3]~output_o\ : std_logic;
SIGNAL \seg5[4]~output_o\ : std_logic;
SIGNAL \seg5[5]~output_o\ : std_logic;
SIGNAL \seg5[6]~output_o\ : std_logic;
SIGNAL \seg6[0]~output_o\ : std_logic;
SIGNAL \seg6[1]~output_o\ : std_logic;
SIGNAL \seg6[2]~output_o\ : std_logic;
SIGNAL \seg6[3]~output_o\ : std_logic;
SIGNAL \seg6[4]~output_o\ : std_logic;
SIGNAL \seg6[5]~output_o\ : std_logic;
SIGNAL \seg6[6]~output_o\ : std_logic;
SIGNAL \seg7[0]~output_o\ : std_logic;
SIGNAL \seg7[1]~output_o\ : std_logic;
SIGNAL \seg7[2]~output_o\ : std_logic;
SIGNAL \seg7[3]~output_o\ : std_logic;
SIGNAL \seg7[4]~output_o\ : std_logic;
SIGNAL \seg7[5]~output_o\ : std_logic;
SIGNAL \seg7[6]~output_o\ : std_logic;
SIGNAL \buzzer~output_o\ : std_logic;
SIGNAL \LED_Warning~output_o\ : std_logic;
SIGNAL \dat[0]~output_o\ : std_logic;
SIGNAL \dat[1]~output_o\ : std_logic;
SIGNAL \dat[2]~output_o\ : std_logic;
SIGNAL \dat[3]~output_o\ : std_logic;
SIGNAL \dat[4]~output_o\ : std_logic;
SIGNAL \dat[5]~output_o\ : std_logic;
SIGNAL \dat[6]~output_o\ : std_logic;
SIGNAL \dat[7]~output_o\ : std_logic;
SIGNAL \rs~output_o\ : std_logic;
SIGNAL \rw~output_o\ : std_logic;
SIGNAL \en~output_o\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \pre_seconds[9]~1_combout\ : std_logic;
SIGNAL \switch_timeset~input_o\ : std_logic;
SIGNAL \pre_seconds[11]~0_combout\ : std_logic;
SIGNAL \total_seconds[9]~25_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Equal0~7_combout\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \counter~11_combout\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \counter~10_combout\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \counter~9_combout\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \counter~8_combout\ : std_logic;
SIGNAL \Add0~27\ : std_logic;
SIGNAL \Add0~28_combout\ : std_logic;
SIGNAL \counter~7_combout\ : std_logic;
SIGNAL \Add0~29\ : std_logic;
SIGNAL \Add0~30_combout\ : std_logic;
SIGNAL \Add0~31\ : std_logic;
SIGNAL \Add0~32_combout\ : std_logic;
SIGNAL \counter~6_combout\ : std_logic;
SIGNAL \Add0~33\ : std_logic;
SIGNAL \Add0~34_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Add0~35\ : std_logic;
SIGNAL \Add0~36_combout\ : std_logic;
SIGNAL \counter~5_combout\ : std_logic;
SIGNAL \Add0~37\ : std_logic;
SIGNAL \Add0~38_combout\ : std_logic;
SIGNAL \counter~4_combout\ : std_logic;
SIGNAL \Add0~39\ : std_logic;
SIGNAL \Add0~40_combout\ : std_logic;
SIGNAL \counter~3_combout\ : std_logic;
SIGNAL \Add0~41\ : std_logic;
SIGNAL \Add0~42_combout\ : std_logic;
SIGNAL \counter~2_combout\ : std_logic;
SIGNAL \Add0~43\ : std_logic;
SIGNAL \Add0~44_combout\ : std_logic;
SIGNAL \counter~1_combout\ : std_logic;
SIGNAL \Add0~45\ : std_logic;
SIGNAL \Add0~46_combout\ : std_logic;
SIGNAL \Add0~47\ : std_logic;
SIGNAL \Add0~48_combout\ : std_logic;
SIGNAL \counter~0_combout\ : std_logic;
SIGNAL \Add0~49\ : std_logic;
SIGNAL \Add0~50_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \Equal0~6_combout\ : std_logic;
SIGNAL \Equal0~8_combout\ : std_logic;
SIGNAL \clk_1Hz~0_combout\ : std_logic;
SIGNAL \clk_1Hz~feeder_combout\ : std_logic;
SIGNAL \clk_1Hz~q\ : std_logic;
SIGNAL \clk_1Hz_reg~q\ : std_logic;
SIGNAL \switch_start~input_o\ : std_logic;
SIGNAL \clk_1Hz_prev~q\ : std_logic;
SIGNAL \always0~0_combout\ : std_logic;
SIGNAL \switch_speedmode[1]~input_o\ : std_logic;
SIGNAL \pre_seconds[3]~4_combout\ : std_logic;
SIGNAL \total_seconds[3]~13_combout\ : std_logic;
SIGNAL \button_second~input_o\ : std_logic;
SIGNAL \button_second_reg~0_combout\ : std_logic;
SIGNAL \button_second_reg~q\ : std_logic;
SIGNAL \button_second_prev~q\ : std_logic;
SIGNAL \switch_addsub~input_o\ : std_logic;
SIGNAL \total_seconds[11]~80_combout\ : std_logic;
SIGNAL \total_seconds[11]~81_combout\ : std_logic;
SIGNAL \total_seconds[2]~9_combout\ : std_logic;
SIGNAL \total_seconds[1]~5_combout\ : std_logic;
SIGNAL \pre_seconds[0]~feeder_combout\ : std_logic;
SIGNAL \total_seconds[0]~1_combout\ : std_logic;
SIGNAL \Add4~0_combout\ : std_logic;
SIGNAL \button_second_edge~combout\ : std_logic;
SIGNAL \Add3~0_combout\ : std_logic;
SIGNAL \total_seconds~74_combout\ : std_logic;
SIGNAL \total_seconds[11]~17_combout\ : std_logic;
SIGNAL \total_seconds[10]~21_combout\ : std_logic;
SIGNAL \total_seconds[8]~29_combout\ : std_logic;
SIGNAL \total_seconds[7]~33_combout\ : std_logic;
SIGNAL \pre_seconds[6]~2_combout\ : std_logic;
SIGNAL \total_seconds[6]~37_combout\ : std_logic;
SIGNAL \total_seconds[5]~41_combout\ : std_logic;
SIGNAL \pre_seconds[4]~3_combout\ : std_logic;
SIGNAL \total_seconds[4]~45_combout\ : std_logic;
SIGNAL \Add4~5\ : std_logic;
SIGNAL \Add4~7\ : std_logic;
SIGNAL \Add4~8_combout\ : std_logic;
SIGNAL \Add6~1\ : std_logic;
SIGNAL \Add6~3\ : std_logic;
SIGNAL \Add6~5\ : std_logic;
SIGNAL \Add6~6_combout\ : std_logic;
SIGNAL \Add1~1\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~4_combout\ : std_logic;
SIGNAL \total_seconds[11]~83_combout\ : std_logic;
SIGNAL \total_seconds[11]~84_combout\ : std_logic;
SIGNAL \always1~1_combout\ : std_logic;
SIGNAL \always1~0_combout\ : std_logic;
SIGNAL \LessThan1~2_combout\ : std_logic;
SIGNAL \Add2~1\ : std_logic;
SIGNAL \Add2~3\ : std_logic;
SIGNAL \Add2~4_combout\ : std_logic;
SIGNAL \Add2~27_combout\ : std_logic;
SIGNAL \Add3~1\ : std_logic;
SIGNAL \Add3~3\ : std_logic;
SIGNAL \Add3~5\ : std_logic;
SIGNAL \Add3~7\ : std_logic;
SIGNAL \Add3~8_combout\ : std_logic;
SIGNAL \total_seconds[11]~90_combout\ : std_logic;
SIGNAL \total_seconds[11]~66_combout\ : std_logic;
SIGNAL \LessThan2~0_combout\ : std_logic;
SIGNAL \total_seconds[11]~67_combout\ : std_logic;
SIGNAL \total_seconds[11]~69_combout\ : std_logic;
SIGNAL \LessThan3~0_combout\ : std_logic;
SIGNAL \LessThan5~0_combout\ : std_logic;
SIGNAL \LessThan4~0_combout\ : std_logic;
SIGNAL \Add5~1\ : std_logic;
SIGNAL \Add5~3\ : std_logic;
SIGNAL \Add5~5\ : std_logic;
SIGNAL \Add5~7\ : std_logic;
SIGNAL \Add5~8_combout\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \Mux7~1_combout\ : std_logic;
SIGNAL \Mux7~2_combout\ : std_logic;
SIGNAL \switch_speedmode[0]~input_o\ : std_logic;
SIGNAL \total_seconds[11]~82_combout\ : std_logic;
SIGNAL \Mux7~3_combout\ : std_logic;
SIGNAL \Mux7~4_combout\ : std_logic;
SIGNAL \total_seconds[4]~47_combout\ : std_logic;
SIGNAL \total_seconds[4]~_emulated_q\ : std_logic;
SIGNAL \total_seconds[4]~46_combout\ : std_logic;
SIGNAL \Add4~9\ : std_logic;
SIGNAL \Add4~10_combout\ : std_logic;
SIGNAL \Add6~7\ : std_logic;
SIGNAL \Add6~8_combout\ : std_logic;
SIGNAL \Add1~5\ : std_logic;
SIGNAL \Add1~6_combout\ : std_logic;
SIGNAL \Add2~5\ : std_logic;
SIGNAL \Add2~6_combout\ : std_logic;
SIGNAL \Add2~26_combout\ : std_logic;
SIGNAL \Add3~9\ : std_logic;
SIGNAL \Add3~10_combout\ : std_logic;
SIGNAL \Add5~9\ : std_logic;
SIGNAL \Add5~10_combout\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \Mux6~1_combout\ : std_logic;
SIGNAL \Mux6~2_combout\ : std_logic;
SIGNAL \Mux6~3_combout\ : std_logic;
SIGNAL \Mux6~4_combout\ : std_logic;
SIGNAL \total_seconds[5]~43_combout\ : std_logic;
SIGNAL \total_seconds[5]~_emulated_q\ : std_logic;
SIGNAL \total_seconds[5]~42_combout\ : std_logic;
SIGNAL \Add4~11\ : std_logic;
SIGNAL \Add4~12_combout\ : std_logic;
SIGNAL \Add6~9\ : std_logic;
SIGNAL \Add6~10_combout\ : std_logic;
SIGNAL \Add2~7\ : std_logic;
SIGNAL \Add2~8_combout\ : std_logic;
SIGNAL \Add2~25_combout\ : std_logic;
SIGNAL \Add1~7\ : std_logic;
SIGNAL \Add1~8_combout\ : std_logic;
SIGNAL \Add3~11\ : std_logic;
SIGNAL \Add3~12_combout\ : std_logic;
SIGNAL \Add5~11\ : std_logic;
SIGNAL \Add5~12_combout\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \Mux5~1_combout\ : std_logic;
SIGNAL \Mux5~2_combout\ : std_logic;
SIGNAL \Mux5~3_combout\ : std_logic;
SIGNAL \Mux5~4_combout\ : std_logic;
SIGNAL \total_seconds[6]~39_combout\ : std_logic;
SIGNAL \total_seconds[6]~_emulated_q\ : std_logic;
SIGNAL \total_seconds[6]~38_combout\ : std_logic;
SIGNAL \Add4~13\ : std_logic;
SIGNAL \Add4~14_combout\ : std_logic;
SIGNAL \Add6~11\ : std_logic;
SIGNAL \Add6~12_combout\ : std_logic;
SIGNAL \Add1~9\ : std_logic;
SIGNAL \Add1~10_combout\ : std_logic;
SIGNAL \Add2~9\ : std_logic;
SIGNAL \Add2~10_combout\ : std_logic;
SIGNAL \Add2~24_combout\ : std_logic;
SIGNAL \Add3~13\ : std_logic;
SIGNAL \Add3~14_combout\ : std_logic;
SIGNAL \Add5~13\ : std_logic;
SIGNAL \Add5~14_combout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux4~1_combout\ : std_logic;
SIGNAL \Mux4~2_combout\ : std_logic;
SIGNAL \Mux4~3_combout\ : std_logic;
SIGNAL \Mux4~4_combout\ : std_logic;
SIGNAL \total_seconds[7]~35_combout\ : std_logic;
SIGNAL \total_seconds[7]~_emulated_q\ : std_logic;
SIGNAL \total_seconds[7]~34_combout\ : std_logic;
SIGNAL \Add4~15\ : std_logic;
SIGNAL \Add4~16_combout\ : std_logic;
SIGNAL \Add6~13\ : std_logic;
SIGNAL \Add6~14_combout\ : std_logic;
SIGNAL \Add2~11\ : std_logic;
SIGNAL \Add2~12_combout\ : std_logic;
SIGNAL \Add2~23_combout\ : std_logic;
SIGNAL \Add1~11\ : std_logic;
SIGNAL \Add1~12_combout\ : std_logic;
SIGNAL \Add3~15\ : std_logic;
SIGNAL \Add3~16_combout\ : std_logic;
SIGNAL \Add5~15\ : std_logic;
SIGNAL \Add5~16_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \Mux3~2_combout\ : std_logic;
SIGNAL \Mux3~3_combout\ : std_logic;
SIGNAL \Mux3~4_combout\ : std_logic;
SIGNAL \total_seconds[8]~31_combout\ : std_logic;
SIGNAL \total_seconds[8]~_emulated_q\ : std_logic;
SIGNAL \total_seconds[8]~30_combout\ : std_logic;
SIGNAL \Add4~17\ : std_logic;
SIGNAL \Add4~19\ : std_logic;
SIGNAL \Add4~20_combout\ : std_logic;
SIGNAL \Add6~15\ : std_logic;
SIGNAL \Add6~17\ : std_logic;
SIGNAL \Add6~18_combout\ : std_logic;
SIGNAL \Add1~13\ : std_logic;
SIGNAL \Add1~15\ : std_logic;
SIGNAL \Add1~16_combout\ : std_logic;
SIGNAL \Add3~17\ : std_logic;
SIGNAL \Add3~19\ : std_logic;
SIGNAL \Add3~20_combout\ : std_logic;
SIGNAL \Add5~17\ : std_logic;
SIGNAL \Add5~19\ : std_logic;
SIGNAL \Add5~20_combout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \Add2~13\ : std_logic;
SIGNAL \Add2~15\ : std_logic;
SIGNAL \Add2~16_combout\ : std_logic;
SIGNAL \Add2~21_combout\ : std_logic;
SIGNAL \Mux1~2_combout\ : std_logic;
SIGNAL \Mux1~3_combout\ : std_logic;
SIGNAL \Mux1~4_combout\ : std_logic;
SIGNAL \total_seconds[10]~23_combout\ : std_logic;
SIGNAL \total_seconds[10]~_emulated_q\ : std_logic;
SIGNAL \total_seconds[10]~22_combout\ : std_logic;
SIGNAL \Add4~21\ : std_logic;
SIGNAL \Add4~22_combout\ : std_logic;
SIGNAL \Add6~19\ : std_logic;
SIGNAL \Add6~20_combout\ : std_logic;
SIGNAL \Add1~17\ : std_logic;
SIGNAL \Add1~18_combout\ : std_logic;
SIGNAL \Add5~21\ : std_logic;
SIGNAL \Add5~22_combout\ : std_logic;
SIGNAL \Mux0~2_combout\ : std_logic;
SIGNAL \Add2~17\ : std_logic;
SIGNAL \Add2~18_combout\ : std_logic;
SIGNAL \Add2~20_combout\ : std_logic;
SIGNAL \Add3~21\ : std_logic;
SIGNAL \Add3~22_combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \Mux0~3_combout\ : std_logic;
SIGNAL \Mux0~4_combout\ : std_logic;
SIGNAL \Mux0~5_combout\ : std_logic;
SIGNAL \total_seconds[11]~19_combout\ : std_logic;
SIGNAL \total_seconds[11]~_emulated_q\ : std_logic;
SIGNAL \total_seconds[11]~18_combout\ : std_logic;
SIGNAL \total_seconds[11]~68_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \total_seconds[11]~71_combout\ : std_logic;
SIGNAL \button_minute~input_o\ : std_logic;
SIGNAL \button_minute_reg~0_combout\ : std_logic;
SIGNAL \button_minute_reg~q\ : std_logic;
SIGNAL \button_minute_prev~q\ : std_logic;
SIGNAL \total_seconds[11]~72_combout\ : std_logic;
SIGNAL \LessThan1~3_combout\ : std_logic;
SIGNAL \total_seconds~73_combout\ : std_logic;
SIGNAL \total_seconds~70_combout\ : std_logic;
SIGNAL \total_seconds~89_combout\ : std_logic;
SIGNAL \total_seconds~75_combout\ : std_logic;
SIGNAL \total_seconds~76_combout\ : std_logic;
SIGNAL \total_seconds~77_combout\ : std_logic;
SIGNAL \total_seconds~78_combout\ : std_logic;
SIGNAL \total_seconds~79_combout\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \Add5~0_combout\ : std_logic;
SIGNAL \Mux11~1_combout\ : std_logic;
SIGNAL \Mux11~2_combout\ : std_logic;
SIGNAL \total_seconds[0]~3_combout\ : std_logic;
SIGNAL \total_seconds[0]~_emulated_q\ : std_logic;
SIGNAL \total_seconds[0]~2_combout\ : std_logic;
SIGNAL \Add4~1\ : std_logic;
SIGNAL \Add4~2_combout\ : std_logic;
SIGNAL \Add5~2_combout\ : std_logic;
SIGNAL \Add6~0_combout\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \Mux10~1_combout\ : std_logic;
SIGNAL \Mux10~2_combout\ : std_logic;
SIGNAL \Add3~2_combout\ : std_logic;
SIGNAL \total_seconds~87_combout\ : std_logic;
SIGNAL \total_seconds~91_combout\ : std_logic;
SIGNAL \total_seconds~88_combout\ : std_logic;
SIGNAL \total_seconds[1]~7_combout\ : std_logic;
SIGNAL \total_seconds[1]~_emulated_q\ : std_logic;
SIGNAL \total_seconds[1]~6_combout\ : std_logic;
SIGNAL \Add4~3\ : std_logic;
SIGNAL \Add4~4_combout\ : std_logic;
SIGNAL \Add6~2_combout\ : std_logic;
SIGNAL \Add1~0_combout\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \Add2~29_combout\ : std_logic;
SIGNAL \Add3~4_combout\ : std_logic;
SIGNAL \Add5~4_combout\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \Mux9~1_combout\ : std_logic;
SIGNAL \Mux9~2_combout\ : std_logic;
SIGNAL \Mux9~3_combout\ : std_logic;
SIGNAL \Mux9~4_combout\ : std_logic;
SIGNAL \total_seconds[2]~11_combout\ : std_logic;
SIGNAL \total_seconds[2]~_emulated_q\ : std_logic;
SIGNAL \total_seconds[2]~10_combout\ : std_logic;
SIGNAL \LessThan5~1_combout\ : std_logic;
SIGNAL \Add6~4_combout\ : std_logic;
SIGNAL \Add1~2_combout\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \Add2~28_combout\ : std_logic;
SIGNAL \Add3~6_combout\ : std_logic;
SIGNAL \Add5~6_combout\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Mux8~1_combout\ : std_logic;
SIGNAL \Mux8~2_combout\ : std_logic;
SIGNAL \Mux8~3_combout\ : std_logic;
SIGNAL \Add4~6_combout\ : std_logic;
SIGNAL \Mux8~4_combout\ : std_logic;
SIGNAL \total_seconds[3]~15_combout\ : std_logic;
SIGNAL \total_seconds[3]~_emulated_q\ : std_logic;
SIGNAL \total_seconds[3]~14_combout\ : std_logic;
SIGNAL \LessThan3~1_combout\ : std_logic;
SIGNAL \total_seconds[11]~85_combout\ : std_logic;
SIGNAL \total_seconds[11]~86_combout\ : std_logic;
SIGNAL \Add4~18_combout\ : std_logic;
SIGNAL \Add6~16_combout\ : std_logic;
SIGNAL \Add1~14_combout\ : std_logic;
SIGNAL \Add2~14_combout\ : std_logic;
SIGNAL \Add2~22_combout\ : std_logic;
SIGNAL \Add3~18_combout\ : std_logic;
SIGNAL \Add5~18_combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \Mux2~3_combout\ : std_logic;
SIGNAL \Mux2~4_combout\ : std_logic;
SIGNAL \total_seconds[9]~27_combout\ : std_logic;
SIGNAL \total_seconds[9]~_emulated_q\ : std_logic;
SIGNAL \total_seconds[9]~26_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[38]~104_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[38]~105_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[37]~106_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[37]~107_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[36]~109_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[36]~108_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[40]~101_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[40]~100_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[39]~102_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[39]~103_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[46]~176_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[47]~175_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[47]~110_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[46]~111_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~112_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~177_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~114_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~113_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[35]~117_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[35]~116_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[43]~118_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[43]~115_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[54]~161_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[54]~119_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[53]~162_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[53]~120_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[52]~121_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[51]~122_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[51]~179_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[42]~125_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[42]~124_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[50]~126_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[50]~123_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[61]~163_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[61]~127_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~128_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~164_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[59]~129_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[59]~165_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~180_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~130_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~131_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~134_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[67]~167_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[68]~135_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[68]~166_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[67]~136_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~168_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~137_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[65]~181_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[65]~138_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[64]~139_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~141_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~140_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[64]~142_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~169_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~143_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~144_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~170_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~145_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~171_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~182_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~146_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[71]~147_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[63]~149_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[63]~148_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[71]~150_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~153_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~172_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~154_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~173_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~174_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~155_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[79]~183_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[79]~156_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[15]~25_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[15]~37_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[18]~34_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[18]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[17]~35_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[17]~23_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[16]~36_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[16]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[21]~28_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~158_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~159_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[78]~160_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[78]~157_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[20]~29_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[20]~41_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[23]~38_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[23]~26_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[22]~39_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[22]~27_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[77]~152_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[77]~151_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\ : std_logic;
SIGNAL \digit0|WideOr6~0_combout\ : std_logic;
SIGNAL \digit0|WideOr5~0_combout\ : std_logic;
SIGNAL \digit0|WideOr4~0_combout\ : std_logic;
SIGNAL \digit0|WideOr3~0_combout\ : std_logic;
SIGNAL \digit0|WideOr2~0_combout\ : std_logic;
SIGNAL \digit0|WideOr1~0_combout\ : std_logic;
SIGNAL \digit0|WideOr0~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[18]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[18]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~31_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~23_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[16]~32_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[16]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[15]~33_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[15]~25_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[23]~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[23]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[22]~35_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[22]~27_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[21]~36_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[21]~28_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[20]~29_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[20]~37_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \digit1|WideOr6~0_combout\ : std_logic;
SIGNAL \digit1|WideOr5~0_combout\ : std_logic;
SIGNAL \digit1|WideOr4~0_combout\ : std_logic;
SIGNAL \digit1|WideOr3~0_combout\ : std_logic;
SIGNAL \digit1|WideOr2~0_combout\ : std_logic;
SIGNAL \digit1|WideOr1~0_combout\ : std_logic;
SIGNAL \digit1|WideOr0~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[39]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[39]~89_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~91_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~90_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~92_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~94_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~95_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[47]~148_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[47]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~149_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~150_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[44]~99_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[44]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[35]~103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[35]~102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~137_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[53]~138_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[53]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~151_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~152_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~112_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[18]~16_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[18]~17_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[17]~18_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[16]~20_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[16]~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~113_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~139_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~114_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~140_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[59]~115_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[59]~141_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~153_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~116_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~118_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~119_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~120_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~117_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[15]~22_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[15]~23_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[23]~24_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[23]~34_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[22]~25_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[21]~27_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[21]~35_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~121_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~142_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~143_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~122_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~123_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~144_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[65]~154_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[65]~124_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~127_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~126_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~128_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~125_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[20]~29_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[20]~28_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[75]~145_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[75]~129_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[74]~130_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[74]~146_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[73]~147_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[73]~131_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[72]~155_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[72]~132_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[71]~133_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~135_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~134_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[71]~136_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\ : std_logic;
SIGNAL \digit2|WideOr6~0_combout\ : std_logic;
SIGNAL \digit2|WideOr5~0_combout\ : std_logic;
SIGNAL \digit2|WideOr4~0_combout\ : std_logic;
SIGNAL \digit2|WideOr3~0_combout\ : std_logic;
SIGNAL \digit2|WideOr2~0_combout\ : std_logic;
SIGNAL \digit2|WideOr1~0_combout\ : std_logic;
SIGNAL \digit2|WideOr0~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[18]~16_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[18]~17_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~18_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[16]~20_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[16]~21_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[15]~22_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[15]~23_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[23]~30_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[23]~24_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[22]~26_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[22]~25_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~31_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~27_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[20]~29_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[20]~28_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \digit3|WideOr6~0_combout\ : std_logic;
SIGNAL \digit3|WideOr5~0_combout\ : std_logic;
SIGNAL \digit3|WideOr4~0_combout\ : std_logic;
SIGNAL \digit3|WideOr3~0_combout\ : std_logic;
SIGNAL \digit3|WideOr2~0_combout\ : std_logic;
SIGNAL \digit3|WideOr1~0_combout\ : std_logic;
SIGNAL \digit3|WideOr0~0_combout\ : std_logic;
SIGNAL \team_switch~input_o\ : std_logic;
SIGNAL \team_switch_reg~feeder_combout\ : std_logic;
SIGNAL \team_switch_reg~q\ : std_logic;
SIGNAL \team_switch_prev~q\ : std_logic;
SIGNAL \button_point2~input_o\ : std_logic;
SIGNAL \button_point2_reg~0_combout\ : std_logic;
SIGNAL \button_point2_reg~q\ : std_logic;
SIGNAL \button_point2_prev~feeder_combout\ : std_logic;
SIGNAL \button_point2_prev~q\ : std_logic;
SIGNAL \team1_score~38_combout\ : std_logic;
SIGNAL \button_point1~input_o\ : std_logic;
SIGNAL \button_point1_reg~0_combout\ : std_logic;
SIGNAL \button_point1_reg~q\ : std_logic;
SIGNAL \button_point1_prev~feeder_combout\ : std_logic;
SIGNAL \button_point1_prev~q\ : std_logic;
SIGNAL \always3~4_combout\ : std_logic;
SIGNAL \select_team~input_o\ : std_logic;
SIGNAL \LessThan7~0_combout\ : std_logic;
SIGNAL \LessThan7~1_combout\ : std_logic;
SIGNAL \LessThan7~2_combout\ : std_logic;
SIGNAL \button_point2_edge~combout\ : std_logic;
SIGNAL \button_point1_edge~combout\ : std_logic;
SIGNAL \team1_score~18_combout\ : std_logic;
SIGNAL \team1_score~19_combout\ : std_logic;
SIGNAL \Add8~0_combout\ : std_logic;
SIGNAL \Add10~0_combout\ : std_logic;
SIGNAL \team1_score~17_combout\ : std_logic;
SIGNAL \team1_score[0]~0_combout\ : std_logic;
SIGNAL \Add14~0_combout\ : std_logic;
SIGNAL \Add12~0_combout\ : std_logic;
SIGNAL \team2_score~17_combout\ : std_logic;
SIGNAL \LessThan12~0_combout\ : std_logic;
SIGNAL \LessThan12~1_combout\ : std_logic;
SIGNAL \team2_score~37_combout\ : std_logic;
SIGNAL \LessThan10~0_combout\ : std_logic;
SIGNAL \LessThan10~1_combout\ : std_logic;
SIGNAL \LessThan10~2_combout\ : std_logic;
SIGNAL \team2_score~18_combout\ : std_logic;
SIGNAL \always3~5_combout\ : std_logic;
SIGNAL \team2_score~19_combout\ : std_logic;
SIGNAL \team2_score[0]~0_combout\ : std_logic;
SIGNAL \team_switch_edge~combout\ : std_logic;
SIGNAL \Add8~1\ : std_logic;
SIGNAL \Add8~3\ : std_logic;
SIGNAL \Add8~4_combout\ : std_logic;
SIGNAL \Add10~1\ : std_logic;
SIGNAL \Add10~3\ : std_logic;
SIGNAL \Add10~4_combout\ : std_logic;
SIGNAL \team1_score~36_combout\ : std_logic;
SIGNAL \Add9~1\ : std_logic;
SIGNAL \Add9~2_combout\ : std_logic;
SIGNAL \Add7~1\ : std_logic;
SIGNAL \Add7~2_combout\ : std_logic;
SIGNAL \team1_score~37_combout\ : std_logic;
SIGNAL \team1_score~45_combout\ : std_logic;
SIGNAL \team1_score[7]~23_combout\ : std_logic;
SIGNAL \team1_score[7]~24_combout\ : std_logic;
SIGNAL \team1_score[7]~25_combout\ : std_logic;
SIGNAL \LessThan9~0_combout\ : std_logic;
SIGNAL \LessThan9~1_combout\ : std_logic;
SIGNAL \team1_score[7]~20_combout\ : std_logic;
SIGNAL \Add8~2_combout\ : std_logic;
SIGNAL \Add10~2_combout\ : std_logic;
SIGNAL \team1_score~21_combout\ : std_logic;
SIGNAL \Add9~0_combout\ : std_logic;
SIGNAL \Add7~0_combout\ : std_logic;
SIGNAL \team1_score~22_combout\ : std_logic;
SIGNAL \team1_score~39_combout\ : std_logic;
SIGNAL \team2_score[6]~20_combout\ : std_logic;
SIGNAL \Add14~1\ : std_logic;
SIGNAL \Add14~2_combout\ : std_logic;
SIGNAL \Add12~1\ : std_logic;
SIGNAL \Add12~2_combout\ : std_logic;
SIGNAL \team2_score~21_combout\ : std_logic;
SIGNAL \Add13~0_combout\ : std_logic;
SIGNAL \Add11~0_combout\ : std_logic;
SIGNAL \team2_score~22_combout\ : std_logic;
SIGNAL \team2_score~38_combout\ : std_logic;
SIGNAL \team2_score[6]~23_combout\ : std_logic;
SIGNAL \team2_score[6]~24_combout\ : std_logic;
SIGNAL \Add11~1\ : std_logic;
SIGNAL \Add11~2_combout\ : std_logic;
SIGNAL \Add13~1\ : std_logic;
SIGNAL \Add13~2_combout\ : std_logic;
SIGNAL \Add14~3\ : std_logic;
SIGNAL \Add14~4_combout\ : std_logic;
SIGNAL \Add12~3\ : std_logic;
SIGNAL \Add12~4_combout\ : std_logic;
SIGNAL \team2_score~35_combout\ : std_logic;
SIGNAL \team2_score~36_combout\ : std_logic;
SIGNAL \team2_score~44_combout\ : std_logic;
SIGNAL \Add13~3\ : std_logic;
SIGNAL \Add13~4_combout\ : std_logic;
SIGNAL \Add11~3\ : std_logic;
SIGNAL \Add11~4_combout\ : std_logic;
SIGNAL \Add14~5\ : std_logic;
SIGNAL \Add14~6_combout\ : std_logic;
SIGNAL \Add12~5\ : std_logic;
SIGNAL \Add12~6_combout\ : std_logic;
SIGNAL \team2_score~33_combout\ : std_logic;
SIGNAL \team2_score~34_combout\ : std_logic;
SIGNAL \team2_score~43_combout\ : std_logic;
SIGNAL \Add9~3\ : std_logic;
SIGNAL \Add9~4_combout\ : std_logic;
SIGNAL \Add7~3\ : std_logic;
SIGNAL \Add7~4_combout\ : std_logic;
SIGNAL \Add10~5\ : std_logic;
SIGNAL \Add10~6_combout\ : std_logic;
SIGNAL \Add8~5\ : std_logic;
SIGNAL \Add8~6_combout\ : std_logic;
SIGNAL \team1_score~34_combout\ : std_logic;
SIGNAL \team1_score~35_combout\ : std_logic;
SIGNAL \team1_score~44_combout\ : std_logic;
SIGNAL \Add7~5\ : std_logic;
SIGNAL \Add7~6_combout\ : std_logic;
SIGNAL \Add9~5\ : std_logic;
SIGNAL \Add9~6_combout\ : std_logic;
SIGNAL \Add8~7\ : std_logic;
SIGNAL \Add8~8_combout\ : std_logic;
SIGNAL \Add10~7\ : std_logic;
SIGNAL \Add10~8_combout\ : std_logic;
SIGNAL \team1_score~32_combout\ : std_logic;
SIGNAL \team1_score~33_combout\ : std_logic;
SIGNAL \team1_score~43_combout\ : std_logic;
SIGNAL \Add11~5\ : std_logic;
SIGNAL \Add11~6_combout\ : std_logic;
SIGNAL \Add13~5\ : std_logic;
SIGNAL \Add13~6_combout\ : std_logic;
SIGNAL \Add14~7\ : std_logic;
SIGNAL \Add14~8_combout\ : std_logic;
SIGNAL \Add12~7\ : std_logic;
SIGNAL \Add12~8_combout\ : std_logic;
SIGNAL \team2_score~31_combout\ : std_logic;
SIGNAL \team2_score~32_combout\ : std_logic;
SIGNAL \team2_score~42_combout\ : std_logic;
SIGNAL \Add13~7\ : std_logic;
SIGNAL \Add13~8_combout\ : std_logic;
SIGNAL \Add11~7\ : std_logic;
SIGNAL \Add11~8_combout\ : std_logic;
SIGNAL \Add14~9\ : std_logic;
SIGNAL \Add14~10_combout\ : std_logic;
SIGNAL \Add12~9\ : std_logic;
SIGNAL \Add12~10_combout\ : std_logic;
SIGNAL \team2_score~29_combout\ : std_logic;
SIGNAL \team2_score~30_combout\ : std_logic;
SIGNAL \team2_score~41_combout\ : std_logic;
SIGNAL \Add9~7\ : std_logic;
SIGNAL \Add9~8_combout\ : std_logic;
SIGNAL \Add8~9\ : std_logic;
SIGNAL \Add8~10_combout\ : std_logic;
SIGNAL \Add10~9\ : std_logic;
SIGNAL \Add10~10_combout\ : std_logic;
SIGNAL \team1_score~30_combout\ : std_logic;
SIGNAL \Add7~7\ : std_logic;
SIGNAL \Add7~8_combout\ : std_logic;
SIGNAL \team1_score~31_combout\ : std_logic;
SIGNAL \team1_score~42_combout\ : std_logic;
SIGNAL \Add7~9\ : std_logic;
SIGNAL \Add7~10_combout\ : std_logic;
SIGNAL \Add8~11\ : std_logic;
SIGNAL \Add8~12_combout\ : std_logic;
SIGNAL \Add10~11\ : std_logic;
SIGNAL \Add10~12_combout\ : std_logic;
SIGNAL \team1_score~28_combout\ : std_logic;
SIGNAL \Add9~9\ : std_logic;
SIGNAL \Add9~10_combout\ : std_logic;
SIGNAL \team1_score~29_combout\ : std_logic;
SIGNAL \team1_score~41_combout\ : std_logic;
SIGNAL \Add13~9\ : std_logic;
SIGNAL \Add13~10_combout\ : std_logic;
SIGNAL \Add12~11\ : std_logic;
SIGNAL \Add12~12_combout\ : std_logic;
SIGNAL \Add14~11\ : std_logic;
SIGNAL \Add14~12_combout\ : std_logic;
SIGNAL \team2_score~27_combout\ : std_logic;
SIGNAL \Add11~9\ : std_logic;
SIGNAL \Add11~10_combout\ : std_logic;
SIGNAL \team2_score~28_combout\ : std_logic;
SIGNAL \team2_score~40_combout\ : std_logic;
SIGNAL \Add11~11\ : std_logic;
SIGNAL \Add11~12_combout\ : std_logic;
SIGNAL \Add13~11\ : std_logic;
SIGNAL \Add13~12_combout\ : std_logic;
SIGNAL \Add14~13\ : std_logic;
SIGNAL \Add14~14_combout\ : std_logic;
SIGNAL \Add12~13\ : std_logic;
SIGNAL \Add12~14_combout\ : std_logic;
SIGNAL \team2_score~25_combout\ : std_logic;
SIGNAL \team2_score~26_combout\ : std_logic;
SIGNAL \team2_score~39_combout\ : std_logic;
SIGNAL \Add7~11\ : std_logic;
SIGNAL \Add7~12_combout\ : std_logic;
SIGNAL \Add9~11\ : std_logic;
SIGNAL \Add9~12_combout\ : std_logic;
SIGNAL \Add8~13\ : std_logic;
SIGNAL \Add8~14_combout\ : std_logic;
SIGNAL \Add10~13\ : std_logic;
SIGNAL \Add10~14_combout\ : std_logic;
SIGNAL \team1_score~26_combout\ : std_logic;
SIGNAL \team1_score~27_combout\ : std_logic;
SIGNAL \team1_score~40_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[23]~67_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[22]~68_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[28]~65_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[27]~69_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[32]~59_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[32]~70_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[33]~58_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[31]~61_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[31]~60_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[30]~57_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[30]~56_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\ : std_logic;
SIGNAL \seg_disp1_unit|WideOr6~0_combout\ : std_logic;
SIGNAL \seg_disp1_unit|WideOr5~0_combout\ : std_logic;
SIGNAL \seg_disp1_unit|WideOr4~0_combout\ : std_logic;
SIGNAL \seg_disp1_unit|WideOr3~0_combout\ : std_logic;
SIGNAL \seg_disp1_unit|WideOr2~0_combout\ : std_logic;
SIGNAL \seg_disp1_unit|WideOr1~0_combout\ : std_logic;
SIGNAL \seg_disp1_unit|WideOr0~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[30]~6_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[30]~7_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[33]~1_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[33]~0_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[32]~3_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[32]~2_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[31]~4_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[31]~5_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\ : std_logic;
SIGNAL \seg_disp2_unit|WideOr6~0_combout\ : std_logic;
SIGNAL \seg_disp2_unit|WideOr5~0_combout\ : std_logic;
SIGNAL \seg_disp2_unit|WideOr4~0_combout\ : std_logic;
SIGNAL \seg_disp2_unit|WideOr3~0_combout\ : std_logic;
SIGNAL \seg_disp2_unit|WideOr2~0_combout\ : std_logic;
SIGNAL \seg_disp2_unit|WideOr1~0_combout\ : std_logic;
SIGNAL \seg_disp2_unit|WideOr0~0_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[23]~67_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[28]~65_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[33]~58_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[30]~57_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[30]~56_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\ : std_logic;
SIGNAL \seg_disp3_unit|WideOr6~0_combout\ : std_logic;
SIGNAL \seg_disp3_unit|WideOr5~0_combout\ : std_logic;
SIGNAL \seg_disp3_unit|WideOr4~0_combout\ : std_logic;
SIGNAL \seg_disp3_unit|WideOr3~0_combout\ : std_logic;
SIGNAL \seg_disp3_unit|WideOr2~0_combout\ : std_logic;
SIGNAL \seg_disp3_unit|WideOr1~0_combout\ : std_logic;
SIGNAL \seg_disp3_unit|WideOr0~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[31]~5_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[31]~4_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[33]~1_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[33]~0_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[32]~2_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[32]~3_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[30]~7_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[30]~6_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\ : std_logic;
SIGNAL \seg_disp4_unit|WideOr6~0_combout\ : std_logic;
SIGNAL \seg_disp4_unit|WideOr5~0_combout\ : std_logic;
SIGNAL \seg_disp4_unit|WideOr4~0_combout\ : std_logic;
SIGNAL \seg_disp4_unit|WideOr3~0_combout\ : std_logic;
SIGNAL \seg_disp4_unit|WideOr2~0_combout\ : std_logic;
SIGNAL \seg_disp4_unit|WideOr1~0_combout\ : std_logic;
SIGNAL \seg_disp4_unit|WideOr0~0_combout\ : std_logic;
SIGNAL \clk_1Hz~clkctrl_outclk\ : std_logic;
SIGNAL \always1~2_combout\ : std_logic;
SIGNAL \always1~3_combout\ : std_logic;
SIGNAL \buzzer~reg0_q\ : std_logic;
SIGNAL \LED_Warning~0_combout\ : std_logic;
SIGNAL \LED_Warning~reg0_q\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[0]~20_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[0]~57_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[1]~19_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[1]~20\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[2]~21_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[2]~22\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[3]~23_combout\ : std_logic;
SIGNAL \lcd1602|Equal0~1_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[3]~24\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[4]~25_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[4]~26\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[5]~27_combout\ : std_logic;
SIGNAL \lcd1602|Equal0~2_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[5]~28\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[6]~29_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[6]~30\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[7]~31_combout\ : std_logic;
SIGNAL \lcd1602|Equal0~3_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[7]~32\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[8]~33_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[8]~34\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[9]~35_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[9]~36\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[10]~37_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[10]~38\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[11]~39_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[11]~40\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[12]~41_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[12]~42\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[13]~43_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[13]~44\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[14]~45_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[14]~46\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[15]~47_combout\ : std_logic;
SIGNAL \lcd1602|Equal0~5_combout\ : std_logic;
SIGNAL \lcd1602|Equal0~4_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[15]~48\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[16]~49_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[16]~50\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[17]~51_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[17]~52\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[18]~53_combout\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[18]~54\ : std_logic;
SIGNAL \lcd1602|cnt_20ms[19]~55_combout\ : std_logic;
SIGNAL \lcd1602|Equal0~0_combout\ : std_logic;
SIGNAL \lcd1602|Equal0~6_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[1]~50_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[0]~21\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[1]~22_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[1]~23\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[2]~24_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[2]~25\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[3]~26_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[3]~27\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[4]~28_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[4]~29\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[5]~30_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[5]~31\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[6]~32_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[6]~33\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[7]~34_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[7]~35\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[8]~36_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[8]~37\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[9]~38_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[9]~39\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[10]~40_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[10]~41\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[11]~42_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[11]~43\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[12]~44_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[12]~45\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[13]~46_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[13]~47\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[14]~48_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[14]~49\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[15]~51_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[15]~52\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[16]~53_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[16]~54\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[17]~55_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[17]~56\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[18]~57_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[18]~58\ : std_logic;
SIGNAL \lcd1602|cnt_500hz[19]~59_combout\ : std_logic;
SIGNAL \lcd1602|Equal1~0_combout\ : std_logic;
SIGNAL \lcd1602|Equal1~1_combout\ : std_logic;
SIGNAL \lcd1602|Equal1~3_combout\ : std_logic;
SIGNAL \lcd1602|Equal1~4_combout\ : std_logic;
SIGNAL \lcd1602|Equal1~2_combout\ : std_logic;
SIGNAL \lcd1602|Equal1~5_combout\ : std_logic;
SIGNAL \lcd1602|Equal1~6_combout\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_2~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_3~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_4~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_5~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_6~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_7~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_8~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_9~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_A~feeder_combout\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_A~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_B~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_C~feeder_combout\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_C~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_D~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_E~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_F~q\ : std_logic;
SIGNAL \lcd1602|c_state.IDLE~feeder_combout\ : std_logic;
SIGNAL \lcd1602|c_state.IDLE~q\ : std_logic;
SIGNAL \lcd1602|c_state.SET_FUNCTION~0_combout\ : std_logic;
SIGNAL \lcd1602|c_state.SET_FUNCTION~q\ : std_logic;
SIGNAL \lcd1602|c_state.DISP_OFF~feeder_combout\ : std_logic;
SIGNAL \lcd1602|c_state.DISP_OFF~q\ : std_logic;
SIGNAL \lcd1602|c_state.DISP_CLEAR~q\ : std_logic;
SIGNAL \lcd1602|c_state.ENTRY_MODE~q\ : std_logic;
SIGNAL \lcd1602|c_state.DISP_ON~q\ : std_logic;
SIGNAL \lcd1602|n_state~0_combout\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_ADDR~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_0~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_1~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_2~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_3~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_4~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_5~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_6~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_7~feeder_combout\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_7~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_8~feeder_combout\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_8~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_9~feeder_combout\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_9~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_A~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_B~feeder_combout\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_B~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_C~feeder_combout\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_C~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_D~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_E~feeder_combout\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_E~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_F~feeder_combout\ : std_logic;
SIGNAL \lcd1602|c_state.ROW1_F~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_ADDR~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_0~feeder_combout\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_0~q\ : std_logic;
SIGNAL \lcd1602|c_state.ROW2_1~q\ : std_logic;
SIGNAL \period[0]~input_o\ : std_logic;
SIGNAL \team_name[4]~2_combout\ : std_logic;
SIGNAL \team_name[0]~0_combout\ : std_logic;
SIGNAL \team_name[0]~1_combout\ : std_logic;
SIGNAL \lcd1602|Selector7~1_combout\ : std_logic;
SIGNAL \lcd1602|Selector7~2_combout\ : std_logic;
SIGNAL \lcd1602|Selector7~3_combout\ : std_logic;
SIGNAL \lcd1602|Selector7~0_combout\ : std_logic;
SIGNAL \lcd1602|Selector7~4_combout\ : std_logic;
SIGNAL \lcd1602|Selector7~5_combout\ : std_logic;
SIGNAL \lcd1602|Selector6~5_combout\ : std_logic;
SIGNAL \period[1]~input_o\ : std_logic;
SIGNAL \lcd1602|Selector6~0_combout\ : std_logic;
SIGNAL \lcd1602|Selector6~2_combout\ : std_logic;
SIGNAL \lcd1602|Selector6~1_combout\ : std_logic;
SIGNAL \lcd1602|Selector6~3_combout\ : std_logic;
SIGNAL \lcd1602|Selector6~4_combout\ : std_logic;
SIGNAL \lcd1602|Selector6~6_combout\ : std_logic;
SIGNAL \lcd1602|Selector5~5_combout\ : std_logic;
SIGNAL \lcd1602|Selector5~3_combout\ : std_logic;
SIGNAL \lcd1602|Selector5~0_combout\ : std_logic;
SIGNAL \lcd1602|Selector5~1_combout\ : std_logic;
SIGNAL \lcd1602|Selector5~2_combout\ : std_logic;
SIGNAL \lcd1602|Selector5~4_combout\ : std_logic;
SIGNAL \lcd1602|Selector5~6_combout\ : std_logic;
SIGNAL \lcd1602|Selector4~0_combout\ : std_logic;
SIGNAL \lcd1602|Selector4~1_combout\ : std_logic;
SIGNAL \lcd1602|Selector4~3_combout\ : std_logic;
SIGNAL \lcd1602|Selector4~2_combout\ : std_logic;
SIGNAL \lcd1602|Selector4~4_combout\ : std_logic;
SIGNAL \lcd1602|Selector3~1_combout\ : std_logic;
SIGNAL \lcd1602|Selector3~2_combout\ : std_logic;
SIGNAL \lcd1602|Selector3~0_combout\ : std_logic;
SIGNAL \lcd1602|Selector3~3_combout\ : std_logic;
SIGNAL \lcd1602|Selector2~2_combout\ : std_logic;
SIGNAL \lcd1602|Selector2~1_combout\ : std_logic;
SIGNAL \lcd1602|Selector4~5_combout\ : std_logic;
SIGNAL \lcd1602|Selector2~0_combout\ : std_logic;
SIGNAL \lcd1602|Selector2~3_combout\ : std_logic;
SIGNAL \lcd1602|Selector2~4_combout\ : std_logic;
SIGNAL \lcd1602|dat~0_combout\ : std_logic;
SIGNAL \lcd1602|always4~0_combout\ : std_logic;
SIGNAL \lcd1602|rs~q\ : std_logic;
SIGNAL \lcd1602|LessThan0~0_combout\ : std_logic;
SIGNAL \lcd1602|LessThan0~1_combout\ : std_logic;
SIGNAL \lcd1602|LessThan0~2_combout\ : std_logic;
SIGNAL \lcd1602|LessThan0~3_combout\ : std_logic;
SIGNAL \lcd1602|cnt_500hz\ : std_logic_vector(19 DOWNTO 0);
SIGNAL team1_score : std_logic_vector(7 DOWNTO 0);
SIGNAL \lcd1602|dat\ : std_logic_vector(7 DOWNTO 0);
SIGNAL team2_score : std_logic_vector(7 DOWNTO 0);
SIGNAL pre_seconds : std_logic_vector(11 DOWNTO 0);
SIGNAL \lcd1602|cnt_20ms\ : std_logic_vector(19 DOWNTO 0);
SIGNAL team_name : std_logic_vector(7 DOWNTO 0);
SIGNAL counter : std_logic_vector(25 DOWNTO 0);
SIGNAL \lcd1602|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \seg_disp4_unit|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \seg_disp3_unit|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \seg_disp2_unit|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \seg_disp1_unit|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \digit3|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \digit2|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \digit1|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \digit0|ALT_INV_WideOr0~0_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_reset <= reset;
ww_switch_start <= switch_start;
ww_switch_timeset <= switch_timeset;
ww_switch_addsub <= switch_addsub;
ww_button_second <= button_second;
ww_button_minute <= button_minute;
ww_switch_speedmode <= switch_speedmode;
ww_select_team <= select_team;
ww_team_switch <= team_switch;
ww_period <= period;
ww_button_point1 <= button_point1;
ww_button_point2 <= button_point2;
seg0 <= ww_seg0;
seg1 <= ww_seg1;
seg2 <= ww_seg2;
seg3 <= ww_seg3;
seg4 <= ww_seg4;
seg5 <= ww_seg5;
seg6 <= ww_seg6;
seg7 <= ww_seg7;
buzzer <= ww_buzzer;
LED_Warning <= ww_LED_Warning;
dat <= ww_dat;
rs <= ww_rs;
rw <= ww_rw;
en <= ww_en;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\clk_1Hz~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_1Hz~q\);
\lcd1602|ALT_INV_LessThan0~3_combout\ <= NOT \lcd1602|LessThan0~3_combout\;
\seg_disp4_unit|ALT_INV_WideOr0~0_combout\ <= NOT \seg_disp4_unit|WideOr0~0_combout\;
\seg_disp3_unit|ALT_INV_WideOr0~0_combout\ <= NOT \seg_disp3_unit|WideOr0~0_combout\;
\seg_disp2_unit|ALT_INV_WideOr0~0_combout\ <= NOT \seg_disp2_unit|WideOr0~0_combout\;
\seg_disp1_unit|ALT_INV_WideOr0~0_combout\ <= NOT \seg_disp1_unit|WideOr0~0_combout\;
\digit3|ALT_INV_WideOr0~0_combout\ <= NOT \digit3|WideOr0~0_combout\;
\digit2|ALT_INV_WideOr0~0_combout\ <= NOT \digit2|WideOr0~0_combout\;
\digit1|ALT_INV_WideOr0~0_combout\ <= NOT \digit1|WideOr0~0_combout\;
\digit0|ALT_INV_WideOr0~0_combout\ <= NOT \digit0|WideOr0~0_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X69_Y73_N23
\seg0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit0|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \seg0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\seg0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit0|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \seg0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\seg0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit0|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \seg0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\seg0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit0|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \seg0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\seg0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit0|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \seg0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\seg0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit0|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \seg0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\seg0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit0|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \seg0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\seg1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit1|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \seg1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\seg1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit1|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \seg1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\seg1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit1|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \seg1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\seg1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit1|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \seg1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\seg1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit1|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \seg1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\seg1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit1|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \seg1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\seg1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit1|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \seg1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\seg2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit2|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \seg2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\seg2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit2|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \seg2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\seg2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit2|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \seg2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\seg2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit2|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \seg2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\seg2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit2|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \seg2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\seg2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit2|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \seg2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\seg2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit2|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \seg2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\seg3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit3|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \seg3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\seg3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit3|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \seg3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\seg3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit3|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \seg3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\seg3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit3|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \seg3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\seg3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit3|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \seg3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\seg3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit3|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \seg3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\seg3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digit3|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \seg3[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\seg4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp1_unit|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \seg4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\seg4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp1_unit|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \seg4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\seg4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp1_unit|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \seg4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\seg4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp1_unit|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \seg4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\seg4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp1_unit|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \seg4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\seg4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp1_unit|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \seg4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\seg4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp1_unit|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \seg4[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\seg5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp2_unit|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \seg5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\seg5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp2_unit|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \seg5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\seg5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp2_unit|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \seg5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\seg5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp2_unit|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \seg5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\seg5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp2_unit|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \seg5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\seg5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp2_unit|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \seg5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\seg5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp2_unit|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \seg5[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\seg6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp3_unit|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \seg6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\seg6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp3_unit|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \seg6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\seg6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp3_unit|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \seg6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\seg6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp3_unit|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \seg6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\seg6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp3_unit|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \seg6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\seg6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp3_unit|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \seg6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\seg6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp3_unit|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \seg6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\seg7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp4_unit|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \seg7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\seg7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp4_unit|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \seg7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\seg7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp4_unit|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \seg7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\seg7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp4_unit|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \seg7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\seg7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp4_unit|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \seg7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\seg7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp4_unit|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \seg7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\seg7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \seg_disp4_unit|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \seg7[6]~output_o\);

-- Location: IOOBUF_X107_Y0_N2
\buzzer~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \buzzer~reg0_q\,
	devoe => ww_devoe,
	o => \buzzer~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LED_Warning~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LED_Warning~reg0_q\,
	devoe => ww_devoe,
	o => \LED_Warning~output_o\);

-- Location: IOOBUF_X0_Y52_N16
\dat[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd1602|dat\(0),
	devoe => ww_devoe,
	o => \dat[0]~output_o\);

-- Location: IOOBUF_X0_Y44_N9
\dat[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd1602|dat\(1),
	devoe => ww_devoe,
	o => \dat[1]~output_o\);

-- Location: IOOBUF_X0_Y44_N2
\dat[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd1602|dat\(2),
	devoe => ww_devoe,
	o => \dat[2]~output_o\);

-- Location: IOOBUF_X0_Y49_N9
\dat[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd1602|dat\(3),
	devoe => ww_devoe,
	o => \dat[3]~output_o\);

-- Location: IOOBUF_X0_Y54_N9
\dat[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd1602|dat\(4),
	devoe => ww_devoe,
	o => \dat[4]~output_o\);

-- Location: IOOBUF_X0_Y55_N23
\dat[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd1602|dat\(5),
	devoe => ww_devoe,
	o => \dat[5]~output_o\);

-- Location: IOOBUF_X0_Y51_N16
\dat[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd1602|dat\(6),
	devoe => ww_devoe,
	o => \dat[6]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\dat[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd1602|dat\(7),
	devoe => ww_devoe,
	o => \dat[7]~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\rs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd1602|rs~q\,
	devoe => ww_devoe,
	o => \rs~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\rw~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rw~output_o\);

-- Location: IOOBUF_X0_Y52_N2
\en~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd1602|ALT_INV_LessThan0~3_combout\,
	devoe => ww_devoe,
	o => \en~output_o\);

-- Location: IOIBUF_X115_Y14_N8
\reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: IOIBUF_X0_Y36_N15
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X112_Y14_N12
\pre_seconds[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \pre_seconds[9]~1_combout\ = !\total_seconds[9]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[9]~26_combout\,
	combout => \pre_seconds[9]~1_combout\);

-- Location: IOIBUF_X115_Y13_N1
\switch_timeset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch_timeset,
	o => \switch_timeset~input_o\);

-- Location: LCCOMB_X112_Y13_N24
\pre_seconds[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pre_seconds[11]~0_combout\ = (\switch_timeset~input_o\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch_timeset~input_o\,
	datac => \reset~input_o\,
	combout => \pre_seconds[11]~0_combout\);

-- Location: FF_X112_Y14_N13
\pre_seconds[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pre_seconds[9]~1_combout\,
	ena => \pre_seconds[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pre_seconds(9));

-- Location: LCCOMB_X112_Y14_N14
\total_seconds[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[9]~25_combout\ = (\reset~input_o\ & (\total_seconds[9]~25_combout\)) # (!\reset~input_o\ & ((!pre_seconds(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \total_seconds[9]~25_combout\,
	datad => pre_seconds(9),
	combout => \total_seconds[9]~25_combout\);

-- Location: LCCOMB_X114_Y16_N6
\Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = counter(0) $ (VCC)
-- \Add0~1\ = CARRY(counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(0),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: FF_X114_Y16_N7
\counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(0));

-- Location: LCCOMB_X114_Y16_N8
\Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (counter(1) & (!\Add0~1\)) # (!counter(1) & ((\Add0~1\) # (GND)))
-- \Add0~3\ = CARRY((!\Add0~1\) # (!counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(1),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: FF_X114_Y16_N9
\counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(1));

-- Location: LCCOMB_X113_Y16_N0
\Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~7_combout\ = (counter(1) & counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => counter(1),
	datad => counter(0),
	combout => \Equal0~7_combout\);

-- Location: LCCOMB_X114_Y16_N10
\Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (counter(2) & (\Add0~3\ $ (GND))) # (!counter(2) & (!\Add0~3\ & VCC))
-- \Add0~5\ = CARRY((counter(2) & !\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(2),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: FF_X114_Y16_N11
\counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~4_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(2));

-- Location: LCCOMB_X114_Y16_N12
\Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (counter(3) & (!\Add0~5\)) # (!counter(3) & ((\Add0~5\) # (GND)))
-- \Add0~7\ = CARRY((!\Add0~5\) # (!counter(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(3),
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: FF_X114_Y16_N13
\counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~6_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(3));

-- Location: LCCOMB_X114_Y16_N14
\Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (counter(4) & (\Add0~7\ $ (GND))) # (!counter(4) & (!\Add0~7\ & VCC))
-- \Add0~9\ = CARRY((counter(4) & !\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(4),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: FF_X114_Y16_N15
\counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~8_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(4));

-- Location: LCCOMB_X114_Y16_N16
\Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (counter(5) & (!\Add0~9\)) # (!counter(5) & ((\Add0~9\) # (GND)))
-- \Add0~11\ = CARRY((!\Add0~9\) # (!counter(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(5),
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: FF_X114_Y16_N17
\counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~10_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(5));

-- Location: LCCOMB_X114_Y16_N18
\Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (counter(6) & (\Add0~11\ $ (GND))) # (!counter(6) & (!\Add0~11\ & VCC))
-- \Add0~13\ = CARRY((counter(6) & !\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(6),
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X114_Y16_N2
\counter~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter~11_combout\ = (\Add0~12_combout\ & !\Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~12_combout\,
	datad => \Equal0~8_combout\,
	combout => \counter~11_combout\);

-- Location: FF_X114_Y16_N3
\counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \counter~11_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(6));

-- Location: LCCOMB_X114_Y16_N20
\Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (counter(7) & (!\Add0~13\)) # (!counter(7) & ((\Add0~13\) # (GND)))
-- \Add0~15\ = CARRY((!\Add0~13\) # (!counter(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(7),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: FF_X114_Y16_N21
\counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~14_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(7));

-- Location: LCCOMB_X114_Y16_N22
\Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (counter(8) & (\Add0~15\ $ (GND))) # (!counter(8) & (!\Add0~15\ & VCC))
-- \Add0~17\ = CARRY((counter(8) & !\Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(8),
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: FF_X114_Y16_N23
\counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~16_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(8));

-- Location: LCCOMB_X114_Y16_N24
\Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (counter(9) & (!\Add0~17\)) # (!counter(9) & ((\Add0~17\) # (GND)))
-- \Add0~19\ = CARRY((!\Add0~17\) # (!counter(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(9),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: FF_X114_Y16_N25
\counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~18_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(9));

-- Location: LCCOMB_X114_Y16_N26
\Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (counter(10) & (\Add0~19\ $ (GND))) # (!counter(10) & (!\Add0~19\ & VCC))
-- \Add0~21\ = CARRY((counter(10) & !\Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(10),
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: FF_X114_Y16_N27
\counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~20_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(10));

-- Location: LCCOMB_X114_Y16_N28
\Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (counter(11) & (!\Add0~21\)) # (!counter(11) & ((\Add0~21\) # (GND)))
-- \Add0~23\ = CARRY((!\Add0~21\) # (!counter(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(11),
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: LCCOMB_X113_Y15_N22
\counter~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter~10_combout\ = (\Add0~22_combout\ & !\Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~22_combout\,
	datac => \Equal0~8_combout\,
	combout => \counter~10_combout\);

-- Location: FF_X113_Y15_N23
\counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \counter~10_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(11));

-- Location: LCCOMB_X114_Y16_N30
\Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = (counter(12) & (\Add0~23\ $ (GND))) # (!counter(12) & (!\Add0~23\ & VCC))
-- \Add0~25\ = CARRY((counter(12) & !\Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(12),
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: LCCOMB_X114_Y16_N0
\counter~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter~9_combout\ = (\Add0~24_combout\ & !\Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~24_combout\,
	datad => \Equal0~8_combout\,
	combout => \counter~9_combout\);

-- Location: FF_X114_Y16_N1
\counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \counter~9_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(12));

-- Location: LCCOMB_X114_Y15_N0
\Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = (counter(13) & (!\Add0~25\)) # (!counter(13) & ((\Add0~25\) # (GND)))
-- \Add0~27\ = CARRY((!\Add0~25\) # (!counter(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(13),
	datad => VCC,
	cin => \Add0~25\,
	combout => \Add0~26_combout\,
	cout => \Add0~27\);

-- Location: LCCOMB_X113_Y15_N8
\counter~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter~8_combout\ = (!\Equal0~8_combout\ & \Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~8_combout\,
	datac => \Add0~26_combout\,
	combout => \counter~8_combout\);

-- Location: FF_X113_Y15_N9
\counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \counter~8_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(13));

-- Location: LCCOMB_X114_Y15_N2
\Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~28_combout\ = (counter(14) & (\Add0~27\ $ (GND))) # (!counter(14) & (!\Add0~27\ & VCC))
-- \Add0~29\ = CARRY((counter(14) & !\Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(14),
	datad => VCC,
	cin => \Add0~27\,
	combout => \Add0~28_combout\,
	cout => \Add0~29\);

-- Location: LCCOMB_X113_Y15_N16
\counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter~7_combout\ = (!\Equal0~8_combout\ & \Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal0~8_combout\,
	datad => \Add0~28_combout\,
	combout => \counter~7_combout\);

-- Location: FF_X113_Y15_N17
\counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \counter~7_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(14));

-- Location: LCCOMB_X114_Y15_N4
\Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~30_combout\ = (counter(15) & (!\Add0~29\)) # (!counter(15) & ((\Add0~29\) # (GND)))
-- \Add0~31\ = CARRY((!\Add0~29\) # (!counter(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(15),
	datad => VCC,
	cin => \Add0~29\,
	combout => \Add0~30_combout\,
	cout => \Add0~31\);

-- Location: FF_X114_Y15_N5
\counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~30_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(15));

-- Location: LCCOMB_X114_Y15_N6
\Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~32_combout\ = (counter(16) & (\Add0~31\ $ (GND))) # (!counter(16) & (!\Add0~31\ & VCC))
-- \Add0~33\ = CARRY((counter(16) & !\Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(16),
	datad => VCC,
	cin => \Add0~31\,
	combout => \Add0~32_combout\,
	cout => \Add0~33\);

-- Location: LCCOMB_X113_Y15_N6
\counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter~6_combout\ = (!\Equal0~8_combout\ & \Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal0~8_combout\,
	datad => \Add0~32_combout\,
	combout => \counter~6_combout\);

-- Location: FF_X113_Y15_N7
\counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \counter~6_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(16));

-- Location: LCCOMB_X114_Y15_N8
\Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~34_combout\ = (counter(17) & (!\Add0~33\)) # (!counter(17) & ((\Add0~33\) # (GND)))
-- \Add0~35\ = CARRY((!\Add0~33\) # (!counter(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(17),
	datad => VCC,
	cin => \Add0~33\,
	combout => \Add0~34_combout\,
	cout => \Add0~35\);

-- Location: FF_X114_Y15_N9
\counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~34_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(17));

-- Location: LCCOMB_X113_Y15_N30
\Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (counter(16) & (counter(14) & (!counter(17) & !counter(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(16),
	datab => counter(14),
	datac => counter(17),
	datad => counter(15),
	combout => \Equal0~2_combout\);

-- Location: LCCOMB_X114_Y15_N10
\Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~36_combout\ = (counter(18) & (\Add0~35\ $ (GND))) # (!counter(18) & (!\Add0~35\ & VCC))
-- \Add0~37\ = CARRY((counter(18) & !\Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(18),
	datad => VCC,
	cin => \Add0~35\,
	combout => \Add0~36_combout\,
	cout => \Add0~37\);

-- Location: LCCOMB_X114_Y15_N26
\counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter~5_combout\ = (!\Equal0~8_combout\ & \Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal0~8_combout\,
	datad => \Add0~36_combout\,
	combout => \counter~5_combout\);

-- Location: FF_X114_Y15_N27
\counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \counter~5_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(18));

-- Location: LCCOMB_X114_Y15_N12
\Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~38_combout\ = (counter(19) & (!\Add0~37\)) # (!counter(19) & ((\Add0~37\) # (GND)))
-- \Add0~39\ = CARRY((!\Add0~37\) # (!counter(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(19),
	datad => VCC,
	cin => \Add0~37\,
	combout => \Add0~38_combout\,
	cout => \Add0~39\);

-- Location: LCCOMB_X113_Y15_N26
\counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter~4_combout\ = (!\Equal0~8_combout\ & \Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~8_combout\,
	datac => \Add0~38_combout\,
	combout => \counter~4_combout\);

-- Location: FF_X113_Y15_N27
\counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \counter~4_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(19));

-- Location: LCCOMB_X114_Y15_N14
\Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~40_combout\ = (counter(20) & (\Add0~39\ $ (GND))) # (!counter(20) & (!\Add0~39\ & VCC))
-- \Add0~41\ = CARRY((counter(20) & !\Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(20),
	datad => VCC,
	cin => \Add0~39\,
	combout => \Add0~40_combout\,
	cout => \Add0~41\);

-- Location: LCCOMB_X114_Y15_N28
\counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter~3_combout\ = (!\Equal0~8_combout\ & \Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~8_combout\,
	datac => \Add0~40_combout\,
	combout => \counter~3_combout\);

-- Location: FF_X114_Y15_N29
\counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \counter~3_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(20));

-- Location: LCCOMB_X114_Y15_N16
\Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~42_combout\ = (counter(21) & (!\Add0~41\)) # (!counter(21) & ((\Add0~41\) # (GND)))
-- \Add0~43\ = CARRY((!\Add0~41\) # (!counter(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(21),
	datad => VCC,
	cin => \Add0~41\,
	combout => \Add0~42_combout\,
	cout => \Add0~43\);

-- Location: LCCOMB_X114_Y15_N30
\counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter~2_combout\ = (!\Equal0~8_combout\ & \Add0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal0~8_combout\,
	datad => \Add0~42_combout\,
	combout => \counter~2_combout\);

-- Location: FF_X114_Y15_N31
\counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \counter~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(21));

-- Location: LCCOMB_X114_Y15_N18
\Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~44_combout\ = (counter(22) & (\Add0~43\ $ (GND))) # (!counter(22) & (!\Add0~43\ & VCC))
-- \Add0~45\ = CARRY((counter(22) & !\Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(22),
	datad => VCC,
	cin => \Add0~43\,
	combout => \Add0~44_combout\,
	cout => \Add0~45\);

-- Location: LCCOMB_X113_Y15_N10
\counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter~1_combout\ = (!\Equal0~8_combout\ & \Add0~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal0~8_combout\,
	datad => \Add0~44_combout\,
	combout => \counter~1_combout\);

-- Location: FF_X113_Y15_N11
\counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \counter~1_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(22));

-- Location: LCCOMB_X114_Y15_N20
\Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~46_combout\ = (counter(23) & (!\Add0~45\)) # (!counter(23) & ((\Add0~45\) # (GND)))
-- \Add0~47\ = CARRY((!\Add0~45\) # (!counter(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(23),
	datad => VCC,
	cin => \Add0~45\,
	combout => \Add0~46_combout\,
	cout => \Add0~47\);

-- Location: FF_X114_Y15_N21
\counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~46_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(23));

-- Location: LCCOMB_X114_Y15_N22
\Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~48_combout\ = (counter(24) & (\Add0~47\ $ (GND))) # (!counter(24) & (!\Add0~47\ & VCC))
-- \Add0~49\ = CARRY((counter(24) & !\Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(24),
	datad => VCC,
	cin => \Add0~47\,
	combout => \Add0~48_combout\,
	cout => \Add0~49\);

-- Location: LCCOMB_X113_Y15_N28
\counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter~0_combout\ = (!\Equal0~8_combout\ & \Add0~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal0~8_combout\,
	datad => \Add0~48_combout\,
	combout => \counter~0_combout\);

-- Location: FF_X113_Y15_N29
\counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \counter~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(24));

-- Location: LCCOMB_X114_Y15_N24
\Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~50_combout\ = \Add0~49\ $ (counter(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => counter(25),
	cin => \Add0~49\,
	combout => \Add0~50_combout\);

-- Location: FF_X114_Y15_N25
\counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~50_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => counter(25));

-- Location: LCCOMB_X113_Y15_N20
\Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (counter(22) & (counter(24) & (!counter(23) & !counter(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(22),
	datab => counter(24),
	datac => counter(23),
	datad => counter(25),
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X113_Y15_N24
\Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (counter(19) & (counter(20) & (counter(21) & counter(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(19),
	datab => counter(20),
	datac => counter(21),
	datad => counter(18),
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X113_Y15_N12
\Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = (counter(11) & (counter(12) & (counter(13) & !counter(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(11),
	datab => counter(12),
	datac => counter(13),
	datad => counter(10),
	combout => \Equal0~3_combout\);

-- Location: LCCOMB_X113_Y15_N18
\Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = (\Equal0~2_combout\ & (\Equal0~0_combout\ & (\Equal0~1_combout\ & \Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~2_combout\,
	datab => \Equal0~0_combout\,
	datac => \Equal0~1_combout\,
	datad => \Equal0~3_combout\,
	combout => \Equal0~4_combout\);

-- Location: LCCOMB_X114_Y16_N4
\Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = (!counter(8) & (!counter(6) & (!counter(7) & !counter(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(8),
	datab => counter(6),
	datac => counter(7),
	datad => counter(9),
	combout => \Equal0~5_combout\);

-- Location: LCCOMB_X113_Y16_N18
\Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~6_combout\ = (counter(3) & (counter(4) & (counter(2) & counter(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(3),
	datab => counter(4),
	datac => counter(2),
	datad => counter(5),
	combout => \Equal0~6_combout\);

-- Location: LCCOMB_X113_Y15_N4
\Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~8_combout\ = (\Equal0~7_combout\ & (\Equal0~4_combout\ & (\Equal0~5_combout\ & \Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~7_combout\,
	datab => \Equal0~4_combout\,
	datac => \Equal0~5_combout\,
	datad => \Equal0~6_combout\,
	combout => \Equal0~8_combout\);

-- Location: LCCOMB_X112_Y15_N26
\clk_1Hz~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Hz~0_combout\ = \clk_1Hz~q\ $ (\Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_1Hz~q\,
	datad => \Equal0~8_combout\,
	combout => \clk_1Hz~0_combout\);

-- Location: LCCOMB_X112_Y15_N18
\clk_1Hz~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_1Hz~feeder_combout\ = \clk_1Hz~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \clk_1Hz~0_combout\,
	combout => \clk_1Hz~feeder_combout\);

-- Location: FF_X112_Y15_N19
clk_1Hz : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_1Hz~feeder_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Hz~q\);

-- Location: FF_X112_Y15_N23
clk_1Hz_reg : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \clk_1Hz~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Hz_reg~q\);

-- Location: IOIBUF_X115_Y10_N8
\switch_start~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch_start,
	o => \switch_start~input_o\);

-- Location: FF_X112_Y15_N9
clk_1Hz_prev : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \clk_1Hz_reg~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_1Hz_prev~q\);

-- Location: LCCOMB_X112_Y15_N20
\always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \always0~0_combout\ = ((\switch_timeset~input_o\) # ((\clk_1Hz_prev~q\) # (!\switch_start~input_o\))) # (!\clk_1Hz_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Hz_reg~q\,
	datab => \switch_timeset~input_o\,
	datac => \switch_start~input_o\,
	datad => \clk_1Hz_prev~q\,
	combout => \always0~0_combout\);

-- Location: IOIBUF_X115_Y9_N22
\switch_speedmode[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch_speedmode(1),
	o => \switch_speedmode[1]~input_o\);

-- Location: LCCOMB_X108_Y14_N6
\pre_seconds[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \pre_seconds[3]~4_combout\ = !\total_seconds[3]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[3]~14_combout\,
	combout => \pre_seconds[3]~4_combout\);

-- Location: FF_X108_Y14_N7
\pre_seconds[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pre_seconds[3]~4_combout\,
	ena => \pre_seconds[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pre_seconds(3));

-- Location: LCCOMB_X108_Y14_N4
\total_seconds[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[3]~13_combout\ = (\reset~input_o\ & (\total_seconds[3]~13_combout\)) # (!\reset~input_o\ & ((!pre_seconds(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[3]~13_combout\,
	datac => \reset~input_o\,
	datad => pre_seconds(3),
	combout => \total_seconds[3]~13_combout\);

-- Location: IOIBUF_X115_Y42_N15
\button_second~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button_second,
	o => \button_second~input_o\);

-- Location: LCCOMB_X111_Y13_N30
\button_second_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \button_second_reg~0_combout\ = !\button_second~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \button_second~input_o\,
	combout => \button_second_reg~0_combout\);

-- Location: FF_X111_Y13_N31
button_second_reg : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \button_second_reg~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \button_second_reg~q\);

-- Location: FF_X111_Y13_N27
button_second_prev : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \button_second_reg~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \button_second_prev~q\);

-- Location: IOIBUF_X115_Y6_N15
\switch_addsub~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch_addsub,
	o => \switch_addsub~input_o\);

-- Location: LCCOMB_X111_Y13_N26
\total_seconds[11]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~80_combout\ = (\button_second_reg~q\) # ((\switch_addsub~input_o\) # (!\button_second_prev~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button_second_reg~q\,
	datac => \button_second_prev~q\,
	datad => \switch_addsub~input_o\,
	combout => \total_seconds[11]~80_combout\);

-- Location: LCCOMB_X111_Y14_N8
\total_seconds[11]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~81_combout\ = (\LessThan3~1_combout\ & ((\always0~0_combout\ & (!\total_seconds[11]~80_combout\)) # (!\always0~0_combout\ & ((!\switch_speedmode[1]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~80_combout\,
	datab => \switch_speedmode[1]~input_o\,
	datac => \LessThan3~1_combout\,
	datad => \always0~0_combout\,
	combout => \total_seconds[11]~81_combout\);

-- Location: FF_X109_Y12_N7
\pre_seconds[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \total_seconds[2]~10_combout\,
	sload => VCC,
	ena => \pre_seconds[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pre_seconds(2));

-- Location: LCCOMB_X109_Y12_N28
\total_seconds[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[2]~9_combout\ = (\reset~input_o\ & (\total_seconds[2]~9_combout\)) # (!\reset~input_o\ & ((pre_seconds(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[2]~9_combout\,
	datac => \reset~input_o\,
	datad => pre_seconds(2),
	combout => \total_seconds[2]~9_combout\);

-- Location: FF_X111_Y16_N3
\pre_seconds[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \total_seconds[1]~6_combout\,
	sload => VCC,
	ena => \pre_seconds[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pre_seconds(1));

-- Location: LCCOMB_X111_Y16_N4
\total_seconds[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[1]~5_combout\ = (\reset~input_o\ & (\total_seconds[1]~5_combout\)) # (!\reset~input_o\ & ((pre_seconds(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[1]~5_combout\,
	datac => \reset~input_o\,
	datad => pre_seconds(1),
	combout => \total_seconds[1]~5_combout\);

-- Location: LCCOMB_X112_Y15_N10
\pre_seconds[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \pre_seconds[0]~feeder_combout\ = \total_seconds[0]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[0]~2_combout\,
	combout => \pre_seconds[0]~feeder_combout\);

-- Location: FF_X112_Y15_N11
\pre_seconds[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pre_seconds[0]~feeder_combout\,
	ena => \pre_seconds[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pre_seconds(0));

-- Location: LCCOMB_X112_Y15_N2
\total_seconds[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[0]~1_combout\ = (\reset~input_o\ & (\total_seconds[0]~1_combout\)) # (!\reset~input_o\ & ((pre_seconds(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[0]~1_combout\,
	datac => \reset~input_o\,
	datad => pre_seconds(0),
	combout => \total_seconds[0]~1_combout\);

-- Location: LCCOMB_X112_Y16_N8
\Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~0_combout\ = \total_seconds[0]~2_combout\ $ (VCC)
-- \Add4~1\ = CARRY(\total_seconds[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[0]~2_combout\,
	datad => VCC,
	combout => \Add4~0_combout\,
	cout => \Add4~1\);

-- Location: LCCOMB_X111_Y13_N4
button_second_edge : cycloneive_lcell_comb
-- Equation(s):
-- \button_second_edge~combout\ = (\button_second_reg~q\) # (!\button_second_prev~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button_second_reg~q\,
	datad => \button_second_prev~q\,
	combout => \button_second_edge~combout\);

-- Location: LCCOMB_X109_Y13_N2
\Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~0_combout\ = \total_seconds[0]~2_combout\ $ (VCC)
-- \Add3~1\ = CARRY(\total_seconds[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[0]~2_combout\,
	datad => VCC,
	combout => \Add3~0_combout\,
	cout => \Add3~1\);

-- Location: LCCOMB_X111_Y13_N28
\total_seconds~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds~74_combout\ = (!\button_second_edge~combout\ & ((\switch_addsub~input_o\ & (\Add3~0_combout\)) # (!\switch_addsub~input_o\ & ((\Add4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_addsub~input_o\,
	datab => \button_second_edge~combout\,
	datac => \Add3~0_combout\,
	datad => \Add4~0_combout\,
	combout => \total_seconds~74_combout\);

-- Location: FF_X109_Y14_N5
\pre_seconds[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \total_seconds[11]~18_combout\,
	sload => VCC,
	ena => \pre_seconds[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pre_seconds(11));

-- Location: LCCOMB_X109_Y14_N4
\total_seconds[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~17_combout\ = (\reset~input_o\ & (\total_seconds[11]~17_combout\)) # (!\reset~input_o\ & ((pre_seconds(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[11]~17_combout\,
	datac => pre_seconds(11),
	datad => \reset~input_o\,
	combout => \total_seconds[11]~17_combout\);

-- Location: FF_X112_Y14_N19
\pre_seconds[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \total_seconds[10]~22_combout\,
	sload => VCC,
	ena => \pre_seconds[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pre_seconds(10));

-- Location: LCCOMB_X112_Y14_N18
\total_seconds[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[10]~21_combout\ = (\reset~input_o\ & (\total_seconds[10]~21_combout\)) # (!\reset~input_o\ & ((pre_seconds(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[10]~21_combout\,
	datab => \reset~input_o\,
	datac => pre_seconds(10),
	combout => \total_seconds[10]~21_combout\);

-- Location: FF_X109_Y14_N9
\pre_seconds[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \total_seconds[8]~30_combout\,
	sload => VCC,
	ena => \pre_seconds[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pre_seconds(8));

-- Location: LCCOMB_X109_Y14_N8
\total_seconds[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[8]~29_combout\ = (\reset~input_o\ & (\total_seconds[8]~29_combout\)) # (!\reset~input_o\ & ((pre_seconds(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[8]~29_combout\,
	datac => pre_seconds(8),
	datad => \reset~input_o\,
	combout => \total_seconds[8]~29_combout\);

-- Location: FF_X113_Y13_N5
\pre_seconds[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \total_seconds[7]~34_combout\,
	sload => VCC,
	ena => \pre_seconds[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pre_seconds(7));

-- Location: LCCOMB_X113_Y13_N4
\total_seconds[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[7]~33_combout\ = (\reset~input_o\ & (\total_seconds[7]~33_combout\)) # (!\reset~input_o\ & ((pre_seconds(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[7]~33_combout\,
	datac => pre_seconds(7),
	datad => \reset~input_o\,
	combout => \total_seconds[7]~33_combout\);

-- Location: LCCOMB_X113_Y13_N2
\pre_seconds[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \pre_seconds[6]~2_combout\ = !\total_seconds[6]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[6]~38_combout\,
	combout => \pre_seconds[6]~2_combout\);

-- Location: FF_X113_Y13_N3
\pre_seconds[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pre_seconds[6]~2_combout\,
	ena => \pre_seconds[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pre_seconds(6));

-- Location: LCCOMB_X113_Y13_N22
\total_seconds[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[6]~37_combout\ = (\reset~input_o\ & (\total_seconds[6]~37_combout\)) # (!\reset~input_o\ & ((!pre_seconds(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[6]~37_combout\,
	datac => \reset~input_o\,
	datad => pre_seconds(6),
	combout => \total_seconds[6]~37_combout\);

-- Location: FF_X113_Y13_N29
\pre_seconds[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \total_seconds[5]~42_combout\,
	sload => VCC,
	ena => \pre_seconds[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pre_seconds(5));

-- Location: LCCOMB_X113_Y13_N28
\total_seconds[5]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[5]~41_combout\ = (\reset~input_o\ & (\total_seconds[5]~41_combout\)) # (!\reset~input_o\ & ((pre_seconds(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[5]~41_combout\,
	datac => pre_seconds(5),
	datad => \reset~input_o\,
	combout => \total_seconds[5]~41_combout\);

-- Location: LCCOMB_X112_Y13_N6
\pre_seconds[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \pre_seconds[4]~3_combout\ = !\total_seconds[4]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \total_seconds[4]~46_combout\,
	combout => \pre_seconds[4]~3_combout\);

-- Location: FF_X112_Y13_N7
\pre_seconds[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pre_seconds[4]~3_combout\,
	ena => \pre_seconds[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pre_seconds(4));

-- Location: LCCOMB_X112_Y13_N8
\total_seconds[4]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[4]~45_combout\ = (\reset~input_o\ & (\total_seconds[4]~45_combout\)) # (!\reset~input_o\ & ((!pre_seconds(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[4]~45_combout\,
	datac => \reset~input_o\,
	datad => pre_seconds(4),
	combout => \total_seconds[4]~45_combout\);

-- Location: LCCOMB_X112_Y16_N12
\Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~4_combout\ = (\total_seconds[2]~10_combout\ & ((GND) # (!\Add4~3\))) # (!\total_seconds[2]~10_combout\ & (\Add4~3\ $ (GND)))
-- \Add4~5\ = CARRY((\total_seconds[2]~10_combout\) # (!\Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[2]~10_combout\,
	datad => VCC,
	cin => \Add4~3\,
	combout => \Add4~4_combout\,
	cout => \Add4~5\);

-- Location: LCCOMB_X112_Y16_N14
\Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~6_combout\ = (\total_seconds[3]~14_combout\ & (\Add4~5\ & VCC)) # (!\total_seconds[3]~14_combout\ & (!\Add4~5\))
-- \Add4~7\ = CARRY((!\total_seconds[3]~14_combout\ & !\Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[3]~14_combout\,
	datad => VCC,
	cin => \Add4~5\,
	combout => \Add4~6_combout\,
	cout => \Add4~7\);

-- Location: LCCOMB_X112_Y16_N16
\Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~8_combout\ = (\total_seconds[4]~46_combout\ & ((GND) # (!\Add4~7\))) # (!\total_seconds[4]~46_combout\ & (\Add4~7\ $ (GND)))
-- \Add4~9\ = CARRY((\total_seconds[4]~46_combout\) # (!\Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[4]~46_combout\,
	datad => VCC,
	cin => \Add4~7\,
	combout => \Add4~8_combout\,
	cout => \Add4~9\);

-- Location: LCCOMB_X112_Y12_N4
\Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~0_combout\ = \total_seconds[1]~6_combout\ $ (VCC)
-- \Add6~1\ = CARRY(\total_seconds[1]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[1]~6_combout\,
	datad => VCC,
	combout => \Add6~0_combout\,
	cout => \Add6~1\);

-- Location: LCCOMB_X112_Y12_N6
\Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~2_combout\ = (\total_seconds[2]~10_combout\ & (\Add6~1\ & VCC)) # (!\total_seconds[2]~10_combout\ & (!\Add6~1\))
-- \Add6~3\ = CARRY((!\total_seconds[2]~10_combout\ & !\Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[2]~10_combout\,
	datad => VCC,
	cin => \Add6~1\,
	combout => \Add6~2_combout\,
	cout => \Add6~3\);

-- Location: LCCOMB_X112_Y12_N8
\Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~4_combout\ = (\total_seconds[3]~14_combout\ & (\Add6~3\ $ (GND))) # (!\total_seconds[3]~14_combout\ & (!\Add6~3\ & VCC))
-- \Add6~5\ = CARRY((\total_seconds[3]~14_combout\ & !\Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[3]~14_combout\,
	datad => VCC,
	cin => \Add6~3\,
	combout => \Add6~4_combout\,
	cout => \Add6~5\);

-- Location: LCCOMB_X112_Y12_N10
\Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~6_combout\ = (\total_seconds[4]~46_combout\ & (\Add6~5\ & VCC)) # (!\total_seconds[4]~46_combout\ & (!\Add6~5\))
-- \Add6~7\ = CARRY((!\total_seconds[4]~46_combout\ & !\Add6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[4]~46_combout\,
	datad => VCC,
	cin => \Add6~5\,
	combout => \Add6~6_combout\,
	cout => \Add6~7\);

-- Location: LCCOMB_X110_Y14_N6
\Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~0_combout\ = \total_seconds[2]~10_combout\ $ (VCC)
-- \Add1~1\ = CARRY(\total_seconds[2]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[2]~10_combout\,
	datad => VCC,
	combout => \Add1~0_combout\,
	cout => \Add1~1\);

-- Location: LCCOMB_X110_Y14_N8
\Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~2_combout\ = (\total_seconds[3]~14_combout\ & (\Add1~1\ & VCC)) # (!\total_seconds[3]~14_combout\ & (!\Add1~1\))
-- \Add1~3\ = CARRY((!\total_seconds[3]~14_combout\ & !\Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[3]~14_combout\,
	datad => VCC,
	cin => \Add1~1\,
	combout => \Add1~2_combout\,
	cout => \Add1~3\);

-- Location: LCCOMB_X110_Y14_N10
\Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~4_combout\ = (\total_seconds[4]~46_combout\ & ((GND) # (!\Add1~3\))) # (!\total_seconds[4]~46_combout\ & (\Add1~3\ $ (GND)))
-- \Add1~5\ = CARRY((\total_seconds[4]~46_combout\) # (!\Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[4]~46_combout\,
	datad => VCC,
	cin => \Add1~3\,
	combout => \Add1~4_combout\,
	cout => \Add1~5\);

-- Location: LCCOMB_X111_Y14_N4
\total_seconds[11]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~83_combout\ = (\button_second_edge~combout\ & ((\always0~0_combout\) # ((!\switch_speedmode[1]~input_o\ & !\LessThan3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button_second_edge~combout\,
	datab => \switch_speedmode[1]~input_o\,
	datac => \always0~0_combout\,
	datad => \LessThan3~1_combout\,
	combout => \total_seconds[11]~83_combout\);

-- Location: LCCOMB_X111_Y14_N22
\total_seconds[11]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~84_combout\ = (\total_seconds[11]~83_combout\ & ((!\total_seconds[11]~71_combout\) # (!\switch_addsub~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_addsub~input_o\,
	datac => \total_seconds[11]~83_combout\,
	datad => \total_seconds[11]~71_combout\,
	combout => \total_seconds[11]~84_combout\);

-- Location: LCCOMB_X112_Y14_N20
\always1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \always1~1_combout\ = (!\total_seconds[9]~26_combout\ & !\total_seconds[10]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[9]~26_combout\,
	datad => \total_seconds[10]~22_combout\,
	combout => \always1~1_combout\);

-- Location: LCCOMB_X110_Y14_N2
\always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \always1~0_combout\ = (!\total_seconds[8]~30_combout\ & (!\total_seconds[7]~34_combout\ & (!\total_seconds[11]~18_combout\ & !\total_seconds[6]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[8]~30_combout\,
	datab => \total_seconds[7]~34_combout\,
	datac => \total_seconds[11]~18_combout\,
	datad => \total_seconds[6]~38_combout\,
	combout => \always1~0_combout\);

-- Location: LCCOMB_X110_Y13_N20
\LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~2_combout\ = (\total_seconds[5]~42_combout\ & (\total_seconds[2]~10_combout\ & (\total_seconds[4]~46_combout\ & \total_seconds[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[5]~42_combout\,
	datab => \total_seconds[2]~10_combout\,
	datac => \total_seconds[4]~46_combout\,
	datad => \total_seconds[3]~14_combout\,
	combout => \LessThan1~2_combout\);

-- Location: LCCOMB_X110_Y13_N0
\Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = \total_seconds[2]~10_combout\ $ (VCC)
-- \Add2~1\ = CARRY(\total_seconds[2]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[2]~10_combout\,
	datad => VCC,
	combout => \Add2~0_combout\,
	cout => \Add2~1\);

-- Location: LCCOMB_X110_Y13_N2
\Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = (\total_seconds[3]~14_combout\ & (!\Add2~1\)) # (!\total_seconds[3]~14_combout\ & ((\Add2~1\) # (GND)))
-- \Add2~3\ = CARRY((!\Add2~1\) # (!\total_seconds[3]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[3]~14_combout\,
	datad => VCC,
	cin => \Add2~1\,
	combout => \Add2~2_combout\,
	cout => \Add2~3\);

-- Location: LCCOMB_X110_Y13_N4
\Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~4_combout\ = (\total_seconds[4]~46_combout\ & (\Add2~3\ $ (GND))) # (!\total_seconds[4]~46_combout\ & (!\Add2~3\ & VCC))
-- \Add2~5\ = CARRY((\total_seconds[4]~46_combout\ & !\Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[4]~46_combout\,
	datad => VCC,
	cin => \Add2~3\,
	combout => \Add2~4_combout\,
	cout => \Add2~5\);

-- Location: LCCOMB_X112_Y13_N4
\Add2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~27_combout\ = (\Add2~4_combout\ & (((\LessThan1~2_combout\) # (!\always1~0_combout\)) # (!\always1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always1~1_combout\,
	datab => \always1~0_combout\,
	datac => \LessThan1~2_combout\,
	datad => \Add2~4_combout\,
	combout => \Add2~27_combout\);

-- Location: LCCOMB_X109_Y13_N4
\Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~2_combout\ = (\total_seconds[1]~6_combout\ & (!\Add3~1\)) # (!\total_seconds[1]~6_combout\ & ((\Add3~1\) # (GND)))
-- \Add3~3\ = CARRY((!\Add3~1\) # (!\total_seconds[1]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[1]~6_combout\,
	datad => VCC,
	cin => \Add3~1\,
	combout => \Add3~2_combout\,
	cout => \Add3~3\);

-- Location: LCCOMB_X109_Y13_N6
\Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~4_combout\ = (\total_seconds[2]~10_combout\ & (\Add3~3\ $ (GND))) # (!\total_seconds[2]~10_combout\ & (!\Add3~3\ & VCC))
-- \Add3~5\ = CARRY((\total_seconds[2]~10_combout\ & !\Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[2]~10_combout\,
	datad => VCC,
	cin => \Add3~3\,
	combout => \Add3~4_combout\,
	cout => \Add3~5\);

-- Location: LCCOMB_X109_Y13_N8
\Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~6_combout\ = (\total_seconds[3]~14_combout\ & (!\Add3~5\)) # (!\total_seconds[3]~14_combout\ & ((\Add3~5\) # (GND)))
-- \Add3~7\ = CARRY((!\Add3~5\) # (!\total_seconds[3]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[3]~14_combout\,
	datad => VCC,
	cin => \Add3~5\,
	combout => \Add3~6_combout\,
	cout => \Add3~7\);

-- Location: LCCOMB_X109_Y13_N10
\Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~8_combout\ = (\total_seconds[4]~46_combout\ & (\Add3~7\ $ (GND))) # (!\total_seconds[4]~46_combout\ & (!\Add3~7\ & VCC))
-- \Add3~9\ = CARRY((\total_seconds[4]~46_combout\ & !\Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[4]~46_combout\,
	datad => VCC,
	cin => \Add3~7\,
	combout => \Add3~8_combout\,
	cout => \Add3~9\);

-- Location: LCCOMB_X111_Y14_N30
\total_seconds[11]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~90_combout\ = (\total_seconds[11]~85_combout\ & ((\switch_addsub~input_o\) # ((!\button_second_reg~q\ & \button_second_prev~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_addsub~input_o\,
	datab => \button_second_reg~q\,
	datac => \button_second_prev~q\,
	datad => \total_seconds[11]~85_combout\,
	combout => \total_seconds[11]~90_combout\);

-- Location: LCCOMB_X111_Y13_N6
\total_seconds[11]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~66_combout\ = (!\total_seconds[6]~38_combout\ & (!\total_seconds[7]~34_combout\ & (!\total_seconds[8]~30_combout\ & !\total_seconds[5]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[6]~38_combout\,
	datab => \total_seconds[7]~34_combout\,
	datac => \total_seconds[8]~30_combout\,
	datad => \total_seconds[5]~42_combout\,
	combout => \total_seconds[11]~66_combout\);

-- Location: LCCOMB_X110_Y14_N30
\LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~0_combout\ = (((!\total_seconds[1]~6_combout\) # (!\total_seconds[2]~10_combout\)) # (!\total_seconds[3]~14_combout\)) # (!\total_seconds[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[0]~2_combout\,
	datab => \total_seconds[3]~14_combout\,
	datac => \total_seconds[2]~10_combout\,
	datad => \total_seconds[1]~6_combout\,
	combout => \LessThan2~0_combout\);

-- Location: LCCOMB_X111_Y13_N24
\total_seconds[11]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~67_combout\ = (\total_seconds[11]~66_combout\ & (!\total_seconds[4]~46_combout\ & \LessThan2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~66_combout\,
	datab => \total_seconds[4]~46_combout\,
	datad => \LessThan2~0_combout\,
	combout => \total_seconds[11]~67_combout\);

-- Location: LCCOMB_X111_Y13_N0
\total_seconds[11]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~69_combout\ = (\switch_addsub~input_o\ & (((\total_seconds[11]~67_combout\) # (!\total_seconds[11]~68_combout\)) # (!\total_seconds[9]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_addsub~input_o\,
	datab => \total_seconds[9]~26_combout\,
	datac => \total_seconds[11]~68_combout\,
	datad => \total_seconds[11]~67_combout\,
	combout => \total_seconds[11]~69_combout\);

-- Location: LCCOMB_X111_Y14_N2
\LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~0_combout\ = (!\total_seconds[1]~6_combout\ & !\total_seconds[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[1]~6_combout\,
	datad => \total_seconds[0]~2_combout\,
	combout => \LessThan3~0_combout\);

-- Location: LCCOMB_X111_Y14_N28
\LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~0_combout\ = (\always1~1_combout\ & (!\total_seconds[5]~42_combout\ & (!\total_seconds[4]~46_combout\ & \always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always1~1_combout\,
	datab => \total_seconds[5]~42_combout\,
	datac => \total_seconds[4]~46_combout\,
	datad => \always1~0_combout\,
	combout => \LessThan5~0_combout\);

-- Location: LCCOMB_X111_Y14_N6
\LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan4~0_combout\ = (!\total_seconds[3]~14_combout\ & (\LessThan5~0_combout\ & ((\LessThan3~0_combout\) # (!\total_seconds[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[3]~14_combout\,
	datab => \LessThan3~0_combout\,
	datac => \total_seconds[2]~10_combout\,
	datad => \LessThan5~0_combout\,
	combout => \LessThan4~0_combout\);

-- Location: LCCOMB_X113_Y14_N0
\Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~0_combout\ = \total_seconds[0]~2_combout\ $ (VCC)
-- \Add5~1\ = CARRY(\total_seconds[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[0]~2_combout\,
	datad => VCC,
	combout => \Add5~0_combout\,
	cout => \Add5~1\);

-- Location: LCCOMB_X113_Y14_N2
\Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~2_combout\ = (\total_seconds[1]~6_combout\ & (\Add5~1\ & VCC)) # (!\total_seconds[1]~6_combout\ & (!\Add5~1\))
-- \Add5~3\ = CARRY((!\total_seconds[1]~6_combout\ & !\Add5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[1]~6_combout\,
	datad => VCC,
	cin => \Add5~1\,
	combout => \Add5~2_combout\,
	cout => \Add5~3\);

-- Location: LCCOMB_X113_Y14_N4
\Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~4_combout\ = (\total_seconds[2]~10_combout\ & (\Add5~3\ $ (GND))) # (!\total_seconds[2]~10_combout\ & (!\Add5~3\ & VCC))
-- \Add5~5\ = CARRY((\total_seconds[2]~10_combout\ & !\Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[2]~10_combout\,
	datad => VCC,
	cin => \Add5~3\,
	combout => \Add5~4_combout\,
	cout => \Add5~5\);

-- Location: LCCOMB_X113_Y14_N6
\Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~6_combout\ = (\total_seconds[3]~14_combout\ & (\Add5~5\ & VCC)) # (!\total_seconds[3]~14_combout\ & (!\Add5~5\))
-- \Add5~7\ = CARRY((!\total_seconds[3]~14_combout\ & !\Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[3]~14_combout\,
	datad => VCC,
	cin => \Add5~5\,
	combout => \Add5~6_combout\,
	cout => \Add5~7\);

-- Location: LCCOMB_X113_Y14_N8
\Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~8_combout\ = (\total_seconds[4]~46_combout\ & ((GND) # (!\Add5~7\))) # (!\total_seconds[4]~46_combout\ & (\Add5~7\ $ (GND)))
-- \Add5~9\ = CARRY((\total_seconds[4]~46_combout\) # (!\Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[4]~46_combout\,
	datad => VCC,
	cin => \Add5~7\,
	combout => \Add5~8_combout\,
	cout => \Add5~9\);

-- Location: LCCOMB_X112_Y13_N10
\Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = (\total_seconds[11]~90_combout\ & (\total_seconds[11]~69_combout\)) # (!\total_seconds[11]~90_combout\ & (((!\LessThan4~0_combout\ & \Add5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~69_combout\,
	datab => \LessThan4~0_combout\,
	datac => \Add5~8_combout\,
	datad => \total_seconds[11]~90_combout\,
	combout => \Mux7~0_combout\);

-- Location: LCCOMB_X112_Y13_N28
\Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~1_combout\ = (\total_seconds[11]~83_combout\ & (((!\total_seconds[11]~90_combout\)))) # (!\total_seconds[11]~83_combout\ & (\Mux7~0_combout\ & ((\Add3~8_combout\) # (!\total_seconds[11]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~8_combout\,
	datab => \total_seconds[11]~83_combout\,
	datac => \total_seconds[11]~90_combout\,
	datad => \Mux7~0_combout\,
	combout => \Mux7~1_combout\);

-- Location: LCCOMB_X112_Y13_N22
\Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~2_combout\ = (\total_seconds[11]~84_combout\ & ((\Mux7~1_combout\ & ((\Add2~27_combout\))) # (!\Mux7~1_combout\ & (\Add1~4_combout\)))) # (!\total_seconds[11]~84_combout\ & (((\Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~4_combout\,
	datab => \total_seconds[11]~84_combout\,
	datac => \Add2~27_combout\,
	datad => \Mux7~1_combout\,
	combout => \Mux7~2_combout\);

-- Location: IOIBUF_X115_Y7_N15
\switch_speedmode[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch_speedmode(0),
	o => \switch_speedmode[0]~input_o\);

-- Location: LCCOMB_X111_Y14_N18
\total_seconds[11]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~82_combout\ = (!\always0~0_combout\ & (\switch_speedmode[0]~input_o\ & ((\switch_speedmode[1]~input_o\) # (\LessThan3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always0~0_combout\,
	datab => \switch_speedmode[1]~input_o\,
	datac => \LessThan3~1_combout\,
	datad => \switch_speedmode[0]~input_o\,
	combout => \total_seconds[11]~82_combout\);

-- Location: LCCOMB_X112_Y13_N16
\Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~3_combout\ = (\total_seconds[11]~82_combout\ & (!\LessThan5~1_combout\ & (\Add6~6_combout\))) # (!\total_seconds[11]~82_combout\ & (((\Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~1_combout\,
	datab => \Add6~6_combout\,
	datac => \Mux7~2_combout\,
	datad => \total_seconds[11]~82_combout\,
	combout => \Mux7~3_combout\);

-- Location: LCCOMB_X112_Y13_N18
\Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~4_combout\ = (\total_seconds[11]~81_combout\ & (\Add4~8_combout\)) # (!\total_seconds[11]~81_combout\ & ((\Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[11]~81_combout\,
	datac => \Add4~8_combout\,
	datad => \Mux7~3_combout\,
	combout => \Mux7~4_combout\);

-- Location: LCCOMB_X112_Y13_N12
\total_seconds[4]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[4]~47_combout\ = \total_seconds[4]~45_combout\ $ (((\total_seconds[11]~86_combout\ & (\total_seconds[4]~46_combout\)) # (!\total_seconds[11]~86_combout\ & ((\Mux7~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~86_combout\,
	datab => \total_seconds[4]~45_combout\,
	datac => \total_seconds[4]~46_combout\,
	datad => \Mux7~4_combout\,
	combout => \total_seconds[4]~47_combout\);

-- Location: FF_X112_Y13_N13
\total_seconds[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \total_seconds[4]~47_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \total_seconds[4]~_emulated_q\);

-- Location: LCCOMB_X112_Y13_N0
\total_seconds[4]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[4]~46_combout\ = (\reset~input_o\ & (\total_seconds[4]~45_combout\ $ (((\total_seconds[4]~_emulated_q\))))) # (!\reset~input_o\ & (((!pre_seconds(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[4]~45_combout\,
	datab => \reset~input_o\,
	datac => pre_seconds(4),
	datad => \total_seconds[4]~_emulated_q\,
	combout => \total_seconds[4]~46_combout\);

-- Location: LCCOMB_X112_Y16_N18
\Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~10_combout\ = (\total_seconds[5]~42_combout\ & (\Add4~9\ & VCC)) # (!\total_seconds[5]~42_combout\ & (!\Add4~9\))
-- \Add4~11\ = CARRY((!\total_seconds[5]~42_combout\ & !\Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[5]~42_combout\,
	datad => VCC,
	cin => \Add4~9\,
	combout => \Add4~10_combout\,
	cout => \Add4~11\);

-- Location: LCCOMB_X112_Y12_N12
\Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~8_combout\ = (\total_seconds[5]~42_combout\ & ((GND) # (!\Add6~7\))) # (!\total_seconds[5]~42_combout\ & (\Add6~7\ $ (GND)))
-- \Add6~9\ = CARRY((\total_seconds[5]~42_combout\) # (!\Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[5]~42_combout\,
	datad => VCC,
	cin => \Add6~7\,
	combout => \Add6~8_combout\,
	cout => \Add6~9\);

-- Location: LCCOMB_X110_Y14_N12
\Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~6_combout\ = (\total_seconds[5]~42_combout\ & (\Add1~5\ & VCC)) # (!\total_seconds[5]~42_combout\ & (!\Add1~5\))
-- \Add1~7\ = CARRY((!\total_seconds[5]~42_combout\ & !\Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[5]~42_combout\,
	datad => VCC,
	cin => \Add1~5\,
	combout => \Add1~6_combout\,
	cout => \Add1~7\);

-- Location: LCCOMB_X110_Y13_N6
\Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~6_combout\ = (\total_seconds[5]~42_combout\ & (!\Add2~5\)) # (!\total_seconds[5]~42_combout\ & ((\Add2~5\) # (GND)))
-- \Add2~7\ = CARRY((!\Add2~5\) # (!\total_seconds[5]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[5]~42_combout\,
	datad => VCC,
	cin => \Add2~5\,
	combout => \Add2~6_combout\,
	cout => \Add2~7\);

-- Location: LCCOMB_X110_Y13_N22
\Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~26_combout\ = (\Add2~6_combout\ & ((\LessThan1~2_combout\) # ((!\always1~0_combout\) # (!\always1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \LessThan1~2_combout\,
	datac => \always1~1_combout\,
	datad => \always1~0_combout\,
	combout => \Add2~26_combout\);

-- Location: LCCOMB_X109_Y13_N12
\Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~10_combout\ = (\total_seconds[5]~42_combout\ & (!\Add3~9\)) # (!\total_seconds[5]~42_combout\ & ((\Add3~9\) # (GND)))
-- \Add3~11\ = CARRY((!\Add3~9\) # (!\total_seconds[5]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[5]~42_combout\,
	datad => VCC,
	cin => \Add3~9\,
	combout => \Add3~10_combout\,
	cout => \Add3~11\);

-- Location: LCCOMB_X113_Y14_N10
\Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~10_combout\ = (\total_seconds[5]~42_combout\ & (\Add5~9\ & VCC)) # (!\total_seconds[5]~42_combout\ & (!\Add5~9\))
-- \Add5~11\ = CARRY((!\total_seconds[5]~42_combout\ & !\Add5~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[5]~42_combout\,
	datad => VCC,
	cin => \Add5~9\,
	combout => \Add5~10_combout\,
	cout => \Add5~11\);

-- Location: LCCOMB_X112_Y13_N2
\Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = (\total_seconds[11]~90_combout\ & (\total_seconds[11]~69_combout\)) # (!\total_seconds[11]~90_combout\ & (((!\LessThan4~0_combout\ & \Add5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~69_combout\,
	datab => \LessThan4~0_combout\,
	datac => \Add5~10_combout\,
	datad => \total_seconds[11]~90_combout\,
	combout => \Mux6~0_combout\);

-- Location: LCCOMB_X112_Y13_N20
\Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~1_combout\ = (\total_seconds[11]~83_combout\ & (((!\total_seconds[11]~90_combout\)))) # (!\total_seconds[11]~83_combout\ & (\Mux6~0_combout\ & ((\Add3~10_combout\) # (!\total_seconds[11]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~10_combout\,
	datab => \total_seconds[11]~83_combout\,
	datac => \total_seconds[11]~90_combout\,
	datad => \Mux6~0_combout\,
	combout => \Mux6~1_combout\);

-- Location: LCCOMB_X112_Y13_N14
\Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~2_combout\ = (\total_seconds[11]~84_combout\ & ((\Mux6~1_combout\ & ((\Add2~26_combout\))) # (!\Mux6~1_combout\ & (\Add1~6_combout\)))) # (!\total_seconds[11]~84_combout\ & (((\Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~6_combout\,
	datab => \Add2~26_combout\,
	datac => \total_seconds[11]~84_combout\,
	datad => \Mux6~1_combout\,
	combout => \Mux6~2_combout\);

-- Location: LCCOMB_X113_Y13_N6
\Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~3_combout\ = (\total_seconds[11]~82_combout\ & (!\LessThan5~1_combout\ & (\Add6~8_combout\))) # (!\total_seconds[11]~82_combout\ & (((\Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~82_combout\,
	datab => \LessThan5~1_combout\,
	datac => \Add6~8_combout\,
	datad => \Mux6~2_combout\,
	combout => \Mux6~3_combout\);

-- Location: LCCOMB_X113_Y13_N12
\Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~4_combout\ = (\total_seconds[11]~81_combout\ & (\Add4~10_combout\)) # (!\total_seconds[11]~81_combout\ & ((\Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~10_combout\,
	datab => \total_seconds[11]~81_combout\,
	datad => \Mux6~3_combout\,
	combout => \Mux6~4_combout\);

-- Location: LCCOMB_X113_Y13_N26
\total_seconds[5]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[5]~43_combout\ = \total_seconds[5]~41_combout\ $ (((\total_seconds[11]~86_combout\ & (\total_seconds[5]~42_combout\)) # (!\total_seconds[11]~86_combout\ & ((\Mux6~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[5]~41_combout\,
	datab => \total_seconds[11]~86_combout\,
	datac => \total_seconds[5]~42_combout\,
	datad => \Mux6~4_combout\,
	combout => \total_seconds[5]~43_combout\);

-- Location: FF_X113_Y13_N27
\total_seconds[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \total_seconds[5]~43_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \total_seconds[5]~_emulated_q\);

-- Location: LCCOMB_X113_Y13_N30
\total_seconds[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[5]~42_combout\ = (\reset~input_o\ & (\total_seconds[5]~41_combout\ $ ((\total_seconds[5]~_emulated_q\)))) # (!\reset~input_o\ & (((pre_seconds(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \total_seconds[5]~41_combout\,
	datac => \total_seconds[5]~_emulated_q\,
	datad => pre_seconds(5),
	combout => \total_seconds[5]~42_combout\);

-- Location: LCCOMB_X112_Y16_N20
\Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~12_combout\ = (\total_seconds[6]~38_combout\ & ((GND) # (!\Add4~11\))) # (!\total_seconds[6]~38_combout\ & (\Add4~11\ $ (GND)))
-- \Add4~13\ = CARRY((\total_seconds[6]~38_combout\) # (!\Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[6]~38_combout\,
	datad => VCC,
	cin => \Add4~11\,
	combout => \Add4~12_combout\,
	cout => \Add4~13\);

-- Location: LCCOMB_X112_Y12_N14
\Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~10_combout\ = (\total_seconds[6]~38_combout\ & (\Add6~9\ & VCC)) # (!\total_seconds[6]~38_combout\ & (!\Add6~9\))
-- \Add6~11\ = CARRY((!\total_seconds[6]~38_combout\ & !\Add6~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[6]~38_combout\,
	datad => VCC,
	cin => \Add6~9\,
	combout => \Add6~10_combout\,
	cout => \Add6~11\);

-- Location: LCCOMB_X110_Y13_N8
\Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~8_combout\ = (\total_seconds[6]~38_combout\ & ((GND) # (!\Add2~7\))) # (!\total_seconds[6]~38_combout\ & (\Add2~7\ $ (GND)))
-- \Add2~9\ = CARRY((\total_seconds[6]~38_combout\) # (!\Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[6]~38_combout\,
	datad => VCC,
	cin => \Add2~7\,
	combout => \Add2~8_combout\,
	cout => \Add2~9\);

-- Location: LCCOMB_X110_Y13_N28
\Add2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~25_combout\ = (\Add2~8_combout\ & (((\LessThan1~2_combout\) # (!\always1~0_combout\)) # (!\always1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always1~1_combout\,
	datab => \LessThan1~2_combout\,
	datac => \Add2~8_combout\,
	datad => \always1~0_combout\,
	combout => \Add2~25_combout\);

-- Location: LCCOMB_X110_Y14_N14
\Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~8_combout\ = (\total_seconds[6]~38_combout\ & (\Add1~7\ $ (GND))) # (!\total_seconds[6]~38_combout\ & (!\Add1~7\ & VCC))
-- \Add1~9\ = CARRY((\total_seconds[6]~38_combout\ & !\Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[6]~38_combout\,
	datad => VCC,
	cin => \Add1~7\,
	combout => \Add1~8_combout\,
	cout => \Add1~9\);

-- Location: LCCOMB_X109_Y13_N14
\Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~12_combout\ = (\total_seconds[6]~38_combout\ & (\Add3~11\ $ (GND))) # (!\total_seconds[6]~38_combout\ & (!\Add3~11\ & VCC))
-- \Add3~13\ = CARRY((\total_seconds[6]~38_combout\ & !\Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[6]~38_combout\,
	datad => VCC,
	cin => \Add3~11\,
	combout => \Add3~12_combout\,
	cout => \Add3~13\);

-- Location: LCCOMB_X113_Y14_N12
\Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~12_combout\ = (\total_seconds[6]~38_combout\ & ((GND) # (!\Add5~11\))) # (!\total_seconds[6]~38_combout\ & (\Add5~11\ $ (GND)))
-- \Add5~13\ = CARRY((\total_seconds[6]~38_combout\) # (!\Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[6]~38_combout\,
	datad => VCC,
	cin => \Add5~11\,
	combout => \Add5~12_combout\,
	cout => \Add5~13\);

-- Location: LCCOMB_X113_Y13_N0
\Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (\total_seconds[11]~90_combout\ & (\total_seconds[11]~69_combout\)) # (!\total_seconds[11]~90_combout\ & (((\Add5~12_combout\ & !\LessThan4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~69_combout\,
	datab => \Add5~12_combout\,
	datac => \total_seconds[11]~90_combout\,
	datad => \LessThan4~0_combout\,
	combout => \Mux5~0_combout\);

-- Location: LCCOMB_X113_Y13_N10
\Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~1_combout\ = (\total_seconds[11]~83_combout\ & (((!\total_seconds[11]~90_combout\)))) # (!\total_seconds[11]~83_combout\ & (\Mux5~0_combout\ & ((\Add3~12_combout\) # (!\total_seconds[11]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~12_combout\,
	datab => \total_seconds[11]~83_combout\,
	datac => \total_seconds[11]~90_combout\,
	datad => \Mux5~0_combout\,
	combout => \Mux5~1_combout\);

-- Location: LCCOMB_X113_Y13_N20
\Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~2_combout\ = (\total_seconds[11]~84_combout\ & ((\Mux5~1_combout\ & (\Add2~25_combout\)) # (!\Mux5~1_combout\ & ((\Add1~8_combout\))))) # (!\total_seconds[11]~84_combout\ & (((\Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~25_combout\,
	datab => \Add1~8_combout\,
	datac => \total_seconds[11]~84_combout\,
	datad => \Mux5~1_combout\,
	combout => \Mux5~2_combout\);

-- Location: LCCOMB_X113_Y13_N18
\Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~3_combout\ = (\total_seconds[11]~82_combout\ & (!\LessThan5~1_combout\ & (\Add6~10_combout\))) # (!\total_seconds[11]~82_combout\ & (((\Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~82_combout\,
	datab => \LessThan5~1_combout\,
	datac => \Add6~10_combout\,
	datad => \Mux5~2_combout\,
	combout => \Mux5~3_combout\);

-- Location: LCCOMB_X113_Y13_N24
\Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~4_combout\ = (\total_seconds[11]~81_combout\ & (\Add4~12_combout\)) # (!\total_seconds[11]~81_combout\ & ((\Mux5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~12_combout\,
	datac => \total_seconds[11]~81_combout\,
	datad => \Mux5~3_combout\,
	combout => \Mux5~4_combout\);

-- Location: LCCOMB_X113_Y13_N16
\total_seconds[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[6]~39_combout\ = \total_seconds[6]~37_combout\ $ (((\total_seconds[11]~86_combout\ & (\total_seconds[6]~38_combout\)) # (!\total_seconds[11]~86_combout\ & ((\Mux5~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[6]~37_combout\,
	datab => \total_seconds[6]~38_combout\,
	datac => \total_seconds[11]~86_combout\,
	datad => \Mux5~4_combout\,
	combout => \total_seconds[6]~39_combout\);

-- Location: FF_X113_Y13_N17
\total_seconds[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \total_seconds[6]~39_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \total_seconds[6]~_emulated_q\);

-- Location: LCCOMB_X113_Y13_N8
\total_seconds[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[6]~38_combout\ = (\reset~input_o\ & (\total_seconds[6]~37_combout\ $ ((\total_seconds[6]~_emulated_q\)))) # (!\reset~input_o\ & (((!pre_seconds(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[6]~37_combout\,
	datab => \total_seconds[6]~_emulated_q\,
	datac => pre_seconds(6),
	datad => \reset~input_o\,
	combout => \total_seconds[6]~38_combout\);

-- Location: LCCOMB_X112_Y16_N22
\Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~14_combout\ = (\total_seconds[7]~34_combout\ & (\Add4~13\ & VCC)) # (!\total_seconds[7]~34_combout\ & (!\Add4~13\))
-- \Add4~15\ = CARRY((!\total_seconds[7]~34_combout\ & !\Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[7]~34_combout\,
	datad => VCC,
	cin => \Add4~13\,
	combout => \Add4~14_combout\,
	cout => \Add4~15\);

-- Location: LCCOMB_X112_Y12_N16
\Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~12_combout\ = (\total_seconds[7]~34_combout\ & ((GND) # (!\Add6~11\))) # (!\total_seconds[7]~34_combout\ & (\Add6~11\ $ (GND)))
-- \Add6~13\ = CARRY((\total_seconds[7]~34_combout\) # (!\Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[7]~34_combout\,
	datad => VCC,
	cin => \Add6~11\,
	combout => \Add6~12_combout\,
	cout => \Add6~13\);

-- Location: LCCOMB_X110_Y14_N16
\Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~10_combout\ = (\total_seconds[7]~34_combout\ & (!\Add1~9\)) # (!\total_seconds[7]~34_combout\ & ((\Add1~9\) # (GND)))
-- \Add1~11\ = CARRY((!\Add1~9\) # (!\total_seconds[7]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[7]~34_combout\,
	datad => VCC,
	cin => \Add1~9\,
	combout => \Add1~10_combout\,
	cout => \Add1~11\);

-- Location: LCCOMB_X110_Y13_N10
\Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~10_combout\ = (\total_seconds[7]~34_combout\ & (\Add2~9\ & VCC)) # (!\total_seconds[7]~34_combout\ & (!\Add2~9\))
-- \Add2~11\ = CARRY((!\total_seconds[7]~34_combout\ & !\Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[7]~34_combout\,
	datad => VCC,
	cin => \Add2~9\,
	combout => \Add2~10_combout\,
	cout => \Add2~11\);

-- Location: LCCOMB_X109_Y14_N22
\Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~24_combout\ = (\Add2~10_combout\ & (((\LessThan1~2_combout\) # (!\always1~0_combout\)) # (!\always1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always1~1_combout\,
	datab => \LessThan1~2_combout\,
	datac => \Add2~10_combout\,
	datad => \always1~0_combout\,
	combout => \Add2~24_combout\);

-- Location: LCCOMB_X109_Y13_N16
\Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~14_combout\ = (\total_seconds[7]~34_combout\ & (!\Add3~13\)) # (!\total_seconds[7]~34_combout\ & ((\Add3~13\) # (GND)))
-- \Add3~15\ = CARRY((!\Add3~13\) # (!\total_seconds[7]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[7]~34_combout\,
	datad => VCC,
	cin => \Add3~13\,
	combout => \Add3~14_combout\,
	cout => \Add3~15\);

-- Location: LCCOMB_X113_Y14_N14
\Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~14_combout\ = (\total_seconds[7]~34_combout\ & (\Add5~13\ & VCC)) # (!\total_seconds[7]~34_combout\ & (!\Add5~13\))
-- \Add5~15\ = CARRY((!\total_seconds[7]~34_combout\ & !\Add5~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[7]~34_combout\,
	datad => VCC,
	cin => \Add5~13\,
	combout => \Add5~14_combout\,
	cout => \Add5~15\);

-- Location: LCCOMB_X109_Y14_N28
\Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (\total_seconds[11]~90_combout\ & (((\total_seconds[11]~69_combout\)))) # (!\total_seconds[11]~90_combout\ & (!\LessThan4~0_combout\ & (\Add5~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan4~0_combout\,
	datab => \Add5~14_combout\,
	datac => \total_seconds[11]~69_combout\,
	datad => \total_seconds[11]~90_combout\,
	combout => \Mux4~0_combout\);

-- Location: LCCOMB_X109_Y14_N6
\Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~1_combout\ = (\total_seconds[11]~83_combout\ & (!\total_seconds[11]~90_combout\)) # (!\total_seconds[11]~83_combout\ & (\Mux4~0_combout\ & ((\Add3~14_combout\) # (!\total_seconds[11]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~83_combout\,
	datab => \total_seconds[11]~90_combout\,
	datac => \Add3~14_combout\,
	datad => \Mux4~0_combout\,
	combout => \Mux4~1_combout\);

-- Location: LCCOMB_X109_Y14_N0
\Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~2_combout\ = (\total_seconds[11]~84_combout\ & ((\Mux4~1_combout\ & ((\Add2~24_combout\))) # (!\Mux4~1_combout\ & (\Add1~10_combout\)))) # (!\total_seconds[11]~84_combout\ & (((\Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~84_combout\,
	datab => \Add1~10_combout\,
	datac => \Add2~24_combout\,
	datad => \Mux4~1_combout\,
	combout => \Mux4~2_combout\);

-- Location: LCCOMB_X109_Y14_N10
\Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~3_combout\ = (\total_seconds[11]~82_combout\ & (!\LessThan5~1_combout\ & (\Add6~12_combout\))) # (!\total_seconds[11]~82_combout\ & (((\Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~82_combout\,
	datab => \LessThan5~1_combout\,
	datac => \Add6~12_combout\,
	datad => \Mux4~2_combout\,
	combout => \Mux4~3_combout\);

-- Location: LCCOMB_X109_Y14_N24
\Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~4_combout\ = (\total_seconds[11]~81_combout\ & (\Add4~14_combout\)) # (!\total_seconds[11]~81_combout\ & ((\Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~81_combout\,
	datac => \Add4~14_combout\,
	datad => \Mux4~3_combout\,
	combout => \Mux4~4_combout\);

-- Location: LCCOMB_X109_Y14_N30
\total_seconds[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[7]~35_combout\ = \total_seconds[7]~33_combout\ $ (((\total_seconds[11]~86_combout\ & (\total_seconds[7]~34_combout\)) # (!\total_seconds[11]~86_combout\ & ((\Mux4~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[7]~34_combout\,
	datab => \total_seconds[7]~33_combout\,
	datac => \total_seconds[11]~86_combout\,
	datad => \Mux4~4_combout\,
	combout => \total_seconds[7]~35_combout\);

-- Location: FF_X109_Y14_N31
\total_seconds[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \total_seconds[7]~35_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \total_seconds[7]~_emulated_q\);

-- Location: LCCOMB_X113_Y13_N14
\total_seconds[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[7]~34_combout\ = (\reset~input_o\ & ((\total_seconds[7]~33_combout\ $ (\total_seconds[7]~_emulated_q\)))) # (!\reset~input_o\ & (pre_seconds(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => pre_seconds(7),
	datab => \total_seconds[7]~33_combout\,
	datac => \reset~input_o\,
	datad => \total_seconds[7]~_emulated_q\,
	combout => \total_seconds[7]~34_combout\);

-- Location: LCCOMB_X112_Y16_N24
\Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~16_combout\ = (\total_seconds[8]~30_combout\ & ((GND) # (!\Add4~15\))) # (!\total_seconds[8]~30_combout\ & (\Add4~15\ $ (GND)))
-- \Add4~17\ = CARRY((\total_seconds[8]~30_combout\) # (!\Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[8]~30_combout\,
	datad => VCC,
	cin => \Add4~15\,
	combout => \Add4~16_combout\,
	cout => \Add4~17\);

-- Location: LCCOMB_X112_Y12_N18
\Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~14_combout\ = (\total_seconds[8]~30_combout\ & (\Add6~13\ & VCC)) # (!\total_seconds[8]~30_combout\ & (!\Add6~13\))
-- \Add6~15\ = CARRY((!\total_seconds[8]~30_combout\ & !\Add6~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[8]~30_combout\,
	datad => VCC,
	cin => \Add6~13\,
	combout => \Add6~14_combout\,
	cout => \Add6~15\);

-- Location: LCCOMB_X110_Y13_N12
\Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~12_combout\ = (\total_seconds[8]~30_combout\ & ((GND) # (!\Add2~11\))) # (!\total_seconds[8]~30_combout\ & (\Add2~11\ $ (GND)))
-- \Add2~13\ = CARRY((\total_seconds[8]~30_combout\) # (!\Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[8]~30_combout\,
	datad => VCC,
	cin => \Add2~11\,
	combout => \Add2~12_combout\,
	cout => \Add2~13\);

-- Location: LCCOMB_X110_Y13_N30
\Add2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~23_combout\ = (\Add2~12_combout\ & (((\LessThan1~2_combout\) # (!\always1~1_combout\)) # (!\always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~12_combout\,
	datab => \always1~0_combout\,
	datac => \LessThan1~2_combout\,
	datad => \always1~1_combout\,
	combout => \Add2~23_combout\);

-- Location: LCCOMB_X110_Y14_N18
\Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~12_combout\ = (\total_seconds[8]~30_combout\ & (\Add1~11\ $ (GND))) # (!\total_seconds[8]~30_combout\ & (!\Add1~11\ & VCC))
-- \Add1~13\ = CARRY((\total_seconds[8]~30_combout\ & !\Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[8]~30_combout\,
	datad => VCC,
	cin => \Add1~11\,
	combout => \Add1~12_combout\,
	cout => \Add1~13\);

-- Location: LCCOMB_X109_Y13_N18
\Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~16_combout\ = (\total_seconds[8]~30_combout\ & (\Add3~15\ $ (GND))) # (!\total_seconds[8]~30_combout\ & (!\Add3~15\ & VCC))
-- \Add3~17\ = CARRY((\total_seconds[8]~30_combout\ & !\Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[8]~30_combout\,
	datad => VCC,
	cin => \Add3~15\,
	combout => \Add3~16_combout\,
	cout => \Add3~17\);

-- Location: LCCOMB_X113_Y14_N16
\Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~16_combout\ = (\total_seconds[8]~30_combout\ & ((GND) # (!\Add5~15\))) # (!\total_seconds[8]~30_combout\ & (\Add5~15\ $ (GND)))
-- \Add5~17\ = CARRY((\total_seconds[8]~30_combout\) # (!\Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[8]~30_combout\,
	datad => VCC,
	cin => \Add5~15\,
	combout => \Add5~16_combout\,
	cout => \Add5~17\);

-- Location: LCCOMB_X109_Y14_N12
\Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (\total_seconds[11]~90_combout\ & (((\total_seconds[11]~69_combout\)))) # (!\total_seconds[11]~90_combout\ & (!\LessThan4~0_combout\ & (\Add5~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan4~0_combout\,
	datab => \Add5~16_combout\,
	datac => \total_seconds[11]~69_combout\,
	datad => \total_seconds[11]~90_combout\,
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X109_Y14_N18
\Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = (\total_seconds[11]~83_combout\ & (!\total_seconds[11]~90_combout\)) # (!\total_seconds[11]~83_combout\ & (\Mux3~0_combout\ & ((\Add3~16_combout\) # (!\total_seconds[11]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~83_combout\,
	datab => \total_seconds[11]~90_combout\,
	datac => \Add3~16_combout\,
	datad => \Mux3~0_combout\,
	combout => \Mux3~1_combout\);

-- Location: LCCOMB_X109_Y14_N16
\Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~2_combout\ = (\total_seconds[11]~84_combout\ & ((\Mux3~1_combout\ & (\Add2~23_combout\)) # (!\Mux3~1_combout\ & ((\Add1~12_combout\))))) # (!\total_seconds[11]~84_combout\ & (((\Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~23_combout\,
	datab => \Add1~12_combout\,
	datac => \total_seconds[11]~84_combout\,
	datad => \Mux3~1_combout\,
	combout => \Mux3~2_combout\);

-- Location: LCCOMB_X109_Y14_N2
\Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~3_combout\ = (\total_seconds[11]~82_combout\ & (!\LessThan5~1_combout\ & (\Add6~14_combout\))) # (!\total_seconds[11]~82_combout\ & (((\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~82_combout\,
	datab => \LessThan5~1_combout\,
	datac => \Add6~14_combout\,
	datad => \Mux3~2_combout\,
	combout => \Mux3~3_combout\);

-- Location: LCCOMB_X109_Y14_N20
\Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~4_combout\ = (\total_seconds[11]~81_combout\ & (\Add4~16_combout\)) # (!\total_seconds[11]~81_combout\ & ((\Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~81_combout\,
	datac => \Add4~16_combout\,
	datad => \Mux3~3_combout\,
	combout => \Mux3~4_combout\);

-- Location: LCCOMB_X109_Y14_N14
\total_seconds[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[8]~31_combout\ = \total_seconds[8]~29_combout\ $ (((\total_seconds[11]~86_combout\ & (\total_seconds[8]~30_combout\)) # (!\total_seconds[11]~86_combout\ & ((\Mux3~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[8]~29_combout\,
	datab => \total_seconds[8]~30_combout\,
	datac => \total_seconds[11]~86_combout\,
	datad => \Mux3~4_combout\,
	combout => \total_seconds[8]~31_combout\);

-- Location: FF_X109_Y14_N15
\total_seconds[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \total_seconds[8]~31_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \total_seconds[8]~_emulated_q\);

-- Location: LCCOMB_X110_Y14_N0
\total_seconds[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[8]~30_combout\ = (\reset~input_o\ & (\total_seconds[8]~_emulated_q\ $ ((\total_seconds[8]~29_combout\)))) # (!\reset~input_o\ & (((pre_seconds(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[8]~_emulated_q\,
	datab => \total_seconds[8]~29_combout\,
	datac => \reset~input_o\,
	datad => pre_seconds(8),
	combout => \total_seconds[8]~30_combout\);

-- Location: LCCOMB_X112_Y16_N26
\Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~18_combout\ = (\total_seconds[9]~26_combout\ & (\Add4~17\ & VCC)) # (!\total_seconds[9]~26_combout\ & (!\Add4~17\))
-- \Add4~19\ = CARRY((!\total_seconds[9]~26_combout\ & !\Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[9]~26_combout\,
	datad => VCC,
	cin => \Add4~17\,
	combout => \Add4~18_combout\,
	cout => \Add4~19\);

-- Location: LCCOMB_X112_Y16_N28
\Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~20_combout\ = (\total_seconds[10]~22_combout\ & ((GND) # (!\Add4~19\))) # (!\total_seconds[10]~22_combout\ & (\Add4~19\ $ (GND)))
-- \Add4~21\ = CARRY((\total_seconds[10]~22_combout\) # (!\Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[10]~22_combout\,
	datad => VCC,
	cin => \Add4~19\,
	combout => \Add4~20_combout\,
	cout => \Add4~21\);

-- Location: LCCOMB_X112_Y12_N20
\Add6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~16_combout\ = (\total_seconds[9]~26_combout\ & ((GND) # (!\Add6~15\))) # (!\total_seconds[9]~26_combout\ & (\Add6~15\ $ (GND)))
-- \Add6~17\ = CARRY((\total_seconds[9]~26_combout\) # (!\Add6~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[9]~26_combout\,
	datad => VCC,
	cin => \Add6~15\,
	combout => \Add6~16_combout\,
	cout => \Add6~17\);

-- Location: LCCOMB_X112_Y12_N22
\Add6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~18_combout\ = (\total_seconds[10]~22_combout\ & (\Add6~17\ & VCC)) # (!\total_seconds[10]~22_combout\ & (!\Add6~17\))
-- \Add6~19\ = CARRY((!\total_seconds[10]~22_combout\ & !\Add6~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[10]~22_combout\,
	datad => VCC,
	cin => \Add6~17\,
	combout => \Add6~18_combout\,
	cout => \Add6~19\);

-- Location: LCCOMB_X110_Y14_N20
\Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~14_combout\ = (\total_seconds[9]~26_combout\ & (!\Add1~13\)) # (!\total_seconds[9]~26_combout\ & ((\Add1~13\) # (GND)))
-- \Add1~15\ = CARRY((!\Add1~13\) # (!\total_seconds[9]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[9]~26_combout\,
	datad => VCC,
	cin => \Add1~13\,
	combout => \Add1~14_combout\,
	cout => \Add1~15\);

-- Location: LCCOMB_X110_Y14_N22
\Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~16_combout\ = (\total_seconds[10]~22_combout\ & (\Add1~15\ $ (GND))) # (!\total_seconds[10]~22_combout\ & (!\Add1~15\ & VCC))
-- \Add1~17\ = CARRY((\total_seconds[10]~22_combout\ & !\Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[10]~22_combout\,
	datad => VCC,
	cin => \Add1~15\,
	combout => \Add1~16_combout\,
	cout => \Add1~17\);

-- Location: LCCOMB_X109_Y13_N20
\Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~18_combout\ = (\total_seconds[9]~26_combout\ & (!\Add3~17\)) # (!\total_seconds[9]~26_combout\ & ((\Add3~17\) # (GND)))
-- \Add3~19\ = CARRY((!\Add3~17\) # (!\total_seconds[9]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[9]~26_combout\,
	datad => VCC,
	cin => \Add3~17\,
	combout => \Add3~18_combout\,
	cout => \Add3~19\);

-- Location: LCCOMB_X109_Y13_N22
\Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~20_combout\ = (\total_seconds[10]~22_combout\ & (\Add3~19\ $ (GND))) # (!\total_seconds[10]~22_combout\ & (!\Add3~19\ & VCC))
-- \Add3~21\ = CARRY((\total_seconds[10]~22_combout\ & !\Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[10]~22_combout\,
	datad => VCC,
	cin => \Add3~19\,
	combout => \Add3~20_combout\,
	cout => \Add3~21\);

-- Location: LCCOMB_X113_Y14_N18
\Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~18_combout\ = (\total_seconds[9]~26_combout\ & (\Add5~17\ & VCC)) # (!\total_seconds[9]~26_combout\ & (!\Add5~17\))
-- \Add5~19\ = CARRY((!\total_seconds[9]~26_combout\ & !\Add5~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[9]~26_combout\,
	datad => VCC,
	cin => \Add5~17\,
	combout => \Add5~18_combout\,
	cout => \Add5~19\);

-- Location: LCCOMB_X113_Y14_N20
\Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~20_combout\ = (\total_seconds[10]~22_combout\ & ((GND) # (!\Add5~19\))) # (!\total_seconds[10]~22_combout\ & (\Add5~19\ $ (GND)))
-- \Add5~21\ = CARRY((\total_seconds[10]~22_combout\) # (!\Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[10]~22_combout\,
	datad => VCC,
	cin => \Add5~19\,
	combout => \Add5~20_combout\,
	cout => \Add5~21\);

-- Location: LCCOMB_X113_Y14_N28
\Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (\total_seconds[11]~90_combout\ & (((\total_seconds[11]~69_combout\)))) # (!\total_seconds[11]~90_combout\ & (!\LessThan4~0_combout\ & (\Add5~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan4~0_combout\,
	datab => \Add5~20_combout\,
	datac => \total_seconds[11]~69_combout\,
	datad => \total_seconds[11]~90_combout\,
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X113_Y14_N30
\Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = (\total_seconds[11]~83_combout\ & (((!\total_seconds[11]~90_combout\)))) # (!\total_seconds[11]~83_combout\ & (\Mux1~0_combout\ & ((\Add3~20_combout\) # (!\total_seconds[11]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~20_combout\,
	datab => \total_seconds[11]~90_combout\,
	datac => \total_seconds[11]~83_combout\,
	datad => \Mux1~0_combout\,
	combout => \Mux1~1_combout\);

-- Location: LCCOMB_X110_Y13_N14
\Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~14_combout\ = (\total_seconds[9]~26_combout\ & (\Add2~13\ & VCC)) # (!\total_seconds[9]~26_combout\ & (!\Add2~13\))
-- \Add2~15\ = CARRY((!\total_seconds[9]~26_combout\ & !\Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[9]~26_combout\,
	datad => VCC,
	cin => \Add2~13\,
	combout => \Add2~14_combout\,
	cout => \Add2~15\);

-- Location: LCCOMB_X110_Y13_N16
\Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~16_combout\ = (\total_seconds[10]~22_combout\ & ((GND) # (!\Add2~15\))) # (!\total_seconds[10]~22_combout\ & (\Add2~15\ $ (GND)))
-- \Add2~17\ = CARRY((\total_seconds[10]~22_combout\) # (!\Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[10]~22_combout\,
	datad => VCC,
	cin => \Add2~15\,
	combout => \Add2~16_combout\,
	cout => \Add2~17\);

-- Location: LCCOMB_X110_Y13_N24
\Add2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~21_combout\ = (\Add2~16_combout\ & (((\LessThan1~2_combout\) # (!\always1~1_combout\)) # (!\always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always1~0_combout\,
	datab => \LessThan1~2_combout\,
	datac => \always1~1_combout\,
	datad => \Add2~16_combout\,
	combout => \Add2~21_combout\);

-- Location: LCCOMB_X113_Y14_N24
\Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~2_combout\ = (\total_seconds[11]~84_combout\ & ((\Mux1~1_combout\ & ((\Add2~21_combout\))) # (!\Mux1~1_combout\ & (\Add1~16_combout\)))) # (!\total_seconds[11]~84_combout\ & (((\Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~84_combout\,
	datab => \Add1~16_combout\,
	datac => \Mux1~1_combout\,
	datad => \Add2~21_combout\,
	combout => \Mux1~2_combout\);

-- Location: LCCOMB_X113_Y14_N26
\Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~3_combout\ = (\total_seconds[11]~82_combout\ & (!\LessThan5~1_combout\ & (\Add6~18_combout\))) # (!\total_seconds[11]~82_combout\ & (((\Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~1_combout\,
	datab => \Add6~18_combout\,
	datac => \total_seconds[11]~82_combout\,
	datad => \Mux1~2_combout\,
	combout => \Mux1~3_combout\);

-- Location: LCCOMB_X112_Y14_N24
\Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~4_combout\ = (\total_seconds[11]~81_combout\ & (\Add4~20_combout\)) # (!\total_seconds[11]~81_combout\ & ((\Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~20_combout\,
	datac => \total_seconds[11]~81_combout\,
	datad => \Mux1~3_combout\,
	combout => \Mux1~4_combout\);

-- Location: LCCOMB_X112_Y14_N4
\total_seconds[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[10]~23_combout\ = \total_seconds[10]~21_combout\ $ (((\total_seconds[11]~86_combout\ & (\total_seconds[10]~22_combout\)) # (!\total_seconds[11]~86_combout\ & ((\Mux1~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~86_combout\,
	datab => \total_seconds[10]~21_combout\,
	datac => \total_seconds[10]~22_combout\,
	datad => \Mux1~4_combout\,
	combout => \total_seconds[10]~23_combout\);

-- Location: FF_X112_Y14_N5
\total_seconds[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \total_seconds[10]~23_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \total_seconds[10]~_emulated_q\);

-- Location: LCCOMB_X112_Y14_N28
\total_seconds[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[10]~22_combout\ = (\reset~input_o\ & (\total_seconds[10]~_emulated_q\ $ ((\total_seconds[10]~21_combout\)))) # (!\reset~input_o\ & (((pre_seconds(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[10]~_emulated_q\,
	datab => \reset~input_o\,
	datac => \total_seconds[10]~21_combout\,
	datad => pre_seconds(10),
	combout => \total_seconds[10]~22_combout\);

-- Location: LCCOMB_X112_Y16_N30
\Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~22_combout\ = \total_seconds[11]~18_combout\ $ (!\Add4~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~18_combout\,
	cin => \Add4~21\,
	combout => \Add4~22_combout\);

-- Location: LCCOMB_X112_Y12_N24
\Add6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~20_combout\ = \total_seconds[11]~18_combout\ $ (\Add6~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[11]~18_combout\,
	cin => \Add6~19\,
	combout => \Add6~20_combout\);

-- Location: LCCOMB_X110_Y14_N24
\Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~18_combout\ = \total_seconds[11]~18_combout\ $ (\Add1~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~18_combout\,
	cin => \Add1~17\,
	combout => \Add1~18_combout\);

-- Location: LCCOMB_X113_Y14_N22
\Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add5~22_combout\ = \Add5~21\ $ (!\total_seconds[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \total_seconds[11]~18_combout\,
	cin => \Add5~21\,
	combout => \Add5~22_combout\);

-- Location: LCCOMB_X111_Y14_N26
\Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~2_combout\ = (\total_seconds[11]~83_combout\ & (((!\total_seconds[11]~90_combout\)))) # (!\total_seconds[11]~83_combout\ & ((\total_seconds[11]~90_combout\) # ((!\LessThan4~0_combout\ & \Add5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan4~0_combout\,
	datab => \total_seconds[11]~83_combout\,
	datac => \total_seconds[11]~90_combout\,
	datad => \Add5~22_combout\,
	combout => \Mux0~2_combout\);

-- Location: LCCOMB_X110_Y13_N18
\Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~18_combout\ = \Add2~17\ $ (!\total_seconds[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \total_seconds[11]~18_combout\,
	cin => \Add2~17\,
	combout => \Add2~18_combout\);

-- Location: LCCOMB_X110_Y13_N26
\Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~20_combout\ = (\Add2~18_combout\ & (((\LessThan1~2_combout\) # (!\always1~1_combout\)) # (!\always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always1~0_combout\,
	datab => \LessThan1~2_combout\,
	datac => \always1~1_combout\,
	datad => \Add2~18_combout\,
	combout => \Add2~20_combout\);

-- Location: LCCOMB_X109_Y13_N24
\Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~22_combout\ = \total_seconds[11]~18_combout\ $ (\Add3~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~18_combout\,
	cin => \Add3~21\,
	combout => \Add3~22_combout\);

-- Location: LCCOMB_X111_Y14_N10
\Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (\total_seconds[11]~90_combout\ & ((!\Add3~22_combout\) # (!\total_seconds[11]~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~90_combout\,
	datab => \total_seconds[11]~69_combout\,
	datad => \Add3~22_combout\,
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X111_Y14_N16
\Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = (\total_seconds[11]~84_combout\ & ((\Mux0~0_combout\ & (\Add1~18_combout\)) # (!\Mux0~0_combout\ & ((\Add2~20_combout\))))) # (!\total_seconds[11]~84_combout\ & (((!\Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~84_combout\,
	datab => \Add1~18_combout\,
	datac => \Add2~20_combout\,
	datad => \Mux0~0_combout\,
	combout => \Mux0~1_combout\);

-- Location: LCCOMB_X111_Y14_N12
\Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~3_combout\ = (\Mux0~2_combout\ & (((\Mux0~1_combout\)))) # (!\Mux0~2_combout\ & (\total_seconds[11]~84_combout\ & (\Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~84_combout\,
	datab => \Add1~18_combout\,
	datac => \Mux0~2_combout\,
	datad => \Mux0~1_combout\,
	combout => \Mux0~3_combout\);

-- Location: LCCOMB_X111_Y14_N14
\Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~4_combout\ = (\total_seconds[11]~82_combout\ & (\Add6~20_combout\ & (!\LessThan5~1_combout\))) # (!\total_seconds[11]~82_combout\ & (((\Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~82_combout\,
	datab => \Add6~20_combout\,
	datac => \LessThan5~1_combout\,
	datad => \Mux0~3_combout\,
	combout => \Mux0~4_combout\);

-- Location: LCCOMB_X112_Y14_N10
\Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~5_combout\ = (\total_seconds[11]~81_combout\ & (\Add4~22_combout\)) # (!\total_seconds[11]~81_combout\ & ((\Mux0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~22_combout\,
	datac => \total_seconds[11]~81_combout\,
	datad => \Mux0~4_combout\,
	combout => \Mux0~5_combout\);

-- Location: LCCOMB_X112_Y14_N8
\total_seconds[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~19_combout\ = \total_seconds[11]~17_combout\ $ (((\total_seconds[11]~86_combout\ & (\total_seconds[11]~18_combout\)) # (!\total_seconds[11]~86_combout\ & ((\Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~17_combout\,
	datab => \total_seconds[11]~18_combout\,
	datac => \total_seconds[11]~86_combout\,
	datad => \Mux0~5_combout\,
	combout => \total_seconds[11]~19_combout\);

-- Location: FF_X112_Y14_N9
\total_seconds[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \total_seconds[11]~19_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \total_seconds[11]~_emulated_q\);

-- Location: LCCOMB_X112_Y14_N30
\total_seconds[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~18_combout\ = (\reset~input_o\ & (\total_seconds[11]~17_combout\ $ ((\total_seconds[11]~_emulated_q\)))) # (!\reset~input_o\ & (((pre_seconds(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \total_seconds[11]~17_combout\,
	datac => \total_seconds[11]~_emulated_q\,
	datad => pre_seconds(11),
	combout => \total_seconds[11]~18_combout\);

-- Location: LCCOMB_X111_Y12_N0
\total_seconds[11]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~68_combout\ = (\total_seconds[11]~18_combout\ & \total_seconds[10]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[11]~18_combout\,
	datad => \total_seconds[10]~22_combout\,
	combout => \total_seconds[11]~68_combout\);

-- Location: LCCOMB_X111_Y12_N30
\LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = (!\total_seconds[5]~42_combout\ & (((!\total_seconds[2]~10_combout\ & !\total_seconds[3]~14_combout\)) # (!\total_seconds[4]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[5]~42_combout\,
	datab => \total_seconds[2]~10_combout\,
	datac => \total_seconds[3]~14_combout\,
	datad => \total_seconds[4]~46_combout\,
	combout => \LessThan0~0_combout\);

-- Location: LCCOMB_X111_Y12_N28
\LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = ((!\total_seconds[8]~30_combout\) # (!\total_seconds[6]~38_combout\)) # (!\total_seconds[7]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[7]~34_combout\,
	datac => \total_seconds[6]~38_combout\,
	datad => \total_seconds[8]~30_combout\,
	combout => \LessThan0~1_combout\);

-- Location: LCCOMB_X111_Y12_N10
\total_seconds[11]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~71_combout\ = (\total_seconds[11]~68_combout\ & ((\total_seconds[9]~26_combout\) # ((!\LessThan0~0_combout\ & !\LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[9]~26_combout\,
	datab => \total_seconds[11]~68_combout\,
	datac => \LessThan0~0_combout\,
	datad => \LessThan0~1_combout\,
	combout => \total_seconds[11]~71_combout\);

-- Location: IOIBUF_X115_Y35_N22
\button_minute~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button_minute,
	o => \button_minute~input_o\);

-- Location: LCCOMB_X111_Y16_N2
\button_minute_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \button_minute_reg~0_combout\ = !\button_minute~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \button_minute~input_o\,
	combout => \button_minute_reg~0_combout\);

-- Location: FF_X111_Y16_N25
button_minute_reg : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \button_minute_reg~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \button_minute_reg~q\);

-- Location: FF_X111_Y16_N23
button_minute_prev : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \button_minute_reg~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \button_minute_prev~q\);

-- Location: LCCOMB_X111_Y16_N22
\total_seconds[11]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~72_combout\ = (\button_minute_prev~q\ & !\button_minute_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \button_minute_prev~q\,
	datad => \button_minute_reg~q\,
	combout => \total_seconds[11]~72_combout\);

-- Location: LCCOMB_X111_Y13_N10
\LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~3_combout\ = (\total_seconds[10]~22_combout\) # ((\LessThan1~2_combout\) # ((\total_seconds[9]~26_combout\) # (!\always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[10]~22_combout\,
	datab => \LessThan1~2_combout\,
	datac => \total_seconds[9]~26_combout\,
	datad => \always1~0_combout\,
	combout => \LessThan1~3_combout\);

-- Location: LCCOMB_X111_Y13_N8
\total_seconds~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds~73_combout\ = ((\switch_addsub~input_o\ & (!\total_seconds[11]~71_combout\)) # (!\switch_addsub~input_o\ & ((\LessThan1~3_combout\)))) # (!\total_seconds[11]~72_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~71_combout\,
	datab => \switch_addsub~input_o\,
	datac => \total_seconds[11]~72_combout\,
	datad => \LessThan1~3_combout\,
	combout => \total_seconds~73_combout\);

-- Location: LCCOMB_X111_Y13_N20
\total_seconds~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds~70_combout\ = (!\button_second_edge~combout\ & ((\total_seconds[11]~69_combout\) # ((!\switch_addsub~input_o\ & \LessThan3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_addsub~input_o\,
	datab => \total_seconds[11]~69_combout\,
	datac => \button_second_edge~combout\,
	datad => \LessThan3~1_combout\,
	combout => \total_seconds~70_combout\);

-- Location: LCCOMB_X111_Y13_N14
\total_seconds~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds~89_combout\ = (\total_seconds~70_combout\) # ((\total_seconds~73_combout\ & ((\button_second_reg~q\) # (!\button_second_prev~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button_second_prev~q\,
	datab => \button_second_reg~q\,
	datac => \total_seconds~73_combout\,
	datad => \total_seconds~70_combout\,
	combout => \total_seconds~89_combout\);

-- Location: LCCOMB_X111_Y13_N22
\total_seconds~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds~75_combout\ = (\total_seconds~89_combout\ & ((\total_seconds~74_combout\) # ((\total_seconds[0]~2_combout\ & \button_second_edge~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[0]~2_combout\,
	datab => \total_seconds~74_combout\,
	datac => \total_seconds~89_combout\,
	datad => \button_second_edge~combout\,
	combout => \total_seconds~75_combout\);

-- Location: LCCOMB_X112_Y15_N28
\total_seconds~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds~76_combout\ = (\switch_timeset~input_o\ & ((\total_seconds~75_combout\))) # (!\switch_timeset~input_o\ & (\total_seconds[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[0]~2_combout\,
	datac => \switch_timeset~input_o\,
	datad => \total_seconds~75_combout\,
	combout => \total_seconds~76_combout\);

-- Location: LCCOMB_X112_Y15_N14
\total_seconds~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds~77_combout\ = (\always0~0_combout\ & (((\total_seconds~76_combout\)))) # (!\always0~0_combout\ & ((\LessThan3~1_combout\ & (\Add4~0_combout\)) # (!\LessThan3~1_combout\ & ((\total_seconds~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always0~0_combout\,
	datab => \LessThan3~1_combout\,
	datac => \Add4~0_combout\,
	datad => \total_seconds~76_combout\,
	combout => \total_seconds~77_combout\);

-- Location: LCCOMB_X112_Y15_N22
\total_seconds~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds~78_combout\ = (!\clk_1Hz_prev~q\ & (\clk_1Hz_reg~q\ & \switch_start~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_1Hz_prev~q\,
	datac => \clk_1Hz_reg~q\,
	datad => \switch_start~input_o\,
	combout => \total_seconds~78_combout\);

-- Location: LCCOMB_X112_Y15_N16
\total_seconds~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds~79_combout\ = (\switch_timeset~input_o\) # ((\total_seconds~78_combout\ & \LessThan5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds~78_combout\,
	datab => \switch_timeset~input_o\,
	datad => \LessThan5~1_combout\,
	combout => \total_seconds~79_combout\);

-- Location: LCCOMB_X112_Y15_N4
\Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = (\total_seconds~79_combout\ & (\always0~0_combout\ & ((\total_seconds~75_combout\)))) # (!\total_seconds~79_combout\ & (((\total_seconds[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always0~0_combout\,
	datab => \total_seconds~79_combout\,
	datac => \total_seconds[0]~2_combout\,
	datad => \total_seconds~75_combout\,
	combout => \Mux11~0_combout\);

-- Location: LCCOMB_X112_Y15_N12
\Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~1_combout\ = (\always0~0_combout\ & (((\total_seconds~76_combout\)))) # (!\always0~0_combout\ & (\Add5~0_combout\ & (!\LessThan4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always0~0_combout\,
	datab => \Add5~0_combout\,
	datac => \LessThan4~0_combout\,
	datad => \total_seconds~76_combout\,
	combout => \Mux11~1_combout\);

-- Location: LCCOMB_X112_Y15_N6
\Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~2_combout\ = (\switch_speedmode[0]~input_o\ & (\Mux11~0_combout\)) # (!\switch_speedmode[0]~input_o\ & ((\Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_speedmode[0]~input_o\,
	datac => \Mux11~0_combout\,
	datad => \Mux11~1_combout\,
	combout => \Mux11~2_combout\);

-- Location: LCCOMB_X112_Y15_N24
\total_seconds[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[0]~3_combout\ = \total_seconds[0]~1_combout\ $ (((\switch_speedmode[1]~input_o\ & ((\Mux11~2_combout\))) # (!\switch_speedmode[1]~input_o\ & (\total_seconds~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_speedmode[1]~input_o\,
	datab => \total_seconds[0]~1_combout\,
	datac => \total_seconds~77_combout\,
	datad => \Mux11~2_combout\,
	combout => \total_seconds[0]~3_combout\);

-- Location: FF_X112_Y15_N25
\total_seconds[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \total_seconds[0]~3_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \total_seconds[0]~_emulated_q\);

-- Location: LCCOMB_X112_Y15_N30
\total_seconds[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[0]~2_combout\ = (\reset~input_o\ & (\total_seconds[0]~1_combout\ $ (((\total_seconds[0]~_emulated_q\))))) # (!\reset~input_o\ & (((pre_seconds(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[0]~1_combout\,
	datab => \reset~input_o\,
	datac => pre_seconds(0),
	datad => \total_seconds[0]~_emulated_q\,
	combout => \total_seconds[0]~2_combout\);

-- Location: LCCOMB_X112_Y16_N10
\Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~2_combout\ = (\total_seconds[1]~6_combout\ & (\Add4~1\ & VCC)) # (!\total_seconds[1]~6_combout\ & (!\Add4~1\))
-- \Add4~3\ = CARRY((!\total_seconds[1]~6_combout\ & !\Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[1]~6_combout\,
	datad => VCC,
	cin => \Add4~1\,
	combout => \Add4~2_combout\,
	cout => \Add4~3\);

-- Location: LCCOMB_X111_Y16_N6
\Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = (\Add6~0_combout\ & (\switch_speedmode[0]~input_o\ & !\LessThan5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~0_combout\,
	datac => \switch_speedmode[0]~input_o\,
	datad => \LessThan5~1_combout\,
	combout => \Mux10~0_combout\);

-- Location: LCCOMB_X111_Y16_N28
\Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~1_combout\ = (\Mux10~0_combout\) # ((!\switch_speedmode[0]~input_o\ & (!\LessThan4~0_combout\ & \Add5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_speedmode[0]~input_o\,
	datab => \LessThan4~0_combout\,
	datac => \Add5~2_combout\,
	datad => \Mux10~0_combout\,
	combout => \Mux10~1_combout\);

-- Location: LCCOMB_X111_Y16_N30
\Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~2_combout\ = (\switch_speedmode[1]~input_o\ & ((\Mux10~1_combout\))) # (!\switch_speedmode[1]~input_o\ & (\Add4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~2_combout\,
	datac => \switch_speedmode[1]~input_o\,
	datad => \Mux10~1_combout\,
	combout => \Mux10~2_combout\);

-- Location: LCCOMB_X109_Y13_N26
\total_seconds~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds~87_combout\ = (\switch_timeset~input_o\ & ((\switch_addsub~input_o\ & (\Add3~2_combout\)) # (!\switch_addsub~input_o\ & ((\Add4~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_addsub~input_o\,
	datab => \switch_timeset~input_o\,
	datac => \Add3~2_combout\,
	datad => \Add4~2_combout\,
	combout => \total_seconds~87_combout\);

-- Location: LCCOMB_X111_Y13_N16
\total_seconds~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds~91_combout\ = (\button_second_prev~q\ & ((\button_second_reg~q\ & (\total_seconds[1]~6_combout\)) # (!\button_second_reg~q\ & ((\total_seconds~87_combout\))))) # (!\button_second_prev~q\ & (\total_seconds[1]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button_second_prev~q\,
	datab => \total_seconds[1]~6_combout\,
	datac => \total_seconds~87_combout\,
	datad => \button_second_reg~q\,
	combout => \total_seconds~91_combout\);

-- Location: LCCOMB_X111_Y13_N12
\total_seconds~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds~88_combout\ = (\total_seconds[1]~6_combout\ & (((\total_seconds~89_combout\ & \total_seconds~91_combout\)) # (!\switch_timeset~input_o\))) # (!\total_seconds[1]~6_combout\ & (((\total_seconds~89_combout\ & \total_seconds~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[1]~6_combout\,
	datab => \switch_timeset~input_o\,
	datac => \total_seconds~89_combout\,
	datad => \total_seconds~91_combout\,
	combout => \total_seconds~88_combout\);

-- Location: LCCOMB_X111_Y16_N20
\total_seconds[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[1]~7_combout\ = \total_seconds[1]~5_combout\ $ (((\total_seconds[11]~85_combout\ & ((\total_seconds~88_combout\))) # (!\total_seconds[11]~85_combout\ & (\Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~85_combout\,
	datab => \total_seconds[1]~5_combout\,
	datac => \Mux10~2_combout\,
	datad => \total_seconds~88_combout\,
	combout => \total_seconds[1]~7_combout\);

-- Location: FF_X111_Y16_N21
\total_seconds[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \total_seconds[1]~7_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \total_seconds[1]~_emulated_q\);

-- Location: LCCOMB_X111_Y16_N0
\total_seconds[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[1]~6_combout\ = (\reset~input_o\ & (\total_seconds[1]~5_combout\ $ (((\total_seconds[1]~_emulated_q\))))) # (!\reset~input_o\ & (((pre_seconds(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[1]~5_combout\,
	datab => pre_seconds(1),
	datac => \reset~input_o\,
	datad => \total_seconds[1]~_emulated_q\,
	combout => \total_seconds[1]~6_combout\);

-- Location: LCCOMB_X109_Y14_N26
\Add2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~29_combout\ = (\Add2~0_combout\ & (((\LessThan1~2_combout\) # (!\always1~0_combout\)) # (!\always1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always1~1_combout\,
	datab => \LessThan1~2_combout\,
	datac => \Add2~0_combout\,
	datad => \always1~0_combout\,
	combout => \Add2~29_combout\);

-- Location: LCCOMB_X108_Y14_N18
\Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = (\total_seconds[11]~90_combout\ & (((\total_seconds[11]~69_combout\)))) # (!\total_seconds[11]~90_combout\ & (!\LessThan4~0_combout\ & (\Add5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan4~0_combout\,
	datab => \Add5~4_combout\,
	datac => \total_seconds[11]~69_combout\,
	datad => \total_seconds[11]~90_combout\,
	combout => \Mux9~0_combout\);

-- Location: LCCOMB_X108_Y14_N28
\Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~1_combout\ = (\total_seconds[11]~83_combout\ & (((!\total_seconds[11]~90_combout\)))) # (!\total_seconds[11]~83_combout\ & (\Mux9~0_combout\ & ((\Add3~4_combout\) # (!\total_seconds[11]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~4_combout\,
	datab => \total_seconds[11]~90_combout\,
	datac => \total_seconds[11]~83_combout\,
	datad => \Mux9~0_combout\,
	combout => \Mux9~1_combout\);

-- Location: LCCOMB_X108_Y14_N26
\Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~2_combout\ = (\total_seconds[11]~84_combout\ & ((\Mux9~1_combout\ & ((\Add2~29_combout\))) # (!\Mux9~1_combout\ & (\Add1~0_combout\)))) # (!\total_seconds[11]~84_combout\ & (((\Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~0_combout\,
	datab => \Add2~29_combout\,
	datac => \total_seconds[11]~84_combout\,
	datad => \Mux9~1_combout\,
	combout => \Mux9~2_combout\);

-- Location: LCCOMB_X108_Y14_N24
\Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~3_combout\ = (\total_seconds[11]~82_combout\ & (\Add6~2_combout\ & ((!\LessThan5~1_combout\)))) # (!\total_seconds[11]~82_combout\ & (((\Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~2_combout\,
	datab => \total_seconds[11]~82_combout\,
	datac => \Mux9~2_combout\,
	datad => \LessThan5~1_combout\,
	combout => \Mux9~3_combout\);

-- Location: LCCOMB_X108_Y14_N10
\Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~4_combout\ = (\total_seconds[11]~81_combout\ & (\Add4~4_combout\)) # (!\total_seconds[11]~81_combout\ & ((\Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~4_combout\,
	datac => \total_seconds[11]~81_combout\,
	datad => \Mux9~3_combout\,
	combout => \Mux9~4_combout\);

-- Location: LCCOMB_X108_Y14_N30
\total_seconds[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[2]~11_combout\ = \total_seconds[2]~9_combout\ $ (((\total_seconds[11]~86_combout\ & (\total_seconds[2]~10_combout\)) # (!\total_seconds[11]~86_combout\ & ((\Mux9~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[2]~10_combout\,
	datab => \total_seconds[2]~9_combout\,
	datac => \total_seconds[11]~86_combout\,
	datad => \Mux9~4_combout\,
	combout => \total_seconds[2]~11_combout\);

-- Location: FF_X108_Y14_N31
\total_seconds[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \total_seconds[2]~11_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \total_seconds[2]~_emulated_q\);

-- Location: LCCOMB_X109_Y12_N4
\total_seconds[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[2]~10_combout\ = (\reset~input_o\ & ((\total_seconds[2]~9_combout\ $ (\total_seconds[2]~_emulated_q\)))) # (!\reset~input_o\ & (pre_seconds(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => pre_seconds(2),
	datac => \total_seconds[2]~9_combout\,
	datad => \total_seconds[2]~_emulated_q\,
	combout => \total_seconds[2]~10_combout\);

-- Location: LCCOMB_X112_Y13_N26
\LessThan5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan5~1_combout\ = (\LessThan5~0_combout\ & (((!\total_seconds[2]~10_combout\ & !\total_seconds[1]~6_combout\)) # (!\total_seconds[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[3]~14_combout\,
	datab => \total_seconds[2]~10_combout\,
	datac => \LessThan5~0_combout\,
	datad => \total_seconds[1]~6_combout\,
	combout => \LessThan5~1_combout\);

-- Location: LCCOMB_X109_Y13_N0
\Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~28_combout\ = (\Add2~2_combout\ & (((\LessThan1~2_combout\) # (!\always1~1_combout\)) # (!\always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always1~0_combout\,
	datab => \always1~1_combout\,
	datac => \LessThan1~2_combout\,
	datad => \Add2~2_combout\,
	combout => \Add2~28_combout\);

-- Location: LCCOMB_X108_Y14_N16
\Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (\total_seconds[11]~90_combout\ & (((\total_seconds[11]~69_combout\)))) # (!\total_seconds[11]~90_combout\ & (!\LessThan4~0_combout\ & (\Add5~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan4~0_combout\,
	datab => \Add5~6_combout\,
	datac => \total_seconds[11]~69_combout\,
	datad => \total_seconds[11]~90_combout\,
	combout => \Mux8~0_combout\);

-- Location: LCCOMB_X108_Y14_N2
\Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~1_combout\ = (\total_seconds[11]~83_combout\ & (((!\total_seconds[11]~90_combout\)))) # (!\total_seconds[11]~83_combout\ & (\Mux8~0_combout\ & ((\Add3~6_combout\) # (!\total_seconds[11]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~6_combout\,
	datab => \total_seconds[11]~90_combout\,
	datac => \total_seconds[11]~83_combout\,
	datad => \Mux8~0_combout\,
	combout => \Mux8~1_combout\);

-- Location: LCCOMB_X108_Y14_N0
\Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~2_combout\ = (\total_seconds[11]~84_combout\ & ((\Mux8~1_combout\ & ((\Add2~28_combout\))) # (!\Mux8~1_combout\ & (\Add1~2_combout\)))) # (!\total_seconds[11]~84_combout\ & (((\Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~2_combout\,
	datab => \Add2~28_combout\,
	datac => \total_seconds[11]~84_combout\,
	datad => \Mux8~1_combout\,
	combout => \Mux8~2_combout\);

-- Location: LCCOMB_X108_Y14_N22
\Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~3_combout\ = (\total_seconds[11]~82_combout\ & (!\LessThan5~1_combout\ & (\Add6~4_combout\))) # (!\total_seconds[11]~82_combout\ & (((\Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~1_combout\,
	datab => \total_seconds[11]~82_combout\,
	datac => \Add6~4_combout\,
	datad => \Mux8~2_combout\,
	combout => \Mux8~3_combout\);

-- Location: LCCOMB_X108_Y14_N12
\Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~4_combout\ = (\total_seconds[11]~81_combout\ & ((\Add4~6_combout\))) # (!\total_seconds[11]~81_combout\ & (\Mux8~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~81_combout\,
	datac => \Mux8~3_combout\,
	datad => \Add4~6_combout\,
	combout => \Mux8~4_combout\);

-- Location: LCCOMB_X108_Y14_N20
\total_seconds[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[3]~15_combout\ = \total_seconds[3]~13_combout\ $ (((\total_seconds[11]~86_combout\ & (\total_seconds[3]~14_combout\)) # (!\total_seconds[11]~86_combout\ & ((\Mux8~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[3]~13_combout\,
	datab => \total_seconds[3]~14_combout\,
	datac => \total_seconds[11]~86_combout\,
	datad => \Mux8~4_combout\,
	combout => \total_seconds[3]~15_combout\);

-- Location: FF_X108_Y14_N21
\total_seconds[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \total_seconds[3]~15_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \total_seconds[3]~_emulated_q\);

-- Location: LCCOMB_X108_Y14_N8
\total_seconds[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[3]~14_combout\ = (\reset~input_o\ & ((\total_seconds[3]~13_combout\ $ (\total_seconds[3]~_emulated_q\)))) # (!\reset~input_o\ & (!pre_seconds(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => pre_seconds(3),
	datab => \reset~input_o\,
	datac => \total_seconds[3]~13_combout\,
	datad => \total_seconds[3]~_emulated_q\,
	combout => \total_seconds[3]~14_combout\);

-- Location: LCCOMB_X111_Y14_N20
\LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~1_combout\ = (\total_seconds[3]~14_combout\) # (((\total_seconds[2]~10_combout\) # (!\LessThan5~0_combout\)) # (!\LessThan3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[3]~14_combout\,
	datab => \LessThan3~0_combout\,
	datac => \total_seconds[2]~10_combout\,
	datad => \LessThan5~0_combout\,
	combout => \LessThan3~1_combout\);

-- Location: LCCOMB_X111_Y14_N0
\total_seconds[11]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~85_combout\ = (\always0~0_combout\) # ((!\switch_speedmode[1]~input_o\ & !\LessThan3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \always0~0_combout\,
	datac => \switch_speedmode[1]~input_o\,
	datad => \LessThan3~1_combout\,
	combout => \total_seconds[11]~85_combout\);

-- Location: LCCOMB_X111_Y13_N2
\total_seconds[11]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[11]~86_combout\ = (\total_seconds[11]~85_combout\ & (((\button_second_edge~combout\ & !\total_seconds[11]~72_combout\)) # (!\switch_timeset~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~85_combout\,
	datab => \button_second_edge~combout\,
	datac => \total_seconds[11]~72_combout\,
	datad => \switch_timeset~input_o\,
	combout => \total_seconds[11]~86_combout\);

-- Location: LCCOMB_X111_Y13_N18
\Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~22_combout\ = (\Add2~14_combout\ & (((\LessThan1~2_combout\) # (!\always1~0_combout\)) # (!\always1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always1~1_combout\,
	datab => \LessThan1~2_combout\,
	datac => \always1~0_combout\,
	datad => \Add2~14_combout\,
	combout => \Add2~22_combout\);

-- Location: LCCOMB_X111_Y14_N24
\Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (\total_seconds[11]~90_combout\ & (\total_seconds[11]~69_combout\)) # (!\total_seconds[11]~90_combout\ & (((!\LessThan4~0_combout\ & \Add5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~90_combout\,
	datab => \total_seconds[11]~69_combout\,
	datac => \LessThan4~0_combout\,
	datad => \Add5~18_combout\,
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X112_Y14_N6
\Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = (\total_seconds[11]~83_combout\ & (!\total_seconds[11]~90_combout\)) # (!\total_seconds[11]~83_combout\ & (\Mux2~0_combout\ & ((\Add3~18_combout\) # (!\total_seconds[11]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~83_combout\,
	datab => \total_seconds[11]~90_combout\,
	datac => \Add3~18_combout\,
	datad => \Mux2~0_combout\,
	combout => \Mux2~1_combout\);

-- Location: LCCOMB_X112_Y14_N0
\Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~2_combout\ = (\total_seconds[11]~84_combout\ & ((\Mux2~1_combout\ & ((\Add2~22_combout\))) # (!\Mux2~1_combout\ & (\Add1~14_combout\)))) # (!\total_seconds[11]~84_combout\ & (((\Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~14_combout\,
	datab => \total_seconds[11]~84_combout\,
	datac => \Add2~22_combout\,
	datad => \Mux2~1_combout\,
	combout => \Mux2~2_combout\);

-- Location: LCCOMB_X112_Y14_N2
\Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~3_combout\ = (\total_seconds[11]~82_combout\ & (!\LessThan5~1_combout\ & (\Add6~16_combout\))) # (!\total_seconds[11]~82_combout\ & (((\Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan5~1_combout\,
	datab => \Add6~16_combout\,
	datac => \total_seconds[11]~82_combout\,
	datad => \Mux2~2_combout\,
	combout => \Mux2~3_combout\);

-- Location: LCCOMB_X112_Y14_N16
\Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~4_combout\ = (\total_seconds[11]~81_combout\ & (\Add4~18_combout\)) # (!\total_seconds[11]~81_combout\ & ((\Mux2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~18_combout\,
	datac => \total_seconds[11]~81_combout\,
	datad => \Mux2~3_combout\,
	combout => \Mux2~4_combout\);

-- Location: LCCOMB_X112_Y14_N26
\total_seconds[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[9]~27_combout\ = \total_seconds[9]~25_combout\ $ (((\total_seconds[11]~86_combout\ & (\total_seconds[9]~26_combout\)) # (!\total_seconds[11]~86_combout\ & ((\Mux2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~86_combout\,
	datab => \total_seconds[9]~25_combout\,
	datac => \total_seconds[9]~26_combout\,
	datad => \Mux2~4_combout\,
	combout => \total_seconds[9]~27_combout\);

-- Location: FF_X112_Y14_N27
\total_seconds[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \total_seconds[9]~27_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \total_seconds[9]~_emulated_q\);

-- Location: LCCOMB_X112_Y14_N22
\total_seconds[9]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \total_seconds[9]~26_combout\ = (\reset~input_o\ & (\total_seconds[9]~25_combout\ $ ((\total_seconds[9]~_emulated_q\)))) # (!\reset~input_o\ & (((!pre_seconds(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \total_seconds[9]~25_combout\,
	datac => \total_seconds[9]~_emulated_q\,
	datad => pre_seconds(9),
	combout => \total_seconds[9]~26_combout\);

-- Location: LCCOMB_X111_Y17_N16
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ = \total_seconds[8]~30_combout\ $ (VCC)
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ = CARRY(\total_seconds[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[8]~30_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\);

-- Location: LCCOMB_X111_Y17_N18
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ = (\total_seconds[9]~26_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)) # (!\total_seconds[9]~26_combout\ & 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # (GND)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # (!\total_seconds[9]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[9]~26_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\);

-- Location: LCCOMB_X111_Y17_N20
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ = (\total_seconds[10]~22_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ $ (GND))) # (!\total_seconds[10]~22_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ & VCC))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ = CARRY((\total_seconds[10]~22_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[10]~22_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\);

-- Location: LCCOMB_X111_Y17_N22
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ = (\total_seconds[11]~18_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)) # (!\total_seconds[11]~18_combout\ & 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # (GND)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # (!\total_seconds[11]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[11]~18_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\);

-- Location: LCCOMB_X111_Y17_N24
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\);

-- Location: LCCOMB_X111_Y17_N12
\Mod0|auto_generated|divider|divider|StageOut[38]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[38]~104_combout\ = (\total_seconds[9]~26_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[9]~26_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[38]~104_combout\);

-- Location: LCCOMB_X111_Y17_N6
\Mod0|auto_generated|divider|divider|StageOut[38]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[38]~105_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[38]~105_combout\);

-- Location: LCCOMB_X111_Y17_N8
\Mod0|auto_generated|divider|divider|StageOut[37]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[37]~106_combout\ = (\total_seconds[8]~30_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[8]~30_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[37]~106_combout\);

-- Location: LCCOMB_X112_Y17_N2
\Mod0|auto_generated|divider|divider|StageOut[37]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[37]~107_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[37]~107_combout\);

-- Location: LCCOMB_X112_Y17_N22
\Mod0|auto_generated|divider|divider|StageOut[36]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[36]~109_combout\ = (\total_seconds[7]~34_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[7]~34_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[36]~109_combout\);

-- Location: LCCOMB_X112_Y17_N8
\Mod0|auto_generated|divider|divider|StageOut[36]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[36]~108_combout\ = (\total_seconds[7]~34_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[7]~34_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[36]~108_combout\);

-- Location: LCCOMB_X112_Y17_N10
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[36]~109_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[36]~108_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[36]~109_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[36]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[36]~109_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[36]~108_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X112_Y17_N12
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[37]~106_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[37]~106_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[37]~107_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[37]~107_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[37]~106_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[37]~107_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[37]~106_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[37]~107_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X112_Y17_N14
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[38]~104_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[38]~105_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[38]~104_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[38]~105_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[38]~104_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[38]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[38]~104_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[38]~105_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X111_Y17_N10
\Mod0|auto_generated|divider|divider|StageOut[40]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[40]~101_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[40]~101_combout\);

-- Location: LCCOMB_X111_Y17_N4
\Mod0|auto_generated|divider|divider|StageOut[40]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[40]~100_combout\ = (\total_seconds[11]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[11]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[40]~100_combout\);

-- Location: LCCOMB_X112_Y17_N6
\Mod0|auto_generated|divider|divider|StageOut[39]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[39]~102_combout\ = (\total_seconds[10]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[10]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[39]~102_combout\);

-- Location: LCCOMB_X112_Y17_N0
\Mod0|auto_generated|divider|divider|StageOut[39]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[39]~103_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[39]~103_combout\);

-- Location: LCCOMB_X112_Y17_N16
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[39]~102_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[39]~102_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[39]~103_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[39]~103_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[39]~102_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[39]~103_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[39]~102_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[39]~103_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X112_Y17_N18
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[40]~101_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[40]~100_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[40]~101_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[40]~100_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\);

-- Location: LCCOMB_X112_Y17_N20
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X112_Y17_N4
\Mod0|auto_generated|divider|divider|StageOut[46]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[46]~176_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\total_seconds[9]~26_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datac => \total_seconds[9]~26_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[46]~176_combout\);

-- Location: LCCOMB_X112_Y17_N26
\Mod0|auto_generated|divider|divider|StageOut[47]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[47]~175_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\total_seconds[10]~22_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	datac => \total_seconds[10]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[47]~175_combout\);

-- Location: LCCOMB_X112_Y17_N24
\Mod0|auto_generated|divider|divider|StageOut[47]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[47]~110_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[47]~110_combout\);

-- Location: LCCOMB_X113_Y17_N24
\Mod0|auto_generated|divider|divider|StageOut[46]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[46]~111_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[46]~111_combout\);

-- Location: LCCOMB_X113_Y17_N6
\Mod0|auto_generated|divider|divider|StageOut[45]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~112_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~112_combout\);

-- Location: LCCOMB_X112_Y17_N30
\Mod0|auto_generated|divider|divider|StageOut[45]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~177_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\total_seconds[8]~30_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	datad => \total_seconds[8]~30_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~177_combout\);

-- Location: LCCOMB_X113_Y17_N22
\Mod0|auto_generated|divider|divider|StageOut[44]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~114_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~114_combout\);

-- Location: LCCOMB_X113_Y17_N0
\Mod0|auto_generated|divider|divider|StageOut[44]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~113_combout\ = (\total_seconds[7]~34_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[7]~34_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~113_combout\);

-- Location: LCCOMB_X111_Y17_N28
\Mod0|auto_generated|divider|divider|StageOut[35]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[35]~117_combout\ = (\total_seconds[6]~38_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[6]~38_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[35]~117_combout\);

-- Location: LCCOMB_X111_Y17_N14
\Mod0|auto_generated|divider|divider|StageOut[35]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[35]~116_combout\ = (\total_seconds[6]~38_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[6]~38_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[35]~116_combout\);

-- Location: LCCOMB_X112_Y17_N28
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[35]~117_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[35]~116_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|StageOut[35]~117_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[35]~116_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X113_Y17_N26
\Mod0|auto_generated|divider|divider|StageOut[43]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[43]~118_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[43]~118_combout\);

-- Location: LCCOMB_X113_Y17_N8
\Mod0|auto_generated|divider|divider|StageOut[43]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[43]~115_combout\ = (\total_seconds[6]~38_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[6]~38_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[43]~115_combout\);

-- Location: LCCOMB_X113_Y17_N10
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[43]~118_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[43]~115_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[43]~118_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[43]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[43]~118_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[43]~115_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X113_Y17_N12
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[44]~114_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[44]~114_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[44]~113_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[44]~113_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[44]~114_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[44]~113_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[44]~114_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[44]~113_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X113_Y17_N14
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[45]~112_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[45]~177_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[45]~112_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[45]~177_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[45]~112_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[45]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[45]~112_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[45]~177_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X113_Y17_N16
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[46]~111_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[46]~111_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[46]~176_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[46]~176_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[46]~111_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[46]~176_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[46]~111_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[46]~176_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X113_Y17_N18
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[47]~175_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[47]~110_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[47]~175_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[47]~110_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\);

-- Location: LCCOMB_X113_Y17_N20
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\);

-- Location: LCCOMB_X113_Y17_N4
\Mod0|auto_generated|divider|divider|StageOut[54]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[54]~161_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[46]~176_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[46]~176_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[54]~161_combout\);

-- Location: LCCOMB_X113_Y16_N8
\Mod0|auto_generated|divider|divider|StageOut[54]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[54]~119_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[54]~119_combout\);

-- Location: LCCOMB_X113_Y17_N30
\Mod0|auto_generated|divider|divider|StageOut[53]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[53]~162_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[45]~177_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[45]~177_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[53]~162_combout\);

-- Location: LCCOMB_X113_Y16_N14
\Mod0|auto_generated|divider|divider|StageOut[53]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[53]~120_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[53]~120_combout\);

-- Location: LCCOMB_X113_Y16_N12
\Mod0|auto_generated|divider|divider|StageOut[52]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[52]~121_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[52]~121_combout\);

-- Location: LCCOMB_X113_Y17_N28
\Mod0|auto_generated|divider|divider|StageOut[52]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\total_seconds[7]~34_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \total_seconds[7]~34_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\);

-- Location: LCCOMB_X113_Y16_N6
\Mod0|auto_generated|divider|divider|StageOut[51]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[51]~122_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[51]~122_combout\);

-- Location: LCCOMB_X113_Y17_N2
\Mod0|auto_generated|divider|divider|StageOut[51]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[51]~179_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\total_seconds[6]~38_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \total_seconds[6]~38_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[51]~179_combout\);

-- Location: LCCOMB_X112_Y18_N18
\Mod0|auto_generated|divider|divider|StageOut[42]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[42]~125_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \total_seconds[5]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \total_seconds[5]~42_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[42]~125_combout\);

-- Location: LCCOMB_X112_Y18_N4
\Mod0|auto_generated|divider|divider|StageOut[42]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[42]~124_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \total_seconds[5]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \total_seconds[5]~42_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[42]~124_combout\);

-- Location: LCCOMB_X112_Y18_N12
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[42]~125_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[42]~124_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|StageOut[42]~125_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[42]~124_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\);

-- Location: LCCOMB_X112_Y18_N28
\Mod0|auto_generated|divider|divider|StageOut[50]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[50]~126_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[50]~126_combout\);

-- Location: LCCOMB_X113_Y16_N4
\Mod0|auto_generated|divider|divider|StageOut[50]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[50]~123_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & \total_seconds[5]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \total_seconds[5]~42_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[50]~123_combout\);

-- Location: LCCOMB_X113_Y16_N20
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[50]~126_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[50]~123_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[50]~126_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[50]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[50]~126_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[50]~123_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X113_Y16_N22
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[51]~122_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[51]~122_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[51]~179_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[51]~179_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[51]~122_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[51]~179_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[51]~122_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[51]~179_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X113_Y16_N24
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[52]~121_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[52]~121_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[52]~121_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[52]~121_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X113_Y16_N26
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[53]~162_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[53]~162_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[53]~120_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[53]~120_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[53]~162_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[53]~120_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[53]~162_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[53]~120_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X113_Y16_N28
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[54]~161_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[54]~119_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[54]~161_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[54]~119_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\);

-- Location: LCCOMB_X113_Y16_N30
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\);

-- Location: LCCOMB_X113_Y16_N2
\Mod0|auto_generated|divider|divider|StageOut[61]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[61]~163_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[53]~162_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[53]~162_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[61]~163_combout\);

-- Location: LCCOMB_X112_Y20_N20
\Mod0|auto_generated|divider|divider|StageOut[61]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[61]~127_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[61]~127_combout\);

-- Location: LCCOMB_X112_Y20_N26
\Mod0|auto_generated|divider|divider|StageOut[60]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~128_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~128_combout\);

-- Location: LCCOMB_X113_Y16_N16
\Mod0|auto_generated|divider|divider|StageOut[60]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~164_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~164_combout\);

-- Location: LCCOMB_X112_Y20_N24
\Mod0|auto_generated|divider|divider|StageOut[59]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[59]~129_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[59]~129_combout\);

-- Location: LCCOMB_X113_Y16_N10
\Mod0|auto_generated|divider|divider|StageOut[59]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[59]~165_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[51]~179_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[51]~179_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[59]~165_combout\);

-- Location: LCCOMB_X112_Y18_N8
\Mod0|auto_generated|divider|divider|StageOut[58]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~180_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\total_seconds[5]~42_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\,
	datab => \total_seconds[5]~42_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~180_combout\);

-- Location: LCCOMB_X112_Y20_N18
\Mod0|auto_generated|divider|divider|StageOut[58]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~130_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~130_combout\);

-- Location: LCCOMB_X112_Y18_N14
\Mod0|auto_generated|divider|divider|StageOut[57]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~131_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \total_seconds[4]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \total_seconds[4]~46_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~131_combout\);

-- Location: LCCOMB_X112_Y18_N10
\Mod0|auto_generated|divider|divider|StageOut[49]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\ = (\total_seconds[4]~46_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[4]~46_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\);

-- Location: LCCOMB_X112_Y18_N20
\Mod0|auto_generated|divider|divider|StageOut[49]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\ = (\total_seconds[4]~46_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[4]~46_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\);

-- Location: LCCOMB_X112_Y18_N22
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\);

-- Location: LCCOMB_X112_Y20_N0
\Mod0|auto_generated|divider|divider|StageOut[57]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~134_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~134_combout\);

-- Location: LCCOMB_X112_Y20_N4
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[57]~131_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[57]~134_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[57]~131_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[57]~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[57]~131_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[57]~134_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X112_Y20_N6
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[58]~180_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[58]~180_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[58]~130_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[58]~130_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[58]~180_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[58]~130_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[58]~180_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[58]~130_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X112_Y20_N8
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[59]~129_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[59]~165_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[59]~129_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[59]~165_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[59]~129_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[59]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[59]~129_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[59]~165_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X112_Y20_N10
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[60]~128_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[60]~128_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[60]~164_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[60]~164_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[60]~128_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[60]~164_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[60]~128_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[60]~164_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X112_Y20_N12
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[61]~163_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[61]~127_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[61]~163_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[61]~127_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\);

-- Location: LCCOMB_X112_Y20_N14
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\);

-- Location: LCCOMB_X112_Y20_N22
\Mod0|auto_generated|divider|divider|StageOut[67]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[67]~167_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[59]~165_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[59]~165_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[67]~167_combout\);

-- Location: LCCOMB_X109_Y20_N20
\Mod0|auto_generated|divider|divider|StageOut[68]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[68]~135_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[68]~135_combout\);

-- Location: LCCOMB_X112_Y20_N28
\Mod0|auto_generated|divider|divider|StageOut[68]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[68]~166_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[60]~164_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[60]~164_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[68]~166_combout\);

-- Location: LCCOMB_X112_Y20_N2
\Mod0|auto_generated|divider|divider|StageOut[67]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[67]~136_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[67]~136_combout\);

-- Location: LCCOMB_X112_Y20_N16
\Mod0|auto_generated|divider|divider|StageOut[66]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~168_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[58]~180_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[58]~180_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~168_combout\);

-- Location: LCCOMB_X108_Y20_N2
\Mod0|auto_generated|divider|divider|StageOut[66]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~137_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~137_combout\);

-- Location: LCCOMB_X112_Y20_N30
\Mod0|auto_generated|divider|divider|StageOut[65]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[65]~181_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\total_seconds[4]~46_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\,
	datad => \total_seconds[4]~46_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[65]~181_combout\);

-- Location: LCCOMB_X108_Y20_N24
\Mod0|auto_generated|divider|divider|StageOut[65]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[65]~138_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[65]~138_combout\);

-- Location: LCCOMB_X108_Y20_N30
\Mod0|auto_generated|divider|divider|StageOut[64]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[64]~139_combout\ = (\total_seconds[3]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[3]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[64]~139_combout\);

-- Location: LCCOMB_X108_Y20_N26
\Mod0|auto_generated|divider|divider|StageOut[56]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~141_combout\ = (\total_seconds[3]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[3]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~141_combout\);

-- Location: LCCOMB_X108_Y20_N28
\Mod0|auto_generated|divider|divider|StageOut[56]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~140_combout\ = (\total_seconds[3]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[3]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~140_combout\);

-- Location: LCCOMB_X108_Y20_N0
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[56]~141_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[56]~140_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|StageOut[56]~141_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[56]~140_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\);

-- Location: LCCOMB_X107_Y20_N28
\Mod0|auto_generated|divider|divider|StageOut[64]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[64]~142_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[64]~142_combout\);

-- Location: LCCOMB_X108_Y20_N12
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[64]~139_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[64]~142_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[64]~139_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[64]~142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[64]~139_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[64]~142_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X108_Y20_N14
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[65]~181_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[65]~181_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[65]~138_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[65]~138_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[65]~181_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[65]~138_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[65]~181_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[65]~138_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X108_Y20_N16
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[66]~168_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[66]~137_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[66]~168_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[66]~137_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[66]~168_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[66]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[66]~168_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[66]~137_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X108_Y20_N18
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[67]~167_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[67]~167_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[67]~136_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[67]~136_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[67]~167_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[67]~136_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[67]~167_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[67]~136_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X108_Y20_N20
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[68]~135_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[68]~166_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[68]~135_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[68]~166_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\);

-- Location: LCCOMB_X108_Y20_N22
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\);

-- Location: LCCOMB_X108_Y20_N4
\Mod0|auto_generated|divider|divider|StageOut[75]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~169_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[67]~167_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[67]~167_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~169_combout\);

-- Location: LCCOMB_X107_Y20_N2
\Mod0|auto_generated|divider|divider|StageOut[75]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~143_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~143_combout\);

-- Location: LCCOMB_X107_Y20_N8
\Mod0|auto_generated|divider|divider|StageOut[74]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~144_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~144_combout\);

-- Location: LCCOMB_X108_Y20_N10
\Mod0|auto_generated|divider|divider|StageOut[74]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~170_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[66]~168_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[66]~168_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~170_combout\);

-- Location: LCCOMB_X107_Y20_N26
\Mod0|auto_generated|divider|divider|StageOut[73]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~145_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~145_combout\);

-- Location: LCCOMB_X108_Y20_N8
\Mod0|auto_generated|divider|divider|StageOut[73]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~171_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[65]~181_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[65]~181_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~171_combout\);

-- Location: LCCOMB_X108_Y20_N6
\Mod0|auto_generated|divider|divider|StageOut[72]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~182_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & (\total_seconds[3]~14_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datab => \total_seconds[3]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~182_combout\);

-- Location: LCCOMB_X107_Y20_N0
\Mod0|auto_generated|divider|divider|StageOut[72]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~146_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~146_combout\);

-- Location: LCCOMB_X107_Y20_N6
\Mod0|auto_generated|divider|divider|StageOut[71]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[71]~147_combout\ = (\total_seconds[2]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[2]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[71]~147_combout\);

-- Location: LCCOMB_X107_Y21_N22
\Mod0|auto_generated|divider|divider|StageOut[63]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[63]~149_combout\ = (\total_seconds[2]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[2]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[63]~149_combout\);

-- Location: LCCOMB_X107_Y21_N20
\Mod0|auto_generated|divider|divider|StageOut[63]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[63]~148_combout\ = (\total_seconds[2]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[2]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[63]~148_combout\);

-- Location: LCCOMB_X107_Y21_N28
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[63]~149_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[63]~148_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|StageOut[63]~149_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[63]~148_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\);

-- Location: LCCOMB_X107_Y20_N4
\Mod0|auto_generated|divider|divider|StageOut[71]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[71]~150_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[71]~150_combout\);

-- Location: LCCOMB_X107_Y20_N10
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[71]~147_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[71]~150_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[71]~147_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[71]~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[71]~147_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[71]~150_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X107_Y20_N12
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[72]~182_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[72]~182_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[72]~146_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[72]~146_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[72]~182_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[72]~146_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[72]~182_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[72]~146_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X107_Y20_N14
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[73]~145_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[73]~171_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[73]~145_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[73]~171_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[73]~145_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[73]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[73]~145_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[73]~171_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X107_Y20_N16
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[74]~144_combout\ & (((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[74]~144_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[74]~170_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[74]~170_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[74]~144_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[74]~170_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[74]~144_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[74]~170_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X107_Y20_N18
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[75]~169_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[75]~143_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[75]~169_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[75]~143_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\);

-- Location: LCCOMB_X107_Y20_N20
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\);

-- Location: LCCOMB_X107_Y21_N24
\Mod0|auto_generated|divider|divider|StageOut[82]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~153_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~153_combout\);

-- Location: LCCOMB_X107_Y20_N22
\Mod0|auto_generated|divider|divider|StageOut[82]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~172_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[74]~170_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[74]~170_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~172_combout\);

-- Location: LCCOMB_X108_Y22_N12
\Mod0|auto_generated|divider|divider|StageOut[81]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~154_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~154_combout\);

-- Location: LCCOMB_X107_Y20_N24
\Mod0|auto_generated|divider|divider|StageOut[81]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~173_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[73]~171_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[73]~171_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~173_combout\);

-- Location: LCCOMB_X107_Y20_N30
\Mod0|auto_generated|divider|divider|StageOut[80]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~174_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[72]~182_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[72]~182_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~174_combout\);

-- Location: LCCOMB_X108_Y22_N2
\Mod0|auto_generated|divider|divider|StageOut[80]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~155_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~155_combout\);

-- Location: LCCOMB_X108_Y22_N24
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[80]~174_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[80]~155_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[80]~174_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[80]~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[80]~174_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[80]~155_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X108_Y22_N26
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[81]~154_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[81]~173_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[81]~154_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[81]~173_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[81]~154_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[81]~173_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[81]~154_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[81]~173_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X108_Y22_N28
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[82]~153_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[82]~172_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[82]~153_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[82]~172_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[82]~153_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[82]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[82]~153_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[82]~172_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X108_Y22_N30
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X107_Y21_N16
\Mod0|auto_generated|divider|divider|StageOut[79]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[79]~183_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & (\total_seconds[2]~10_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[2]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[79]~183_combout\);

-- Location: LCCOMB_X107_Y21_N14
\Mod0|auto_generated|divider|divider|StageOut[79]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[79]~156_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[79]~156_combout\);

-- Location: LCCOMB_X108_Y21_N24
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[79]~183_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[79]~156_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|StageOut[79]~183_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[79]~156_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X109_Y24_N12
\Mod1|auto_generated|divider|divider|StageOut[15]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[15]~25_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[15]~25_combout\);

-- Location: LCCOMB_X108_Y21_N18
\Mod1|auto_generated|divider|divider|StageOut[15]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[15]~37_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[79]~183_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[79]~183_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[15]~37_combout\);

-- Location: LCCOMB_X109_Y24_N22
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[15]~25_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[15]~37_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[15]~25_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[15]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[15]~25_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[15]~37_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X107_Y21_N6
\Mod1|auto_generated|divider|divider|StageOut[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[18]~34_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[82]~172_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[82]~172_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[18]~34_combout\);

-- Location: LCCOMB_X108_Y24_N6
\Mod1|auto_generated|divider|divider|StageOut[18]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[18]~22_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[18]~22_combout\);

-- Location: LCCOMB_X108_Y22_N0
\Mod1|auto_generated|divider|divider|StageOut[17]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[17]~35_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[81]~173_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[81]~173_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[17]~35_combout\);

-- Location: LCCOMB_X109_Y24_N8
\Mod1|auto_generated|divider|divider|StageOut[17]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[17]~23_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[17]~23_combout\);

-- Location: LCCOMB_X108_Y24_N16
\Mod1|auto_generated|divider|divider|StageOut[16]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[16]~36_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[80]~174_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[80]~174_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[16]~36_combout\);

-- Location: LCCOMB_X109_Y24_N14
\Mod1|auto_generated|divider|divider|StageOut[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[16]~24_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[16]~24_combout\);

-- Location: LCCOMB_X109_Y24_N24
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[16]~36_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[16]~24_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[16]~36_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[16]~24_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[16]~36_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[16]~24_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[16]~36_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[16]~24_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X109_Y24_N26
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[17]~35_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[17]~23_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[17]~35_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[17]~23_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[17]~35_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[17]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[17]~35_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[17]~23_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X109_Y24_N28
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[18]~34_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[18]~22_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[18]~34_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[18]~22_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X109_Y24_N30
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X109_Y24_N2
\Mod1|auto_generated|divider|divider|StageOut[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[21]~28_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[21]~28_combout\);

-- Location: LCCOMB_X109_Y24_N4
\Mod1|auto_generated|divider|divider|StageOut[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[15]~37_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[15]~37_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\);

-- Location: LCCOMB_X108_Y21_N22
\Mod0|auto_generated|divider|divider|StageOut[70]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~158_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & \total_seconds[1]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \total_seconds[1]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~158_combout\);

-- Location: LCCOMB_X108_Y21_N8
\Mod0|auto_generated|divider|divider|StageOut[70]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~159_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & \total_seconds[1]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \total_seconds[1]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~159_combout\);

-- Location: LCCOMB_X108_Y21_N2
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[70]~158_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[70]~159_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[70]~158_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[70]~159_combout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\);

-- Location: LCCOMB_X108_Y21_N10
\Mod0|auto_generated|divider|divider|StageOut[78]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[78]~160_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[78]~160_combout\);

-- Location: LCCOMB_X108_Y21_N12
\Mod0|auto_generated|divider|divider|StageOut[78]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[78]~157_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & \total_seconds[1]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datad => \total_seconds[1]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[78]~157_combout\);

-- Location: LCCOMB_X108_Y21_N20
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[78]~160_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[78]~157_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[78]~160_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[78]~157_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X108_Y21_N28
\Mod1|auto_generated|divider|divider|StageOut[20]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[20]~29_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[20]~29_combout\);

-- Location: LCCOMB_X108_Y21_N4
\Mod1|auto_generated|divider|divider|StageOut[20]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[20]~41_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & ((\total_seconds[1]~6_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datad => \total_seconds[1]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[20]~41_combout\);

-- Location: LCCOMB_X108_Y24_N18
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[20]~29_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[20]~41_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[20]~29_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[20]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[20]~29_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[20]~41_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X108_Y24_N20
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[21]~28_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ & (!\Mod1|auto_generated|divider|divider|StageOut[21]~28_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[21]~28_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[21]~28_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X109_Y24_N20
\Mod1|auto_generated|divider|divider|StageOut[23]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[23]~38_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[17]~35_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[17]~35_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[23]~38_combout\);

-- Location: LCCOMB_X109_Y24_N18
\Mod1|auto_generated|divider|divider|StageOut[23]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[23]~26_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[23]~26_combout\);

-- Location: LCCOMB_X109_Y24_N6
\Mod1|auto_generated|divider|divider|StageOut[22]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[22]~39_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[16]~36_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[16]~36_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[22]~39_combout\);

-- Location: LCCOMB_X109_Y24_N16
\Mod1|auto_generated|divider|divider|StageOut[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[22]~27_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[22]~27_combout\);

-- Location: LCCOMB_X108_Y24_N22
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[22]~39_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[22]~27_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & ((((\Mod1|auto_generated|divider|divider|StageOut[22]~39_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[22]~27_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & ((\Mod1|auto_generated|divider|divider|StageOut[22]~39_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[22]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[22]~39_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[22]~27_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X108_Y24_N24
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[23]~38_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[23]~26_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[23]~38_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[23]~26_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\);

-- Location: LCCOMB_X108_Y24_N26
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\);

-- Location: LCCOMB_X108_Y24_N8
\Mod1|auto_generated|divider|divider|StageOut[27]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[21]~28_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[21]~28_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[21]~40_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\);

-- Location: LCCOMB_X108_Y24_N4
\Mod0|auto_generated|divider|divider|StageOut[77]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[77]~152_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & \total_seconds[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datad => \total_seconds[0]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[77]~152_combout\);

-- Location: LCCOMB_X108_Y24_N10
\Mod0|auto_generated|divider|divider|StageOut[77]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[77]~151_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & \total_seconds[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datad => \total_seconds[0]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[77]~151_combout\);

-- Location: LCCOMB_X108_Y24_N12
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[77]~152_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[77]~151_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|StageOut[77]~152_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[77]~151_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\);

-- Location: LCCOMB_X108_Y24_N28
\Mod1|auto_generated|divider|divider|StageOut[25]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & (\total_seconds[0]~2_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & 
-- ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[0]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\);

-- Location: LCCOMB_X108_Y24_N30
\Mod1|auto_generated|divider|divider|StageOut[26]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[20]~29_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[20]~41_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[20]~29_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[20]~41_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\);

-- Location: LCCOMB_X108_Y24_N14
\Mod1|auto_generated|divider|divider|StageOut[28]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[22]~27_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[22]~39_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[22]~27_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[22]~39_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\);

-- Location: LCCOMB_X108_Y54_N0
\digit0|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit0|WideOr6~0_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\)))) # (!\Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\ & 
-- (\Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\ $ (((\Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\,
	combout => \digit0|WideOr6~0_combout\);

-- Location: LCCOMB_X108_Y54_N10
\digit0|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit0|WideOr5~0_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\ $ 
-- (\Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\)))) # (!\Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\ & 
-- \Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\,
	combout => \digit0|WideOr5~0_combout\);

-- Location: LCCOMB_X108_Y54_N12
\digit0|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit0|WideOr4~0_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\)))) # (!\Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\ & 
-- (\Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\) # (!\Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\,
	combout => \digit0|WideOr4~0_combout\);

-- Location: LCCOMB_X108_Y54_N6
\digit0|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit0|WideOr3~0_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\ & 
-- \Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\)))) # (!\Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\ $ 
-- (((\Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\,
	combout => \digit0|WideOr3~0_combout\);

-- Location: LCCOMB_X108_Y54_N24
\digit0|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit0|WideOr2~0_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\,
	combout => \digit0|WideOr2~0_combout\);

-- Location: LCCOMB_X108_Y54_N22
\digit0|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit0|WideOr1~0_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\ & 
-- \Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\)))) # (!\Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\,
	combout => \digit0|WideOr1~0_combout\);

-- Location: LCCOMB_X108_Y54_N4
\digit0|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit0|WideOr0~0_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\ & ((!\Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\)))) # (!\Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\ $ 
-- (\Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[27]~32_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[25]~30_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[26]~31_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[28]~33_combout\,
	combout => \digit0|WideOr0~0_combout\);

-- Location: LCCOMB_X108_Y22_N14
\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[80]~174_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[80]~155_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[80]~174_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[80]~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[80]~174_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[80]~155_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X108_Y22_N16
\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[81]~154_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[81]~173_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[81]~154_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[81]~173_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[81]~154_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[81]~173_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[81]~154_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[81]~173_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X108_Y22_N18
\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[82]~153_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[82]~172_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[82]~153_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[82]~172_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[82]~153_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[82]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[82]~153_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[82]~172_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X108_Y22_N20
\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X107_Y21_N0
\Div1|auto_generated|divider|divider|StageOut[18]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[18]~30_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[82]~172_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[82]~172_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[18]~30_combout\);

-- Location: LCCOMB_X108_Y22_N8
\Div1|auto_generated|divider|divider|StageOut[18]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[18]~22_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[18]~22_combout\);

-- Location: LCCOMB_X108_Y22_N22
\Div1|auto_generated|divider|divider|StageOut[17]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~31_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[81]~173_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[81]~173_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~31_combout\);

-- Location: LCCOMB_X109_Y22_N0
\Div1|auto_generated|divider|divider|StageOut[17]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~23_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~23_combout\);

-- Location: LCCOMB_X108_Y22_N4
\Div1|auto_generated|divider|divider|StageOut[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[16]~32_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[80]~174_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[80]~174_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[16]~32_combout\);

-- Location: LCCOMB_X108_Y22_N10
\Div1|auto_generated|divider|divider|StageOut[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[16]~24_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[16]~24_combout\);

-- Location: LCCOMB_X107_Y21_N18
\Div1|auto_generated|divider|divider|StageOut[15]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[15]~33_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[79]~183_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[79]~183_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[15]~33_combout\);

-- Location: LCCOMB_X107_Y21_N2
\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[79]~183_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[79]~156_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|StageOut[79]~183_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[79]~156_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X107_Y22_N14
\Div1|auto_generated|divider|divider|StageOut[15]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[15]~25_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[15]~25_combout\);

-- Location: LCCOMB_X107_Y22_N0
\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[15]~33_combout\) # (\Div1|auto_generated|divider|divider|StageOut[15]~25_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[15]~33_combout\) # (\Div1|auto_generated|divider|divider|StageOut[15]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[15]~33_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[15]~25_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X107_Y22_N2
\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[16]~32_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[16]~24_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[16]~32_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[16]~24_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[16]~32_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[16]~24_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[16]~32_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[16]~24_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X107_Y22_N4
\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[17]~31_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[17]~23_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[17]~31_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[17]~23_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[17]~31_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[17]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[17]~31_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[17]~23_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X107_Y22_N6
\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[18]~30_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[18]~22_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[18]~30_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[18]~22_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X107_Y22_N8
\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X108_Y22_N6
\Div1|auto_generated|divider|divider|StageOut[23]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[23]~34_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[17]~31_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[17]~31_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[23]~34_combout\);

-- Location: LCCOMB_X107_Y22_N28
\Div1|auto_generated|divider|divider|StageOut[23]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[23]~26_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[23]~26_combout\);

-- Location: LCCOMB_X107_Y22_N12
\Div1|auto_generated|divider|divider|StageOut[22]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[22]~35_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[16]~32_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[16]~32_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[22]~35_combout\);

-- Location: LCCOMB_X107_Y22_N10
\Div1|auto_generated|divider|divider|StageOut[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[22]~27_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[22]~27_combout\);

-- Location: LCCOMB_X107_Y22_N30
\Div1|auto_generated|divider|divider|StageOut[21]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[21]~36_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[15]~33_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[15]~33_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[21]~36_combout\);

-- Location: LCCOMB_X107_Y22_N26
\Div1|auto_generated|divider|divider|StageOut[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[21]~28_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[21]~28_combout\);

-- Location: LCCOMB_X108_Y21_N26
\Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[78]~160_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[78]~157_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[78]~160_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[78]~157_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X107_Y21_N12
\Div1|auto_generated|divider|divider|StageOut[20]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[20]~29_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[20]~29_combout\);

-- Location: LCCOMB_X108_Y21_N14
\Div1|auto_generated|divider|divider|StageOut[20]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[20]~37_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & (\total_seconds[1]~6_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[1]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[20]~37_combout\);

-- Location: LCCOMB_X107_Y22_N16
\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[20]~29_combout\) # (\Div1|auto_generated|divider|divider|StageOut[20]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[20]~29_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[20]~37_combout\,
	datad => VCC,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\);

-- Location: LCCOMB_X107_Y22_N18
\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[21]~36_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[21]~28_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[21]~36_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[21]~28_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\);

-- Location: LCCOMB_X107_Y22_N20
\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ & ((\Div1|auto_generated|divider|divider|StageOut[22]~35_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[22]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[22]~35_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[22]~27_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\);

-- Location: LCCOMB_X107_Y22_N22
\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[23]~34_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[23]~26_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[23]~34_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[23]~26_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X107_Y22_N24
\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X112_Y26_N16
\digit1|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit1|WideOr6~0_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \digit1|WideOr6~0_combout\);

-- Location: LCCOMB_X112_Y26_N10
\digit1|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit1|WideOr5~0_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \digit1|WideOr5~0_combout\);

-- Location: LCCOMB_X112_Y26_N24
\digit1|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit1|WideOr4~0_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \digit1|WideOr4~0_combout\);

-- Location: LCCOMB_X112_Y26_N26
\digit1|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit1|WideOr3~0_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))) 
-- # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \digit1|WideOr3~0_combout\);

-- Location: LCCOMB_X112_Y26_N4
\digit1|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit1|WideOr2~0_combout\ = ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \digit1|WideOr2~0_combout\);

-- Location: LCCOMB_X112_Y26_N2
\digit1|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit1|WideOr1~0_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \digit1|WideOr1~0_combout\);

-- Location: LCCOMB_X112_Y26_N12
\digit1|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit1|WideOr0~0_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\) # (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \digit1|WideOr0~0_combout\);

-- Location: LCCOMB_X109_Y15_N18
\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ = \total_seconds[8]~30_combout\ $ (VCC)
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ = CARRY(\total_seconds[8]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[8]~30_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\);

-- Location: LCCOMB_X109_Y15_N20
\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ = (\total_seconds[9]~26_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)) # (!\total_seconds[9]~26_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # (!\total_seconds[9]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[9]~26_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\);

-- Location: LCCOMB_X109_Y15_N22
\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ = (\total_seconds[10]~22_combout\ & (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ $ (GND))) # (!\total_seconds[10]~22_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ & VCC))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ = CARRY((\total_seconds[10]~22_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[10]~22_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\);

-- Location: LCCOMB_X109_Y15_N24
\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ = (\total_seconds[11]~18_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)) # (!\total_seconds[11]~18_combout\ & 
-- ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # (!\total_seconds[11]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[11]~18_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\);

-- Location: LCCOMB_X109_Y15_N26
\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\);

-- Location: LCCOMB_X109_Y15_N4
\Div0|auto_generated|divider|divider|StageOut[40]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~86_combout\ = (\total_seconds[11]~18_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[11]~18_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~86_combout\);

-- Location: LCCOMB_X108_Y15_N2
\Div0|auto_generated|divider|divider|StageOut[40]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~87_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~87_combout\);

-- Location: LCCOMB_X109_Y15_N2
\Div0|auto_generated|divider|divider|StageOut[39]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[39]~88_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & \total_seconds[10]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \total_seconds[10]~22_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[39]~88_combout\);

-- Location: LCCOMB_X108_Y15_N0
\Div0|auto_generated|divider|divider|StageOut[39]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[39]~89_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[39]~89_combout\);

-- Location: LCCOMB_X108_Y15_N6
\Div0|auto_generated|divider|divider|StageOut[38]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~91_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~91_combout\);

-- Location: LCCOMB_X109_Y15_N28
\Div0|auto_generated|divider|divider|StageOut[38]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~90_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & \total_seconds[9]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \total_seconds[9]~26_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~90_combout\);

-- Location: LCCOMB_X109_Y15_N6
\Div0|auto_generated|divider|divider|StageOut[37]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~92_combout\ = (\total_seconds[8]~30_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[8]~30_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~92_combout\);

-- Location: LCCOMB_X108_Y15_N4
\Div0|auto_generated|divider|divider|StageOut[37]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~93_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~93_combout\);

-- Location: LCCOMB_X108_Y15_N26
\Div0|auto_generated|divider|divider|StageOut[36]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~94_combout\ = (\total_seconds[7]~34_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[7]~34_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~94_combout\);

-- Location: LCCOMB_X108_Y15_N8
\Div0|auto_generated|divider|divider|StageOut[36]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~95_combout\ = (\total_seconds[7]~34_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[7]~34_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~95_combout\);

-- Location: LCCOMB_X108_Y15_N10
\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[36]~94_combout\) # (\Div0|auto_generated|divider|divider|StageOut[36]~95_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[36]~94_combout\) # (\Div0|auto_generated|divider|divider|StageOut[36]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[36]~94_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[36]~95_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X108_Y15_N12
\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[37]~92_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[37]~92_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[37]~93_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[37]~93_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[37]~92_combout\ & !\Div0|auto_generated|divider|divider|StageOut[37]~93_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[37]~92_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[37]~93_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X108_Y15_N14
\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[38]~91_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~90_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[38]~91_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~90_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[38]~91_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[38]~91_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[38]~90_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X108_Y15_N16
\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[39]~88_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[39]~88_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[39]~89_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[39]~89_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[39]~88_combout\ & !\Div0|auto_generated|divider|divider|StageOut[39]~89_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[39]~88_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[39]~89_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X108_Y15_N18
\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[40]~86_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[40]~87_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[40]~86_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[40]~87_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\);

-- Location: LCCOMB_X108_Y15_N20
\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X109_Y15_N16
\Div0|auto_generated|divider|divider|StageOut[47]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[47]~148_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\total_seconds[10]~22_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	datad => \total_seconds[10]~22_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[47]~148_combout\);

-- Location: LCCOMB_X108_Y15_N30
\Div0|auto_generated|divider|divider|StageOut[47]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[47]~96_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[47]~96_combout\);

-- Location: LCCOMB_X108_Y13_N2
\Div0|auto_generated|divider|divider|StageOut[46]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~97_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~97_combout\);

-- Location: LCCOMB_X109_Y15_N10
\Div0|auto_generated|divider|divider|StageOut[46]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~149_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\total_seconds[9]~26_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	datab => \total_seconds[9]~26_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~149_combout\);

-- Location: LCCOMB_X109_Y15_N0
\Div0|auto_generated|divider|divider|StageOut[45]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~150_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\total_seconds[8]~30_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \total_seconds[8]~30_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~150_combout\);

-- Location: LCCOMB_X108_Y13_N0
\Div0|auto_generated|divider|divider|StageOut[45]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~98_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~98_combout\);

-- Location: LCCOMB_X108_Y13_N6
\Div0|auto_generated|divider|divider|StageOut[44]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[44]~99_combout\ = (\total_seconds[7]~34_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[7]~34_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[44]~99_combout\);

-- Location: LCCOMB_X108_Y13_N4
\Div0|auto_generated|divider|divider|StageOut[44]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[44]~100_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[44]~100_combout\);

-- Location: LCCOMB_X108_Y13_N10
\Div0|auto_generated|divider|divider|StageOut[43]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~101_combout\ = (\total_seconds[6]~38_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[6]~38_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~101_combout\);

-- Location: LCCOMB_X108_Y13_N14
\Div0|auto_generated|divider|divider|StageOut[35]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[35]~103_combout\ = (\total_seconds[6]~38_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[6]~38_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[35]~103_combout\);

-- Location: LCCOMB_X108_Y13_N12
\Div0|auto_generated|divider|divider|StageOut[35]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[35]~102_combout\ = (\total_seconds[6]~38_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[6]~38_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[35]~102_combout\);

-- Location: LCCOMB_X108_Y13_N8
\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[35]~103_combout\) # (\Div0|auto_generated|divider|divider|StageOut[35]~102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|StageOut[35]~103_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[35]~102_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X108_Y13_N16
\Div0|auto_generated|divider|divider|StageOut[43]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~104_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~104_combout\);

-- Location: LCCOMB_X108_Y13_N20
\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[43]~101_combout\) # (\Div0|auto_generated|divider|divider|StageOut[43]~104_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[43]~101_combout\) # (\Div0|auto_generated|divider|divider|StageOut[43]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[43]~101_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[43]~104_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X108_Y13_N22
\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[44]~99_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[44]~99_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[44]~100_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[44]~100_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[44]~99_combout\ & !\Div0|auto_generated|divider|divider|StageOut[44]~100_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[44]~99_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[44]~100_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X108_Y13_N24
\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[45]~150_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[45]~98_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[45]~150_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[45]~98_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[45]~150_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[45]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[45]~150_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[45]~98_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X108_Y13_N26
\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[46]~97_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[46]~97_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[46]~149_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[46]~149_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[46]~97_combout\ & !\Div0|auto_generated|divider|divider|StageOut[46]~149_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[46]~97_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[46]~149_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X108_Y13_N28
\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[47]~148_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[47]~96_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[47]~148_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[47]~96_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\);

-- Location: LCCOMB_X108_Y13_N30
\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\);

-- Location: LCCOMB_X108_Y10_N2
\Div0|auto_generated|divider|divider|StageOut[54]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~105_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~105_combout\);

-- Location: LCCOMB_X108_Y12_N24
\Div0|auto_generated|divider|divider|StageOut[54]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~137_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[46]~149_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[46]~149_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~137_combout\);

-- Location: LCCOMB_X108_Y13_N18
\Div0|auto_generated|divider|divider|StageOut[53]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[53]~138_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[45]~150_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[45]~150_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[53]~138_combout\);

-- Location: LCCOMB_X108_Y12_N0
\Div0|auto_generated|divider|divider|StageOut[53]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[53]~106_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[53]~106_combout\);

-- Location: LCCOMB_X108_Y12_N26
\Div0|auto_generated|divider|divider|StageOut[52]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~107_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~107_combout\);

-- Location: LCCOMB_X108_Y12_N28
\Div0|auto_generated|divider|divider|StageOut[52]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~151_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\total_seconds[7]~34_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \total_seconds[7]~34_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~151_combout\);

-- Location: LCCOMB_X108_Y12_N30
\Div0|auto_generated|divider|divider|StageOut[51]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~152_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\total_seconds[6]~38_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[6]~38_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~152_combout\);

-- Location: LCCOMB_X108_Y12_N20
\Div0|auto_generated|divider|divider|StageOut[51]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~108_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~108_combout\);

-- Location: LCCOMB_X108_Y15_N22
\Div0|auto_generated|divider|divider|StageOut[42]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~111_combout\ = (\total_seconds[5]~42_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[5]~42_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~111_combout\);

-- Location: LCCOMB_X108_Y15_N28
\Div0|auto_generated|divider|divider|StageOut[42]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~110_combout\ = (\total_seconds[5]~42_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[5]~42_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~110_combout\);

-- Location: LCCOMB_X108_Y15_N24
\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[42]~111_combout\) # (\Div0|auto_generated|divider|divider|StageOut[42]~110_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|StageOut[42]~111_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[42]~110_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\);

-- Location: LCCOMB_X109_Y12_N8
\Div0|auto_generated|divider|divider|StageOut[50]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~112_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~112_combout\);

-- Location: LCCOMB_X107_Y12_N24
\Div0|auto_generated|divider|divider|StageOut[50]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~109_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & \total_seconds[5]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \total_seconds[5]~42_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~109_combout\);

-- Location: LCCOMB_X108_Y12_N6
\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[50]~112_combout\) # (\Div0|auto_generated|divider|divider|StageOut[50]~109_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[50]~112_combout\) # (\Div0|auto_generated|divider|divider|StageOut[50]~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[50]~112_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~109_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X108_Y12_N8
\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[51]~152_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[51]~152_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[51]~108_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[51]~108_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[51]~152_combout\ & !\Div0|auto_generated|divider|divider|StageOut[51]~108_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~152_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[51]~108_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X108_Y12_N10
\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[52]~107_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[52]~151_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[52]~107_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[52]~151_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[52]~107_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[52]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[52]~107_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[52]~151_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X108_Y12_N12
\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[53]~138_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[53]~138_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[53]~106_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[53]~106_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[53]~138_combout\ & !\Div0|auto_generated|divider|divider|StageOut[53]~106_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[53]~138_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[53]~106_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X108_Y12_N14
\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[54]~105_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[54]~137_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[54]~105_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[54]~137_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\);

-- Location: LCCOMB_X108_Y12_N16
\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\);

-- Location: LCCOMB_X107_Y12_N14
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => VCC,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\);

-- Location: LCCOMB_X107_Y12_N16
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\ & VCC))
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X107_Y12_N18
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND)))
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X107_Y12_N20
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X106_Y12_N10
\Mod3|auto_generated|divider|divider|StageOut[18]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[18]~16_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[18]~16_combout\);

-- Location: LCCOMB_X106_Y12_N8
\Mod3|auto_generated|divider|divider|StageOut[18]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[18]~17_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[18]~17_combout\);

-- Location: LCCOMB_X107_Y12_N4
\Mod3|auto_generated|divider|divider|StageOut[17]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[17]~19_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: LCCOMB_X108_Y12_N2
\Mod3|auto_generated|divider|divider|StageOut[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[17]~18_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[17]~18_combout\);

-- Location: LCCOMB_X106_Y12_N6
\Mod3|auto_generated|divider|divider|StageOut[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[16]~20_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[16]~20_combout\);

-- Location: LCCOMB_X107_Y12_N26
\Mod3|auto_generated|divider|divider|StageOut[16]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[16]~21_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[16]~21_combout\);

-- Location: LCCOMB_X107_Y12_N10
\Div0|auto_generated|divider|divider|StageOut[61]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~113_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~113_combout\);

-- Location: LCCOMB_X108_Y12_N22
\Div0|auto_generated|divider|divider|StageOut[61]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~139_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[53]~138_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[53]~138_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~139_combout\);

-- Location: LCCOMB_X109_Y12_N30
\Div0|auto_generated|divider|divider|StageOut[60]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~114_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~114_combout\);

-- Location: LCCOMB_X108_Y12_N4
\Div0|auto_generated|divider|divider|StageOut[60]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~140_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[52]~151_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[52]~151_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~140_combout\);

-- Location: LCCOMB_X107_Y12_N28
\Div0|auto_generated|divider|divider|StageOut[59]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[59]~115_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[59]~115_combout\);

-- Location: LCCOMB_X108_Y12_N18
\Div0|auto_generated|divider|divider|StageOut[59]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[59]~141_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[51]~152_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~152_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[59]~141_combout\);

-- Location: LCCOMB_X109_Y12_N12
\Div0|auto_generated|divider|divider|StageOut[58]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~153_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\total_seconds[5]~42_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[5]~42_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~153_combout\);

-- Location: LCCOMB_X109_Y12_N0
\Div0|auto_generated|divider|divider|StageOut[58]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~116_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~116_combout\);

-- Location: LCCOMB_X109_Y10_N12
\Div0|auto_generated|divider|divider|StageOut[49]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~118_combout\ = (\total_seconds[4]~46_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[4]~46_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~118_combout\);

-- Location: LCCOMB_X109_Y10_N18
\Div0|auto_generated|divider|divider|StageOut[49]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~119_combout\ = (\total_seconds[4]~46_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[4]~46_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~119_combout\);

-- Location: LCCOMB_X109_Y10_N0
\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[49]~118_combout\) # (\Div0|auto_generated|divider|divider|StageOut[49]~119_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[49]~118_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[49]~119_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\);

-- Location: LCCOMB_X109_Y12_N6
\Div0|auto_generated|divider|divider|StageOut[57]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~120_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~120_combout\);

-- Location: LCCOMB_X107_Y12_N6
\Div0|auto_generated|divider|divider|StageOut[57]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~117_combout\ = (\total_seconds[4]~46_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[4]~46_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~117_combout\);

-- Location: LCCOMB_X109_Y12_N14
\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[57]~120_combout\) # (\Div0|auto_generated|divider|divider|StageOut[57]~117_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[57]~120_combout\) # (\Div0|auto_generated|divider|divider|StageOut[57]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~120_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[57]~117_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X109_Y12_N16
\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[58]~153_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[58]~153_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[58]~116_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[58]~116_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[58]~153_combout\ & !\Div0|auto_generated|divider|divider|StageOut[58]~116_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[58]~153_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[58]~116_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X109_Y12_N18
\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[59]~115_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[59]~141_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[59]~115_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[59]~141_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[59]~115_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[59]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[59]~115_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[59]~141_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X109_Y12_N20
\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[60]~114_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[60]~114_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[60]~140_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[60]~140_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[60]~114_combout\ & !\Div0|auto_generated|divider|divider|StageOut[60]~140_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[60]~114_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[60]~140_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X109_Y12_N22
\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[61]~113_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[61]~139_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[61]~113_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[61]~139_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\);

-- Location: LCCOMB_X109_Y12_N24
\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\);

-- Location: LCCOMB_X106_Y12_N12
\Mod3|auto_generated|divider|divider|StageOut[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[15]~22_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[15]~22_combout\);

-- Location: LCCOMB_X106_Y12_N4
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = !\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X106_Y12_N18
\Mod3|auto_generated|divider|divider|StageOut[15]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[15]~23_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[15]~23_combout\);

-- Location: LCCOMB_X106_Y12_N22
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[15]~22_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[15]~23_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[15]~22_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[15]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[15]~22_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[15]~23_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X106_Y12_N24
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[16]~20_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[16]~21_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[16]~20_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[16]~21_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[16]~20_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[16]~21_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[16]~20_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[16]~21_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X106_Y12_N26
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[17]~18_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[17]~18_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[17]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[17]~19_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[17]~18_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X106_Y12_N28
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[18]~16_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[18]~17_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[18]~16_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[18]~17_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X106_Y12_N30
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X106_Y13_N0
\Mod3|auto_generated|divider|divider|StageOut[23]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[23]~24_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[23]~24_combout\);

-- Location: LCCOMB_X107_Y12_N22
\Mod3|auto_generated|divider|divider|StageOut[23]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[23]~34_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)) # (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[23]~34_combout\);

-- Location: LCCOMB_X106_Y13_N14
\Mod3|auto_generated|divider|divider|StageOut[22]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\);

-- Location: LCCOMB_X107_Y12_N12
\Mod3|auto_generated|divider|divider|StageOut[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[22]~25_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $ 
-- (\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[22]~25_combout\);

-- Location: LCCOMB_X106_Y13_N16
\Mod3|auto_generated|divider|divider|StageOut[21]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[21]~27_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[21]~27_combout\);

-- Location: LCCOMB_X107_Y12_N0
\Mod3|auto_generated|divider|divider|StageOut[21]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[21]~35_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))) # (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[21]~35_combout\);

-- Location: LCCOMB_X109_Y11_N30
\Div0|auto_generated|divider|divider|StageOut[68]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~121_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~121_combout\);

-- Location: LCCOMB_X107_Y12_N30
\Div0|auto_generated|divider|divider|StageOut[68]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~142_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[60]~140_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[60]~140_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~142_combout\);

-- Location: LCCOMB_X107_Y12_N8
\Div0|auto_generated|divider|divider|StageOut[67]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~143_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[59]~141_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[59]~141_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~143_combout\);

-- Location: LCCOMB_X108_Y11_N0
\Div0|auto_generated|divider|divider|StageOut[67]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~122_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~122_combout\);

-- Location: LCCOMB_X108_Y11_N10
\Div0|auto_generated|divider|divider|StageOut[66]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~123_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~123_combout\);

-- Location: LCCOMB_X109_Y12_N26
\Div0|auto_generated|divider|divider|StageOut[66]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~144_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[58]~153_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[58]~153_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~144_combout\);

-- Location: LCCOMB_X109_Y12_N10
\Div0|auto_generated|divider|divider|StageOut[65]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[65]~154_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\total_seconds[4]~46_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \total_seconds[4]~46_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[65]~154_combout\);

-- Location: LCCOMB_X108_Y11_N4
\Div0|auto_generated|divider|divider|StageOut[65]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[65]~124_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[65]~124_combout\);

-- Location: LCCOMB_X109_Y10_N10
\Div0|auto_generated|divider|divider|StageOut[56]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~127_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \total_seconds[3]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \total_seconds[3]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~127_combout\);

-- Location: LCCOMB_X109_Y10_N28
\Div0|auto_generated|divider|divider|StageOut[56]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~126_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \total_seconds[3]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \total_seconds[3]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~126_combout\);

-- Location: LCCOMB_X109_Y10_N14
\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[56]~127_combout\) # (\Div0|auto_generated|divider|divider|StageOut[56]~126_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[56]~127_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[56]~126_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\);

-- Location: LCCOMB_X108_Y11_N12
\Div0|auto_generated|divider|divider|StageOut[64]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~128_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~128_combout\);

-- Location: LCCOMB_X108_Y11_N2
\Div0|auto_generated|divider|divider|StageOut[64]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~125_combout\ = (\total_seconds[3]~14_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \total_seconds[3]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~125_combout\);

-- Location: LCCOMB_X108_Y11_N18
\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[64]~128_combout\) # (\Div0|auto_generated|divider|divider|StageOut[64]~125_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[64]~128_combout\) # (\Div0|auto_generated|divider|divider|StageOut[64]~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[64]~128_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[64]~125_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X108_Y11_N20
\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[65]~154_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[65]~154_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[65]~124_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[65]~124_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[65]~154_combout\ & !\Div0|auto_generated|divider|divider|StageOut[65]~124_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[65]~154_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[65]~124_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X108_Y11_N22
\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[66]~123_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[66]~144_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[66]~123_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[66]~144_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[66]~123_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[66]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[66]~123_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[66]~144_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X108_Y11_N24
\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[67]~143_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[67]~143_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[67]~122_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[67]~122_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[67]~143_combout\ & !\Div0|auto_generated|divider|divider|StageOut[67]~122_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[67]~143_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[67]~122_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X108_Y11_N26
\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[68]~121_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[68]~142_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[68]~121_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[68]~142_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\);

-- Location: LCCOMB_X108_Y11_N28
\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\);

-- Location: LCCOMB_X107_Y13_N30
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X107_Y13_N16
\Mod3|auto_generated|divider|divider|StageOut[20]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[20]~29_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[20]~29_combout\);

-- Location: LCCOMB_X107_Y13_N18
\Mod3|auto_generated|divider|divider|StageOut[20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[20]~28_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[20]~28_combout\);

-- Location: LCCOMB_X107_Y13_N4
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[20]~29_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[20]~28_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[20]~29_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[20]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[20]~29_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[20]~28_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X107_Y13_N6
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[21]~27_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[21]~35_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ & (!\Mod3|auto_generated|divider|divider|StageOut[21]~27_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[21]~35_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[21]~27_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[21]~35_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[21]~27_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[21]~35_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X107_Y13_N8
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & (((\Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[22]~25_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & ((((\Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[22]~25_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & ((\Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[22]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[22]~25_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X107_Y13_N10
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[23]~24_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[23]~34_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[23]~24_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[23]~34_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\);

-- Location: LCCOMB_X107_Y13_N12
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\);

-- Location: LCCOMB_X107_Y13_N22
\Mod3|auto_generated|divider|divider|StageOut[27]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[21]~35_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[21]~27_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & (((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[21]~35_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[21]~27_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\);

-- Location: LCCOMB_X107_Y13_N24
\Mod3|auto_generated|divider|divider|StageOut[26]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[20]~29_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[20]~28_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & (((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[20]~29_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[20]~28_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\);

-- Location: LCCOMB_X107_Y13_N28
\Mod3|auto_generated|divider|divider|StageOut[28]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[22]~25_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & (((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[22]~26_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[22]~25_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\);

-- Location: LCCOMB_X108_Y11_N16
\Div0|auto_generated|divider|divider|StageOut[75]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[75]~145_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[67]~143_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[67]~143_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[75]~145_combout\);

-- Location: LCCOMB_X109_Y11_N4
\Div0|auto_generated|divider|divider|StageOut[75]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[75]~129_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[75]~129_combout\);

-- Location: LCCOMB_X109_Y11_N6
\Div0|auto_generated|divider|divider|StageOut[74]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[74]~130_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[74]~130_combout\);

-- Location: LCCOMB_X108_Y11_N6
\Div0|auto_generated|divider|divider|StageOut[74]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[74]~146_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[66]~144_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[66]~144_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[74]~146_combout\);

-- Location: LCCOMB_X108_Y11_N8
\Div0|auto_generated|divider|divider|StageOut[73]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[73]~147_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[65]~154_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[65]~154_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[73]~147_combout\);

-- Location: LCCOMB_X109_Y11_N8
\Div0|auto_generated|divider|divider|StageOut[73]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[73]~131_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[73]~131_combout\);

-- Location: LCCOMB_X108_Y11_N14
\Div0|auto_generated|divider|divider|StageOut[72]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[72]~155_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\total_seconds[3]~14_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datac => \total_seconds[3]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[72]~155_combout\);

-- Location: LCCOMB_X108_Y11_N30
\Div0|auto_generated|divider|divider|StageOut[72]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[72]~132_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[72]~132_combout\);

-- Location: LCCOMB_X109_Y11_N10
\Div0|auto_generated|divider|divider|StageOut[71]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[71]~133_combout\ = (\total_seconds[2]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \total_seconds[2]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[71]~133_combout\);

-- Location: LCCOMB_X109_Y11_N26
\Div0|auto_generated|divider|divider|StageOut[63]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~135_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & \total_seconds[2]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \total_seconds[2]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~135_combout\);

-- Location: LCCOMB_X109_Y11_N28
\Div0|auto_generated|divider|divider|StageOut[63]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~134_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & \total_seconds[2]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \total_seconds[2]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~134_combout\);

-- Location: LCCOMB_X109_Y11_N0
\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\ = (\Div0|auto_generated|divider|divider|StageOut[63]~135_combout\) # (\Div0|auto_generated|divider|divider|StageOut[63]~134_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|StageOut[63]~135_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[63]~134_combout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\);

-- Location: LCCOMB_X109_Y11_N24
\Div0|auto_generated|divider|divider|StageOut[71]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[71]~136_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[71]~136_combout\);

-- Location: LCCOMB_X109_Y11_N12
\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[71]~133_combout\) # (\Div0|auto_generated|divider|divider|StageOut[71]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[71]~133_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[71]~136_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout\);

-- Location: LCCOMB_X109_Y11_N14
\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[72]~155_combout\ & !\Div0|auto_generated|divider|divider|StageOut[72]~132_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[72]~155_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[72]~132_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout\);

-- Location: LCCOMB_X109_Y11_N16
\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[73]~147_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[73]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[73]~147_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[73]~131_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout\);

-- Location: LCCOMB_X109_Y11_N18
\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[74]~130_combout\ & !\Div0|auto_generated|divider|divider|StageOut[74]~146_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[74]~130_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[74]~146_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout\);

-- Location: LCCOMB_X109_Y11_N20
\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[75]~145_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[75]~129_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[75]~145_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[75]~129_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\);

-- Location: LCCOMB_X109_Y11_N22
\Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\);

-- Location: LCCOMB_X107_Y13_N20
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = !\Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\);

-- Location: LCCOMB_X107_Y13_N26
\Mod3|auto_generated|divider|divider|StageOut[25]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\);

-- Location: LCCOMB_X110_Y17_N0
\digit2|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit2|WideOr6~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\ & (((\Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\)))) # (!\Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\ & 
-- (\Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\ $ (((!\Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\ & \Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\,
	combout => \digit2|WideOr6~0_combout\);

-- Location: LCCOMB_X110_Y17_N2
\digit2|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit2|WideOr5~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\ $ 
-- (\Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\)))) # (!\Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\ & 
-- (\Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\,
	combout => \digit2|WideOr5~0_combout\);

-- Location: LCCOMB_X110_Y17_N16
\digit2|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit2|WideOr4~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\ & (((\Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\)))) # (!\Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\ & 
-- (\Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\) # (!\Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\,
	combout => \digit2|WideOr4~0_combout\);

-- Location: LCCOMB_X110_Y17_N26
\digit2|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit2|WideOr3~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\ & 
-- \Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\)))) # (!\Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\ $ 
-- (((!\Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\ & \Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\,
	combout => \digit2|WideOr3~0_combout\);

-- Location: LCCOMB_X110_Y17_N24
\digit2|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit2|WideOr2~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\))) # 
-- (!\Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\,
	combout => \digit2|WideOr2~0_combout\);

-- Location: LCCOMB_X110_Y17_N10
\digit2|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit2|WideOr1~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\ & 
-- \Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\)))) # (!\Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\) # 
-- ((!\Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\ & \Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\,
	combout => \digit2|WideOr1~0_combout\);

-- Location: LCCOMB_X110_Y17_N12
\digit2|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit2|WideOr0~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\ & ((!\Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\)))) # (!\Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\ & (\Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\ $ 
-- ((\Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[27]~32_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[26]~31_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[28]~33_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[25]~30_combout\,
	combout => \digit2|WideOr0~0_combout\);

-- Location: LCCOMB_X106_Y10_N20
\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => VCC,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\);

-- Location: LCCOMB_X106_Y10_N22
\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\ & VCC))
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X106_Y10_N24
\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND)))
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X106_Y10_N26
\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X106_Y10_N12
\Div2|auto_generated|divider|divider|StageOut[18]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[18]~16_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[18]~16_combout\);

-- Location: LCCOMB_X106_Y10_N14
\Div2|auto_generated|divider|divider|StageOut[18]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[18]~17_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[18]~17_combout\);

-- Location: LCCOMB_X107_Y10_N4
\Div2|auto_generated|divider|divider|StageOut[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~18_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~18_combout\);

-- Location: LCCOMB_X106_Y10_N16
\Div2|auto_generated|divider|divider|StageOut[17]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~19_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: LCCOMB_X107_Y10_N6
\Div2|auto_generated|divider|divider|StageOut[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[16]~20_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[16]~20_combout\);

-- Location: LCCOMB_X107_Y10_N12
\Div2|auto_generated|divider|divider|StageOut[16]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[16]~21_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[16]~21_combout\);

-- Location: LCCOMB_X106_Y10_N30
\Div2|auto_generated|divider|divider|StageOut[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[15]~22_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[15]~22_combout\);

-- Location: LCCOMB_X106_Y10_N18
\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = !\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X106_Y10_N28
\Div2|auto_generated|divider|divider|StageOut[15]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[15]~23_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[15]~23_combout\);

-- Location: LCCOMB_X106_Y10_N0
\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[15]~22_combout\) # (\Div2|auto_generated|divider|divider|StageOut[15]~23_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[15]~22_combout\) # (\Div2|auto_generated|divider|divider|StageOut[15]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[15]~22_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[15]~23_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X106_Y10_N2
\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[16]~20_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[16]~21_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[16]~20_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[16]~21_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[16]~20_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[16]~21_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[16]~20_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[16]~21_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X106_Y10_N4
\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[17]~18_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~19_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[17]~18_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~19_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[17]~18_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[17]~18_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[17]~19_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X106_Y10_N6
\Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[18]~16_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[18]~17_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[18]~16_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[18]~17_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X106_Y10_N8
\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X107_Y10_N30
\Div2|auto_generated|divider|divider|StageOut[23]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[23]~30_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))) # (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[23]~30_combout\);

-- Location: LCCOMB_X107_Y10_N2
\Div2|auto_generated|divider|divider|StageOut[23]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[23]~24_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[23]~24_combout\);

-- Location: LCCOMB_X107_Y10_N10
\Div2|auto_generated|divider|divider|StageOut[22]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[22]~26_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[22]~26_combout\);

-- Location: LCCOMB_X107_Y10_N8
\Div2|auto_generated|divider|divider|StageOut[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[22]~25_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $ 
-- (\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[22]~25_combout\);

-- Location: LCCOMB_X106_Y10_N10
\Div2|auto_generated|divider|divider|StageOut[21]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~31_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))) # (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~31_combout\);

-- Location: LCCOMB_X107_Y10_N0
\Div2|auto_generated|divider|divider|StageOut[21]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~27_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~27_combout\);

-- Location: LCCOMB_X108_Y10_N24
\Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X107_Y10_N26
\Div2|auto_generated|divider|divider|StageOut[20]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[20]~29_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[20]~29_combout\);

-- Location: LCCOMB_X107_Y10_N28
\Div2|auto_generated|divider|divider|StageOut[20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[20]~28_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[20]~28_combout\);

-- Location: LCCOMB_X107_Y10_N14
\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[20]~29_combout\) # (\Div2|auto_generated|divider|divider|StageOut[20]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[20]~29_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[20]~28_combout\,
	datad => VCC,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\);

-- Location: LCCOMB_X107_Y10_N16
\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[21]~31_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[21]~27_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[21]~31_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[21]~27_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\);

-- Location: LCCOMB_X107_Y10_N18
\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ & ((\Div2|auto_generated|divider|divider|StageOut[22]~26_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[22]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[22]~26_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[22]~25_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\);

-- Location: LCCOMB_X107_Y10_N20
\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[23]~30_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[23]~24_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[23]~30_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[23]~24_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X107_Y10_N22
\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X107_Y3_N20
\digit3|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit3|WideOr6~0_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $ (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \digit3|WideOr6~0_combout\);

-- Location: LCCOMB_X107_Y10_N24
\digit3|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit3|WideOr5~0_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \digit3|WideOr5~0_combout\);

-- Location: LCCOMB_X107_Y3_N6
\digit3|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit3|WideOr4~0_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \digit3|WideOr4~0_combout\);

-- Location: LCCOMB_X107_Y3_N24
\digit3|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit3|WideOr3~0_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ $ (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \digit3|WideOr3~0_combout\);

-- Location: LCCOMB_X107_Y3_N10
\digit3|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit3|WideOr2~0_combout\ = ((!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \digit3|WideOr2~0_combout\);

-- Location: LCCOMB_X107_Y3_N12
\digit3|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit3|WideOr1~0_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \digit3|WideOr1~0_combout\);

-- Location: LCCOMB_X107_Y3_N26
\digit3|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digit3|WideOr0~0_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ 
-- & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\) # (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \digit3|WideOr0~0_combout\);

-- Location: IOIBUF_X115_Y11_N8
\team_switch~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_team_switch,
	o => \team_switch~input_o\);

-- Location: LCCOMB_X111_Y11_N12
\team_switch_reg~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \team_switch_reg~feeder_combout\ = \team_switch~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \team_switch~input_o\,
	combout => \team_switch_reg~feeder_combout\);

-- Location: FF_X111_Y11_N13
team_switch_reg : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \team_switch_reg~feeder_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \team_switch_reg~q\);

-- Location: FF_X105_Y11_N3
team_switch_prev : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \team_switch_reg~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \team_switch_prev~q\);

-- Location: IOIBUF_X115_Y53_N15
\button_point2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button_point2,
	o => \button_point2~input_o\);

-- Location: LCCOMB_X112_Y11_N24
\button_point2_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \button_point2_reg~0_combout\ = !\button_point2~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \button_point2~input_o\,
	combout => \button_point2_reg~0_combout\);

-- Location: FF_X112_Y11_N25
button_point2_reg : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \button_point2_reg~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \button_point2_reg~q\);

-- Location: LCCOMB_X112_Y11_N10
\button_point2_prev~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \button_point2_prev~feeder_combout\ = \button_point2_reg~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \button_point2_reg~q\,
	combout => \button_point2_prev~feeder_combout\);

-- Location: FF_X112_Y11_N11
button_point2_prev : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \button_point2_prev~feeder_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \button_point2_prev~q\);

-- Location: LCCOMB_X112_Y11_N30
\team1_score~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~38_combout\ = (!\switch_addsub~input_o\ & (((\LessThan9~1_combout\) # (\button_point2_reg~q\)) # (!\button_point2_prev~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button_point2_prev~q\,
	datab => \switch_addsub~input_o\,
	datac => \LessThan9~1_combout\,
	datad => \button_point2_reg~q\,
	combout => \team1_score~38_combout\);

-- Location: IOIBUF_X115_Y40_N8
\button_point1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button_point1,
	o => \button_point1~input_o\);

-- Location: LCCOMB_X112_Y11_N6
\button_point1_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \button_point1_reg~0_combout\ = !\button_point1~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \button_point1~input_o\,
	combout => \button_point1_reg~0_combout\);

-- Location: FF_X112_Y11_N7
button_point1_reg : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \button_point1_reg~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \button_point1_reg~q\);

-- Location: LCCOMB_X112_Y11_N28
\button_point1_prev~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \button_point1_prev~feeder_combout\ = \button_point1_reg~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \button_point1_reg~q\,
	combout => \button_point1_prev~feeder_combout\);

-- Location: FF_X112_Y11_N29
button_point1_prev : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \button_point1_prev~feeder_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \button_point1_prev~q\);

-- Location: LCCOMB_X111_Y11_N6
\always3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \always3~4_combout\ = (\button_point1_reg~q\) # (((\LessThan9~1_combout\ & !team1_score(0))) # (!\button_point1_prev~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button_point1_reg~q\,
	datab => \LessThan9~1_combout\,
	datac => team1_score(0),
	datad => \button_point1_prev~q\,
	combout => \always3~4_combout\);

-- Location: IOIBUF_X115_Y15_N8
\select_team~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_select_team,
	o => \select_team~input_o\);

-- Location: LCCOMB_X107_Y11_N30
\LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan7~0_combout\ = (!team1_score(1)) # (!team1_score(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team1_score(0),
	datac => team1_score(1),
	combout => \LessThan7~0_combout\);

-- Location: LCCOMB_X107_Y11_N12
\LessThan7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan7~1_combout\ = (!team1_score(4) & (!team1_score(3) & (\LessThan7~0_combout\ & !team1_score(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(4),
	datab => team1_score(3),
	datac => \LessThan7~0_combout\,
	datad => team1_score(2),
	combout => \LessThan7~1_combout\);

-- Location: LCCOMB_X107_Y11_N6
\LessThan7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan7~2_combout\ = (!team1_score(7) & (((\LessThan7~1_combout\) # (!team1_score(6))) # (!team1_score(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(7),
	datab => team1_score(5),
	datac => team1_score(6),
	datad => \LessThan7~1_combout\,
	combout => \LessThan7~2_combout\);

-- Location: LCCOMB_X112_Y11_N2
button_point2_edge : cycloneive_lcell_comb
-- Equation(s):
-- \button_point2_edge~combout\ = (!\button_point2_reg~q\ & \button_point2_prev~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \button_point2_reg~q\,
	datad => \button_point2_prev~q\,
	combout => \button_point2_edge~combout\);

-- Location: LCCOMB_X112_Y11_N16
button_point1_edge : cycloneive_lcell_comb
-- Equation(s):
-- \button_point1_edge~combout\ = (!\button_point1_reg~q\ & \button_point1_prev~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button_point1_reg~q\,
	datad => \button_point1_prev~q\,
	combout => \button_point1_edge~combout\);

-- Location: LCCOMB_X112_Y11_N4
\team1_score~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~18_combout\ = (\LessThan7~2_combout\ & (\switch_addsub~input_o\ & (!\button_point2_edge~combout\ & \button_point1_edge~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan7~2_combout\,
	datab => \switch_addsub~input_o\,
	datac => \button_point2_edge~combout\,
	datad => \button_point1_edge~combout\,
	combout => \team1_score~18_combout\);

-- Location: LCCOMB_X112_Y11_N14
\team1_score~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~19_combout\ = (\select_team~input_o\ & ((\team1_score~18_combout\) # ((\team1_score~38_combout\ & !\always3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team1_score~38_combout\,
	datab => \always3~4_combout\,
	datac => \select_team~input_o\,
	datad => \team1_score~18_combout\,
	combout => \team1_score~19_combout\);

-- Location: LCCOMB_X107_Y11_N14
\Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~0_combout\ = team1_score(0) $ (VCC)
-- \Add8~1\ = CARRY(team1_score(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team1_score(0),
	datad => VCC,
	combout => \Add8~0_combout\,
	cout => \Add8~1\);

-- Location: LCCOMB_X106_Y11_N10
\Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~0_combout\ = team1_score(0) $ (VCC)
-- \Add10~1\ = CARRY(team1_score(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team1_score(0),
	datad => VCC,
	combout => \Add10~0_combout\,
	cout => \Add10~1\);

-- Location: LCCOMB_X107_Y11_N8
\team1_score~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~17_combout\ = (\switch_addsub~input_o\ & (\Add8~0_combout\)) # (!\switch_addsub~input_o\ & ((\Add10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch_addsub~input_o\,
	datac => \Add8~0_combout\,
	datad => \Add10~0_combout\,
	combout => \team1_score~17_combout\);

-- Location: LCCOMB_X111_Y11_N8
\team1_score[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score[0]~0_combout\ = (\team1_score~19_combout\ & ((\team1_score~17_combout\))) # (!\team1_score~19_combout\ & (team1_score(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \team1_score~19_combout\,
	datac => team1_score(0),
	datad => \team1_score~17_combout\,
	combout => \team1_score[0]~0_combout\);

-- Location: LCCOMB_X105_Y10_N16
\Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~0_combout\ = team2_score(0) $ (VCC)
-- \Add14~1\ = CARRY(team2_score(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(0),
	datad => VCC,
	combout => \Add14~0_combout\,
	cout => \Add14~1\);

-- Location: LCCOMB_X105_Y12_N2
\Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~0_combout\ = team2_score(0) $ (VCC)
-- \Add12~1\ = CARRY(team2_score(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(0),
	datad => VCC,
	combout => \Add12~0_combout\,
	cout => \Add12~1\);

-- Location: LCCOMB_X105_Y10_N4
\team2_score~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~17_combout\ = (\switch_addsub~input_o\ & ((\Add12~0_combout\))) # (!\switch_addsub~input_o\ & (\Add14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add14~0_combout\,
	datac => \switch_addsub~input_o\,
	datad => \Add12~0_combout\,
	combout => \team2_score~17_combout\);

-- Location: LCCOMB_X105_Y12_N26
\LessThan12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan12~0_combout\ = (!team2_score(7) & (!team2_score(2) & (!team2_score(4) & !team2_score(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(7),
	datab => team2_score(2),
	datac => team2_score(4),
	datad => team2_score(3),
	combout => \LessThan12~0_combout\);

-- Location: LCCOMB_X105_Y12_N24
\LessThan12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan12~1_combout\ = (!team2_score(1) & (!team2_score(6) & (\LessThan12~0_combout\ & !team2_score(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(1),
	datab => team2_score(6),
	datac => \LessThan12~0_combout\,
	datad => team2_score(5),
	combout => \LessThan12~1_combout\);

-- Location: LCCOMB_X112_Y11_N20
\team2_score~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~37_combout\ = (!\switch_addsub~input_o\ & (((\LessThan12~1_combout\) # (\button_point2_reg~q\)) # (!\button_point2_prev~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button_point2_prev~q\,
	datab => \switch_addsub~input_o\,
	datac => \LessThan12~1_combout\,
	datad => \button_point2_reg~q\,
	combout => \team2_score~37_combout\);

-- Location: LCCOMB_X105_Y12_N0
\LessThan10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan10~0_combout\ = (!team2_score(0)) # (!team2_score(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team2_score(1),
	datad => team2_score(0),
	combout => \LessThan10~0_combout\);

-- Location: LCCOMB_X105_Y12_N22
\LessThan10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan10~1_combout\ = (!team2_score(4) & (!team2_score(3) & (!team2_score(2) & \LessThan10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(4),
	datab => team2_score(3),
	datac => team2_score(2),
	datad => \LessThan10~0_combout\,
	combout => \LessThan10~1_combout\);

-- Location: LCCOMB_X105_Y12_N20
\LessThan10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan10~2_combout\ = (!team2_score(7) & (((\LessThan10~1_combout\) # (!team2_score(5))) # (!team2_score(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(7),
	datab => team2_score(6),
	datac => \LessThan10~1_combout\,
	datad => team2_score(5),
	combout => \LessThan10~2_combout\);

-- Location: LCCOMB_X112_Y11_N8
\team2_score~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~18_combout\ = (\LessThan10~2_combout\ & (\switch_addsub~input_o\ & (!\button_point2_edge~combout\ & \button_point1_edge~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan10~2_combout\,
	datab => \switch_addsub~input_o\,
	datac => \button_point2_edge~combout\,
	datad => \button_point1_edge~combout\,
	combout => \team2_score~18_combout\);

-- Location: LCCOMB_X112_Y11_N18
\always3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \always3~5_combout\ = (\button_point1_reg~q\) # (((!team2_score(0) & \LessThan12~1_combout\)) # (!\button_point1_prev~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button_point1_reg~q\,
	datab => team2_score(0),
	datac => \LessThan12~1_combout\,
	datad => \button_point1_prev~q\,
	combout => \always3~5_combout\);

-- Location: LCCOMB_X112_Y11_N22
\team2_score~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~19_combout\ = (!\select_team~input_o\ & ((\team2_score~18_combout\) # ((\team2_score~37_combout\ & !\always3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team2_score~37_combout\,
	datab => \team2_score~18_combout\,
	datac => \select_team~input_o\,
	datad => \always3~5_combout\,
	combout => \team2_score~19_combout\);

-- Location: LCCOMB_X111_Y11_N30
\team2_score[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score[0]~0_combout\ = (\team2_score~19_combout\ & (\team2_score~17_combout\)) # (!\team2_score~19_combout\ & ((team2_score(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team2_score~17_combout\,
	datac => team2_score(0),
	datad => \team2_score~19_combout\,
	combout => \team2_score[0]~0_combout\);

-- Location: LCCOMB_X105_Y11_N22
team_switch_edge : cycloneive_lcell_comb
-- Equation(s):
-- \team_switch_edge~combout\ = (!\team_switch_prev~q\ & \team_switch_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \team_switch_prev~q\,
	datac => \team_switch_reg~q\,
	combout => \team_switch_edge~combout\);

-- Location: FF_X111_Y11_N31
\team2_score[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \team2_score[0]~0_combout\,
	asdata => team1_score(0),
	clrn => \reset~input_o\,
	sload => \team_switch_edge~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team2_score(0));

-- Location: FF_X111_Y11_N9
\team1_score[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \team1_score[0]~0_combout\,
	asdata => team2_score(0),
	clrn => \reset~input_o\,
	sload => \team_switch_edge~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team1_score(0));

-- Location: LCCOMB_X107_Y11_N16
\Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~2_combout\ = (team1_score(1) & (!\Add8~1\)) # (!team1_score(1) & ((\Add8~1\) # (GND)))
-- \Add8~3\ = CARRY((!\Add8~1\) # (!team1_score(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(1),
	datad => VCC,
	cin => \Add8~1\,
	combout => \Add8~2_combout\,
	cout => \Add8~3\);

-- Location: LCCOMB_X107_Y11_N18
\Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~4_combout\ = (team1_score(2) & (\Add8~3\ $ (GND))) # (!team1_score(2) & (!\Add8~3\ & VCC))
-- \Add8~5\ = CARRY((team1_score(2) & !\Add8~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team1_score(2),
	datad => VCC,
	cin => \Add8~3\,
	combout => \Add8~4_combout\,
	cout => \Add8~5\);

-- Location: LCCOMB_X106_Y11_N12
\Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~2_combout\ = (team1_score(1) & (\Add10~1\ & VCC)) # (!team1_score(1) & (!\Add10~1\))
-- \Add10~3\ = CARRY((!team1_score(1) & !\Add10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team1_score(1),
	datad => VCC,
	cin => \Add10~1\,
	combout => \Add10~2_combout\,
	cout => \Add10~3\);

-- Location: LCCOMB_X106_Y11_N14
\Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~4_combout\ = (team1_score(2) & ((GND) # (!\Add10~3\))) # (!team1_score(2) & (\Add10~3\ $ (GND)))
-- \Add10~5\ = CARRY((team1_score(2)) # (!\Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team1_score(2),
	datad => VCC,
	cin => \Add10~3\,
	combout => \Add10~4_combout\,
	cout => \Add10~5\);

-- Location: LCCOMB_X106_Y11_N30
\team1_score~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~36_combout\ = (\team1_score[7]~20_combout\ & (((\switch_addsub~input_o\)))) # (!\team1_score[7]~20_combout\ & ((\switch_addsub~input_o\ & (\Add8~4_combout\)) # (!\switch_addsub~input_o\ & ((\Add10~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team1_score[7]~20_combout\,
	datab => \Add8~4_combout\,
	datac => \Add10~4_combout\,
	datad => \switch_addsub~input_o\,
	combout => \team1_score~36_combout\);

-- Location: LCCOMB_X103_Y11_N4
\Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~0_combout\ = team1_score(1) $ (VCC)
-- \Add9~1\ = CARRY(team1_score(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(1),
	datad => VCC,
	combout => \Add9~0_combout\,
	cout => \Add9~1\);

-- Location: LCCOMB_X103_Y11_N6
\Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~2_combout\ = (team1_score(2) & (\Add9~1\ & VCC)) # (!team1_score(2) & (!\Add9~1\))
-- \Add9~3\ = CARRY((!team1_score(2) & !\Add9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team1_score(2),
	datad => VCC,
	cin => \Add9~1\,
	combout => \Add9~2_combout\,
	cout => \Add9~3\);

-- Location: LCCOMB_X105_Y11_N0
\Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~0_combout\ = team1_score(1) $ (VCC)
-- \Add7~1\ = CARRY(team1_score(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(1),
	datad => VCC,
	combout => \Add7~0_combout\,
	cout => \Add7~1\);

-- Location: LCCOMB_X105_Y11_N2
\Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~2_combout\ = (team1_score(2) & (!\Add7~1\)) # (!team1_score(2) & ((\Add7~1\) # (GND)))
-- \Add7~3\ = CARRY((!\Add7~1\) # (!team1_score(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team1_score(2),
	datad => VCC,
	cin => \Add7~1\,
	combout => \Add7~2_combout\,
	cout => \Add7~3\);

-- Location: LCCOMB_X105_Y11_N26
\team1_score~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~37_combout\ = (\team1_score~36_combout\ & (((\Add7~2_combout\)) # (!\team1_score[7]~20_combout\))) # (!\team1_score~36_combout\ & (\team1_score[7]~20_combout\ & (\Add9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team1_score~36_combout\,
	datab => \team1_score[7]~20_combout\,
	datac => \Add9~2_combout\,
	datad => \Add7~2_combout\,
	combout => \team1_score~37_combout\);

-- Location: LCCOMB_X105_Y11_N20
\team1_score~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~45_combout\ = (\team_switch_reg~q\ & ((\team_switch_prev~q\ & (\team1_score~37_combout\)) # (!\team_switch_prev~q\ & ((team2_score(2)))))) # (!\team_switch_reg~q\ & (\team1_score~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team1_score~37_combout\,
	datab => \team_switch_reg~q\,
	datac => \team_switch_prev~q\,
	datad => team2_score(2),
	combout => \team1_score~45_combout\);

-- Location: LCCOMB_X112_Y11_N12
\team1_score[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score[7]~23_combout\ = (\button_point1_reg~q\ & ((\button_point2_reg~q\) # ((!\button_point2_prev~q\)))) # (!\button_point1_reg~q\ & (!\button_point1_prev~q\ & ((\button_point2_reg~q\) # (!\button_point2_prev~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \button_point1_reg~q\,
	datab => \button_point2_reg~q\,
	datac => \button_point1_prev~q\,
	datad => \button_point2_prev~q\,
	combout => \team1_score[7]~23_combout\);

-- Location: LCCOMB_X112_Y11_N26
\team1_score[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score[7]~24_combout\ = ((\switch_addsub~input_o\ & ((\team1_score[7]~23_combout\) # (!\LessThan7~2_combout\)))) # (!\select_team~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team1_score[7]~23_combout\,
	datab => \switch_addsub~input_o\,
	datac => \select_team~input_o\,
	datad => \LessThan7~2_combout\,
	combout => \team1_score[7]~24_combout\);

-- Location: LCCOMB_X111_Y11_N26
\team1_score[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score[7]~25_combout\ = (\team_switch_edge~combout\) # ((!\team1_score[7]~24_combout\ & ((!\team1_score~38_combout\) # (!\always3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \always3~4_combout\,
	datab => \team_switch_edge~combout\,
	datac => \team1_score~38_combout\,
	datad => \team1_score[7]~24_combout\,
	combout => \team1_score[7]~25_combout\);

-- Location: FF_X105_Y11_N21
\team1_score[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \team1_score~45_combout\,
	clrn => \reset~input_o\,
	ena => \team1_score[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team1_score(2));

-- Location: LCCOMB_X107_Y11_N0
\LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan9~0_combout\ = (!team1_score(4) & (!team1_score(3) & (!team1_score(7) & !team1_score(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(4),
	datab => team1_score(3),
	datac => team1_score(7),
	datad => team1_score(2),
	combout => \LessThan9~0_combout\);

-- Location: LCCOMB_X107_Y11_N10
\LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan9~1_combout\ = (!team1_score(6) & (!team1_score(5) & (!team1_score(1) & \LessThan9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(6),
	datab => team1_score(5),
	datac => team1_score(1),
	datad => \LessThan9~0_combout\,
	combout => \LessThan9~1_combout\);

-- Location: LCCOMB_X107_Y11_N4
\team1_score[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score[7]~20_combout\ = (\button_point2_edge~combout\ & ((\switch_addsub~input_o\ & ((\LessThan7~2_combout\))) # (!\switch_addsub~input_o\ & (!\LessThan9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan9~1_combout\,
	datab => \button_point2_edge~combout\,
	datac => \switch_addsub~input_o\,
	datad => \LessThan7~2_combout\,
	combout => \team1_score[7]~20_combout\);

-- Location: LCCOMB_X106_Y11_N4
\team1_score~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~21_combout\ = (\team1_score[7]~20_combout\ & (((\switch_addsub~input_o\)))) # (!\team1_score[7]~20_combout\ & ((\switch_addsub~input_o\ & (\Add8~2_combout\)) # (!\switch_addsub~input_o\ & ((\Add10~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team1_score[7]~20_combout\,
	datab => \Add8~2_combout\,
	datac => \Add10~2_combout\,
	datad => \switch_addsub~input_o\,
	combout => \team1_score~21_combout\);

-- Location: LCCOMB_X105_Y11_N16
\team1_score~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~22_combout\ = (\team1_score~21_combout\ & (((\Add7~0_combout\)) # (!\team1_score[7]~20_combout\))) # (!\team1_score~21_combout\ & (\team1_score[7]~20_combout\ & (\Add9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team1_score~21_combout\,
	datab => \team1_score[7]~20_combout\,
	datac => \Add9~0_combout\,
	datad => \Add7~0_combout\,
	combout => \team1_score~22_combout\);

-- Location: LCCOMB_X105_Y11_N30
\team1_score~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~39_combout\ = (\team_switch_reg~q\ & ((\team_switch_prev~q\ & ((\team1_score~22_combout\))) # (!\team_switch_prev~q\ & (team2_score(1))))) # (!\team_switch_reg~q\ & (((\team1_score~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(1),
	datab => \team_switch_reg~q\,
	datac => \team_switch_prev~q\,
	datad => \team1_score~22_combout\,
	combout => \team1_score~39_combout\);

-- Location: FF_X105_Y11_N31
\team1_score[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \team1_score~39_combout\,
	clrn => \reset~input_o\,
	ena => \team1_score[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team1_score(1));

-- Location: LCCOMB_X107_Y11_N2
\team2_score[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score[6]~20_combout\ = (\button_point2_edge~combout\ & ((\switch_addsub~input_o\ & ((\LessThan10~2_combout\))) # (!\switch_addsub~input_o\ & (!\LessThan12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan12~1_combout\,
	datab => \button_point2_edge~combout\,
	datac => \switch_addsub~input_o\,
	datad => \LessThan10~2_combout\,
	combout => \team2_score[6]~20_combout\);

-- Location: LCCOMB_X105_Y10_N18
\Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~2_combout\ = (team2_score(1) & (\Add14~1\ & VCC)) # (!team2_score(1) & (!\Add14~1\))
-- \Add14~3\ = CARRY((!team2_score(1) & !\Add14~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(1),
	datad => VCC,
	cin => \Add14~1\,
	combout => \Add14~2_combout\,
	cout => \Add14~3\);

-- Location: LCCOMB_X105_Y12_N4
\Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~2_combout\ = (team2_score(1) & (!\Add12~1\)) # (!team2_score(1) & ((\Add12~1\) # (GND)))
-- \Add12~3\ = CARRY((!\Add12~1\) # (!team2_score(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(1),
	datad => VCC,
	cin => \Add12~1\,
	combout => \Add12~2_combout\,
	cout => \Add12~3\);

-- Location: LCCOMB_X105_Y10_N14
\team2_score~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~21_combout\ = (\team2_score[6]~20_combout\ & (((\switch_addsub~input_o\)))) # (!\team2_score[6]~20_combout\ & ((\switch_addsub~input_o\ & ((\Add12~2_combout\))) # (!\switch_addsub~input_o\ & (\Add14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team2_score[6]~20_combout\,
	datab => \Add14~2_combout\,
	datac => \switch_addsub~input_o\,
	datad => \Add12~2_combout\,
	combout => \team2_score~21_combout\);

-- Location: LCCOMB_X103_Y10_N18
\Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~0_combout\ = team2_score(1) $ (VCC)
-- \Add13~1\ = CARRY(team2_score(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(1),
	datad => VCC,
	combout => \Add13~0_combout\,
	cout => \Add13~1\);

-- Location: LCCOMB_X103_Y10_N4
\Add11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~0_combout\ = team2_score(1) $ (VCC)
-- \Add11~1\ = CARRY(team2_score(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(1),
	datad => VCC,
	combout => \Add11~0_combout\,
	cout => \Add11~1\);

-- Location: LCCOMB_X103_Y10_N0
\team2_score~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~22_combout\ = (\team2_score~21_combout\ & (((\Add11~0_combout\) # (!\team2_score[6]~20_combout\)))) # (!\team2_score~21_combout\ & (\Add13~0_combout\ & ((\team2_score[6]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team2_score~21_combout\,
	datab => \Add13~0_combout\,
	datac => \Add11~0_combout\,
	datad => \team2_score[6]~20_combout\,
	combout => \team2_score~22_combout\);

-- Location: LCCOMB_X103_Y11_N0
\team2_score~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~38_combout\ = (\team_switch_prev~q\ & (((\team2_score~22_combout\)))) # (!\team_switch_prev~q\ & ((\team_switch_reg~q\ & (team1_score(1))) # (!\team_switch_reg~q\ & ((\team2_score~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(1),
	datab => \team_switch_prev~q\,
	datac => \team_switch_reg~q\,
	datad => \team2_score~22_combout\,
	combout => \team2_score~38_combout\);

-- Location: LCCOMB_X112_Y11_N0
\team2_score[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score[6]~23_combout\ = (\select_team~input_o\) # ((\switch_addsub~input_o\ & ((\team1_score[7]~23_combout\) # (!\LessThan10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan10~2_combout\,
	datab => \switch_addsub~input_o\,
	datac => \select_team~input_o\,
	datad => \team1_score[7]~23_combout\,
	combout => \team2_score[6]~23_combout\);

-- Location: LCCOMB_X111_Y11_N28
\team2_score[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score[6]~24_combout\ = (\team_switch_edge~combout\) # ((!\team2_score[6]~23_combout\ & ((!\always3~5_combout\) # (!\team2_score~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team2_score~37_combout\,
	datab => \always3~5_combout\,
	datac => \team2_score[6]~23_combout\,
	datad => \team_switch_edge~combout\,
	combout => \team2_score[6]~24_combout\);

-- Location: FF_X103_Y11_N1
\team2_score[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \team2_score~38_combout\,
	clrn => \reset~input_o\,
	ena => \team2_score[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team2_score(1));

-- Location: LCCOMB_X103_Y10_N6
\Add11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~2_combout\ = (team2_score(2) & (!\Add11~1\)) # (!team2_score(2) & ((\Add11~1\) # (GND)))
-- \Add11~3\ = CARRY((!\Add11~1\) # (!team2_score(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team2_score(2),
	datad => VCC,
	cin => \Add11~1\,
	combout => \Add11~2_combout\,
	cout => \Add11~3\);

-- Location: LCCOMB_X103_Y10_N20
\Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~2_combout\ = (team2_score(2) & (\Add13~1\ & VCC)) # (!team2_score(2) & (!\Add13~1\))
-- \Add13~3\ = CARRY((!team2_score(2) & !\Add13~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team2_score(2),
	datad => VCC,
	cin => \Add13~1\,
	combout => \Add13~2_combout\,
	cout => \Add13~3\);

-- Location: LCCOMB_X105_Y10_N20
\Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~4_combout\ = (team2_score(2) & ((GND) # (!\Add14~3\))) # (!team2_score(2) & (\Add14~3\ $ (GND)))
-- \Add14~5\ = CARRY((team2_score(2)) # (!\Add14~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team2_score(2),
	datad => VCC,
	cin => \Add14~3\,
	combout => \Add14~4_combout\,
	cout => \Add14~5\);

-- Location: LCCOMB_X105_Y12_N6
\Add12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~4_combout\ = (team2_score(2) & (\Add12~3\ $ (GND))) # (!team2_score(2) & (!\Add12~3\ & VCC))
-- \Add12~5\ = CARRY((team2_score(2) & !\Add12~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team2_score(2),
	datad => VCC,
	cin => \Add12~3\,
	combout => \Add12~4_combout\,
	cout => \Add12~5\);

-- Location: LCCOMB_X105_Y10_N8
\team2_score~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~35_combout\ = (\team2_score[6]~20_combout\ & (((\switch_addsub~input_o\)))) # (!\team2_score[6]~20_combout\ & ((\switch_addsub~input_o\ & ((\Add12~4_combout\))) # (!\switch_addsub~input_o\ & (\Add14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team2_score[6]~20_combout\,
	datab => \Add14~4_combout\,
	datac => \switch_addsub~input_o\,
	datad => \Add12~4_combout\,
	combout => \team2_score~35_combout\);

-- Location: LCCOMB_X103_Y10_N2
\team2_score~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~36_combout\ = (\team2_score~35_combout\ & ((\Add11~2_combout\) # ((!\team2_score[6]~20_combout\)))) # (!\team2_score~35_combout\ & (((\Add13~2_combout\ & \team2_score[6]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add11~2_combout\,
	datab => \Add13~2_combout\,
	datac => \team2_score~35_combout\,
	datad => \team2_score[6]~20_combout\,
	combout => \team2_score~36_combout\);

-- Location: LCCOMB_X103_Y11_N24
\team2_score~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~44_combout\ = (\team_switch_reg~q\ & ((\team_switch_prev~q\ & (\team2_score~36_combout\)) # (!\team_switch_prev~q\ & ((team1_score(2)))))) # (!\team_switch_reg~q\ & (\team2_score~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team2_score~36_combout\,
	datab => \team_switch_reg~q\,
	datac => \team_switch_prev~q\,
	datad => team1_score(2),
	combout => \team2_score~44_combout\);

-- Location: FF_X103_Y11_N25
\team2_score[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \team2_score~44_combout\,
	clrn => \reset~input_o\,
	ena => \team2_score[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team2_score(2));

-- Location: LCCOMB_X103_Y10_N22
\Add13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~4_combout\ = (team2_score(3) & ((GND) # (!\Add13~3\))) # (!team2_score(3) & (\Add13~3\ $ (GND)))
-- \Add13~5\ = CARRY((team2_score(3)) # (!\Add13~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team2_score(3),
	datad => VCC,
	cin => \Add13~3\,
	combout => \Add13~4_combout\,
	cout => \Add13~5\);

-- Location: LCCOMB_X103_Y10_N8
\Add11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~4_combout\ = (team2_score(3) & (\Add11~3\ $ (GND))) # (!team2_score(3) & (!\Add11~3\ & VCC))
-- \Add11~5\ = CARRY((team2_score(3) & !\Add11~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team2_score(3),
	datad => VCC,
	cin => \Add11~3\,
	combout => \Add11~4_combout\,
	cout => \Add11~5\);

-- Location: LCCOMB_X105_Y10_N22
\Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~6_combout\ = (team2_score(3) & (\Add14~5\ & VCC)) # (!team2_score(3) & (!\Add14~5\))
-- \Add14~7\ = CARRY((!team2_score(3) & !\Add14~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(3),
	datad => VCC,
	cin => \Add14~5\,
	combout => \Add14~6_combout\,
	cout => \Add14~7\);

-- Location: LCCOMB_X105_Y12_N8
\Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~6_combout\ = (team2_score(3) & (!\Add12~5\)) # (!team2_score(3) & ((\Add12~5\) # (GND)))
-- \Add12~7\ = CARRY((!\Add12~5\) # (!team2_score(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team2_score(3),
	datad => VCC,
	cin => \Add12~5\,
	combout => \Add12~6_combout\,
	cout => \Add12~7\);

-- Location: LCCOMB_X105_Y12_N18
\team2_score~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~33_combout\ = (\team2_score[6]~20_combout\ & (((\switch_addsub~input_o\)))) # (!\team2_score[6]~20_combout\ & ((\switch_addsub~input_o\ & ((\Add12~6_combout\))) # (!\switch_addsub~input_o\ & (\Add14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team2_score[6]~20_combout\,
	datab => \Add14~6_combout\,
	datac => \Add12~6_combout\,
	datad => \switch_addsub~input_o\,
	combout => \team2_score~33_combout\);

-- Location: LCCOMB_X103_Y11_N2
\team2_score~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~34_combout\ = (\team2_score[6]~20_combout\ & ((\team2_score~33_combout\ & ((\Add11~4_combout\))) # (!\team2_score~33_combout\ & (\Add13~4_combout\)))) # (!\team2_score[6]~20_combout\ & (((\team2_score~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add13~4_combout\,
	datab => \team2_score[6]~20_combout\,
	datac => \Add11~4_combout\,
	datad => \team2_score~33_combout\,
	combout => \team2_score~34_combout\);

-- Location: LCCOMB_X102_Y11_N30
\team2_score~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~43_combout\ = (\team_switch_reg~q\ & ((\team_switch_prev~q\ & ((\team2_score~34_combout\))) # (!\team_switch_prev~q\ & (team1_score(3))))) # (!\team_switch_reg~q\ & (((\team2_score~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team_switch_reg~q\,
	datab => team1_score(3),
	datac => \team_switch_prev~q\,
	datad => \team2_score~34_combout\,
	combout => \team2_score~43_combout\);

-- Location: FF_X102_Y11_N31
\team2_score[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \team2_score~43_combout\,
	clrn => \reset~input_o\,
	ena => \team2_score[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team2_score(3));

-- Location: LCCOMB_X103_Y11_N8
\Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~4_combout\ = (team1_score(3) & ((GND) # (!\Add9~3\))) # (!team1_score(3) & (\Add9~3\ $ (GND)))
-- \Add9~5\ = CARRY((team1_score(3)) # (!\Add9~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team1_score(3),
	datad => VCC,
	cin => \Add9~3\,
	combout => \Add9~4_combout\,
	cout => \Add9~5\);

-- Location: LCCOMB_X105_Y11_N4
\Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~4_combout\ = (team1_score(3) & (\Add7~3\ $ (GND))) # (!team1_score(3) & (!\Add7~3\ & VCC))
-- \Add7~5\ = CARRY((team1_score(3) & !\Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team1_score(3),
	datad => VCC,
	cin => \Add7~3\,
	combout => \Add7~4_combout\,
	cout => \Add7~5\);

-- Location: LCCOMB_X106_Y11_N16
\Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~6_combout\ = (team1_score(3) & (\Add10~5\ & VCC)) # (!team1_score(3) & (!\Add10~5\))
-- \Add10~7\ = CARRY((!team1_score(3) & !\Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team1_score(3),
	datad => VCC,
	cin => \Add10~5\,
	combout => \Add10~6_combout\,
	cout => \Add10~7\);

-- Location: LCCOMB_X107_Y11_N20
\Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~6_combout\ = (team1_score(3) & (!\Add8~5\)) # (!team1_score(3) & ((\Add8~5\) # (GND)))
-- \Add8~7\ = CARRY((!\Add8~5\) # (!team1_score(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team1_score(3),
	datad => VCC,
	cin => \Add8~5\,
	combout => \Add8~6_combout\,
	cout => \Add8~7\);

-- Location: LCCOMB_X106_Y11_N28
\team1_score~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~34_combout\ = (\team1_score[7]~20_combout\ & (((\switch_addsub~input_o\)))) # (!\team1_score[7]~20_combout\ & ((\switch_addsub~input_o\ & ((\Add8~6_combout\))) # (!\switch_addsub~input_o\ & (\Add10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team1_score[7]~20_combout\,
	datab => \Add10~6_combout\,
	datac => \Add8~6_combout\,
	datad => \switch_addsub~input_o\,
	combout => \team1_score~34_combout\);

-- Location: LCCOMB_X105_Y11_N28
\team1_score~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~35_combout\ = (\team1_score[7]~20_combout\ & ((\team1_score~34_combout\ & ((\Add7~4_combout\))) # (!\team1_score~34_combout\ & (\Add9~4_combout\)))) # (!\team1_score[7]~20_combout\ & (((\team1_score~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~4_combout\,
	datab => \team1_score[7]~20_combout\,
	datac => \Add7~4_combout\,
	datad => \team1_score~34_combout\,
	combout => \team1_score~35_combout\);

-- Location: LCCOMB_X102_Y11_N28
\team1_score~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~44_combout\ = (\team_switch_reg~q\ & ((\team_switch_prev~q\ & ((\team1_score~35_combout\))) # (!\team_switch_prev~q\ & (team2_score(3))))) # (!\team_switch_reg~q\ & (((\team1_score~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team_switch_reg~q\,
	datab => \team_switch_prev~q\,
	datac => team2_score(3),
	datad => \team1_score~35_combout\,
	combout => \team1_score~44_combout\);

-- Location: FF_X102_Y11_N29
\team1_score[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \team1_score~44_combout\,
	clrn => \reset~input_o\,
	ena => \team1_score[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team1_score(3));

-- Location: LCCOMB_X105_Y11_N6
\Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~6_combout\ = (team1_score(4) & (!\Add7~5\)) # (!team1_score(4) & ((\Add7~5\) # (GND)))
-- \Add7~7\ = CARRY((!\Add7~5\) # (!team1_score(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(4),
	datad => VCC,
	cin => \Add7~5\,
	combout => \Add7~6_combout\,
	cout => \Add7~7\);

-- Location: LCCOMB_X103_Y11_N10
\Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~6_combout\ = (team1_score(4) & (\Add9~5\ & VCC)) # (!team1_score(4) & (!\Add9~5\))
-- \Add9~7\ = CARRY((!team1_score(4) & !\Add9~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team1_score(4),
	datad => VCC,
	cin => \Add9~5\,
	combout => \Add9~6_combout\,
	cout => \Add9~7\);

-- Location: LCCOMB_X107_Y11_N22
\Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~8_combout\ = (team1_score(4) & (\Add8~7\ $ (GND))) # (!team1_score(4) & (!\Add8~7\ & VCC))
-- \Add8~9\ = CARRY((team1_score(4) & !\Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(4),
	datad => VCC,
	cin => \Add8~7\,
	combout => \Add8~8_combout\,
	cout => \Add8~9\);

-- Location: LCCOMB_X106_Y11_N18
\Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~8_combout\ = (team1_score(4) & ((GND) # (!\Add10~7\))) # (!team1_score(4) & (\Add10~7\ $ (GND)))
-- \Add10~9\ = CARRY((team1_score(4)) # (!\Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(4),
	datad => VCC,
	cin => \Add10~7\,
	combout => \Add10~8_combout\,
	cout => \Add10~9\);

-- Location: LCCOMB_X106_Y11_N6
\team1_score~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~32_combout\ = (\team1_score[7]~20_combout\ & (((\switch_addsub~input_o\)))) # (!\team1_score[7]~20_combout\ & ((\switch_addsub~input_o\ & (\Add8~8_combout\)) # (!\switch_addsub~input_o\ & ((\Add10~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team1_score[7]~20_combout\,
	datab => \Add8~8_combout\,
	datac => \switch_addsub~input_o\,
	datad => \Add10~8_combout\,
	combout => \team1_score~32_combout\);

-- Location: LCCOMB_X105_Y11_N18
\team1_score~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~33_combout\ = (\team1_score[7]~20_combout\ & ((\team1_score~32_combout\ & (\Add7~6_combout\)) # (!\team1_score~32_combout\ & ((\Add9~6_combout\))))) # (!\team1_score[7]~20_combout\ & (((\team1_score~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add7~6_combout\,
	datab => \Add9~6_combout\,
	datac => \team1_score[7]~20_combout\,
	datad => \team1_score~32_combout\,
	combout => \team1_score~33_combout\);

-- Location: LCCOMB_X102_Y11_N10
\team1_score~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~43_combout\ = (\team_switch_reg~q\ & ((\team_switch_prev~q\ & ((\team1_score~33_combout\))) # (!\team_switch_prev~q\ & (team2_score(4))))) # (!\team_switch_reg~q\ & (((\team1_score~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team_switch_reg~q\,
	datab => team2_score(4),
	datac => \team_switch_prev~q\,
	datad => \team1_score~33_combout\,
	combout => \team1_score~43_combout\);

-- Location: FF_X101_Y11_N27
\team1_score[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \team1_score~43_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \team1_score[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team1_score(4));

-- Location: LCCOMB_X103_Y10_N10
\Add11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~6_combout\ = (team2_score(4) & (!\Add11~5\)) # (!team2_score(4) & ((\Add11~5\) # (GND)))
-- \Add11~7\ = CARRY((!\Add11~5\) # (!team2_score(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(4),
	datad => VCC,
	cin => \Add11~5\,
	combout => \Add11~6_combout\,
	cout => \Add11~7\);

-- Location: LCCOMB_X103_Y10_N24
\Add13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~6_combout\ = (team2_score(4) & (\Add13~5\ & VCC)) # (!team2_score(4) & (!\Add13~5\))
-- \Add13~7\ = CARRY((!team2_score(4) & !\Add13~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(4),
	datad => VCC,
	cin => \Add13~5\,
	combout => \Add13~6_combout\,
	cout => \Add13~7\);

-- Location: LCCOMB_X105_Y10_N24
\Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~8_combout\ = (team2_score(4) & ((GND) # (!\Add14~7\))) # (!team2_score(4) & (\Add14~7\ $ (GND)))
-- \Add14~9\ = CARRY((team2_score(4)) # (!\Add14~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(4),
	datad => VCC,
	cin => \Add14~7\,
	combout => \Add14~8_combout\,
	cout => \Add14~9\);

-- Location: LCCOMB_X105_Y12_N10
\Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~8_combout\ = (team2_score(4) & (\Add12~7\ $ (GND))) # (!team2_score(4) & (!\Add12~7\ & VCC))
-- \Add12~9\ = CARRY((team2_score(4) & !\Add12~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(4),
	datad => VCC,
	cin => \Add12~7\,
	combout => \Add12~8_combout\,
	cout => \Add12~9\);

-- Location: LCCOMB_X105_Y10_N12
\team2_score~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~31_combout\ = (\team2_score[6]~20_combout\ & (((\switch_addsub~input_o\)))) # (!\team2_score[6]~20_combout\ & ((\switch_addsub~input_o\ & ((\Add12~8_combout\))) # (!\switch_addsub~input_o\ & (\Add14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team2_score[6]~20_combout\,
	datab => \Add14~8_combout\,
	datac => \switch_addsub~input_o\,
	datad => \Add12~8_combout\,
	combout => \team2_score~31_combout\);

-- Location: LCCOMB_X105_Y10_N10
\team2_score~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~32_combout\ = (\team2_score[6]~20_combout\ & ((\team2_score~31_combout\ & (\Add11~6_combout\)) # (!\team2_score~31_combout\ & ((\Add13~6_combout\))))) # (!\team2_score[6]~20_combout\ & (((\team2_score~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add11~6_combout\,
	datab => \Add13~6_combout\,
	datac => \team2_score[6]~20_combout\,
	datad => \team2_score~31_combout\,
	combout => \team2_score~32_combout\);

-- Location: LCCOMB_X102_Y11_N16
\team2_score~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~42_combout\ = (\team_switch_reg~q\ & ((\team_switch_prev~q\ & ((\team2_score~32_combout\))) # (!\team_switch_prev~q\ & (team1_score(4))))) # (!\team_switch_reg~q\ & (((\team2_score~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team_switch_reg~q\,
	datab => \team_switch_prev~q\,
	datac => team1_score(4),
	datad => \team2_score~32_combout\,
	combout => \team2_score~42_combout\);

-- Location: FF_X102_Y11_N17
\team2_score[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \team2_score~42_combout\,
	clrn => \reset~input_o\,
	ena => \team2_score[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team2_score(4));

-- Location: LCCOMB_X103_Y10_N26
\Add13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~8_combout\ = (team2_score(5) & ((GND) # (!\Add13~7\))) # (!team2_score(5) & (\Add13~7\ $ (GND)))
-- \Add13~9\ = CARRY((team2_score(5)) # (!\Add13~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(5),
	datad => VCC,
	cin => \Add13~7\,
	combout => \Add13~8_combout\,
	cout => \Add13~9\);

-- Location: LCCOMB_X103_Y10_N12
\Add11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~8_combout\ = (team2_score(5) & (\Add11~7\ $ (GND))) # (!team2_score(5) & (!\Add11~7\ & VCC))
-- \Add11~9\ = CARRY((team2_score(5) & !\Add11~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(5),
	datad => VCC,
	cin => \Add11~7\,
	combout => \Add11~8_combout\,
	cout => \Add11~9\);

-- Location: LCCOMB_X105_Y10_N26
\Add14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~10_combout\ = (team2_score(5) & (\Add14~9\ & VCC)) # (!team2_score(5) & (!\Add14~9\))
-- \Add14~11\ = CARRY((!team2_score(5) & !\Add14~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team2_score(5),
	datad => VCC,
	cin => \Add14~9\,
	combout => \Add14~10_combout\,
	cout => \Add14~11\);

-- Location: LCCOMB_X105_Y12_N12
\Add12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~10_combout\ = (team2_score(5) & (!\Add12~9\)) # (!team2_score(5) & ((\Add12~9\) # (GND)))
-- \Add12~11\ = CARRY((!\Add12~9\) # (!team2_score(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(5),
	datad => VCC,
	cin => \Add12~9\,
	combout => \Add12~10_combout\,
	cout => \Add12~11\);

-- Location: LCCOMB_X105_Y10_N0
\team2_score~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~29_combout\ = (\switch_addsub~input_o\ & (((\team2_score[6]~20_combout\) # (\Add12~10_combout\)))) # (!\switch_addsub~input_o\ & (\Add14~10_combout\ & (!\team2_score[6]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add14~10_combout\,
	datab => \switch_addsub~input_o\,
	datac => \team2_score[6]~20_combout\,
	datad => \Add12~10_combout\,
	combout => \team2_score~29_combout\);

-- Location: LCCOMB_X105_Y10_N2
\team2_score~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~30_combout\ = (\team2_score[6]~20_combout\ & ((\team2_score~29_combout\ & ((\Add11~8_combout\))) # (!\team2_score~29_combout\ & (\Add13~8_combout\)))) # (!\team2_score[6]~20_combout\ & (((\team2_score~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add13~8_combout\,
	datab => \Add11~8_combout\,
	datac => \team2_score[6]~20_combout\,
	datad => \team2_score~29_combout\,
	combout => \team2_score~30_combout\);

-- Location: LCCOMB_X102_Y11_N18
\team2_score~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~41_combout\ = (\team_switch_reg~q\ & ((\team_switch_prev~q\ & ((\team2_score~30_combout\))) # (!\team_switch_prev~q\ & (team1_score(5))))) # (!\team_switch_reg~q\ & (((\team2_score~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team_switch_reg~q\,
	datab => team1_score(5),
	datac => \team_switch_prev~q\,
	datad => \team2_score~30_combout\,
	combout => \team2_score~41_combout\);

-- Location: FF_X102_Y11_N19
\team2_score[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \team2_score~41_combout\,
	clrn => \reset~input_o\,
	ena => \team2_score[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team2_score(5));

-- Location: LCCOMB_X103_Y11_N12
\Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~8_combout\ = (team1_score(5) & ((GND) # (!\Add9~7\))) # (!team1_score(5) & (\Add9~7\ $ (GND)))
-- \Add9~9\ = CARRY((team1_score(5)) # (!\Add9~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(5),
	datad => VCC,
	cin => \Add9~7\,
	combout => \Add9~8_combout\,
	cout => \Add9~9\);

-- Location: LCCOMB_X107_Y11_N24
\Add8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~10_combout\ = (team1_score(5) & (!\Add8~9\)) # (!team1_score(5) & ((\Add8~9\) # (GND)))
-- \Add8~11\ = CARRY((!\Add8~9\) # (!team1_score(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team1_score(5),
	datad => VCC,
	cin => \Add8~9\,
	combout => \Add8~10_combout\,
	cout => \Add8~11\);

-- Location: LCCOMB_X106_Y11_N20
\Add10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~10_combout\ = (team1_score(5) & (\Add10~9\ & VCC)) # (!team1_score(5) & (!\Add10~9\))
-- \Add10~11\ = CARRY((!team1_score(5) & !\Add10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team1_score(5),
	datad => VCC,
	cin => \Add10~9\,
	combout => \Add10~10_combout\,
	cout => \Add10~11\);

-- Location: LCCOMB_X106_Y11_N0
\team1_score~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~30_combout\ = (\team1_score[7]~20_combout\ & (((\switch_addsub~input_o\)))) # (!\team1_score[7]~20_combout\ & ((\switch_addsub~input_o\ & (\Add8~10_combout\)) # (!\switch_addsub~input_o\ & ((\Add10~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team1_score[7]~20_combout\,
	datab => \Add8~10_combout\,
	datac => \switch_addsub~input_o\,
	datad => \Add10~10_combout\,
	combout => \team1_score~30_combout\);

-- Location: LCCOMB_X105_Y11_N8
\Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~8_combout\ = (team1_score(5) & (\Add7~7\ $ (GND))) # (!team1_score(5) & (!\Add7~7\ & VCC))
-- \Add7~9\ = CARRY((team1_score(5) & !\Add7~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(5),
	datad => VCC,
	cin => \Add7~7\,
	combout => \Add7~8_combout\,
	cout => \Add7~9\);

-- Location: LCCOMB_X105_Y11_N24
\team1_score~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~31_combout\ = (\team1_score[7]~20_combout\ & ((\team1_score~30_combout\ & ((\Add7~8_combout\))) # (!\team1_score~30_combout\ & (\Add9~8_combout\)))) # (!\team1_score[7]~20_combout\ & (((\team1_score~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add9~8_combout\,
	datab => \team1_score[7]~20_combout\,
	datac => \team1_score~30_combout\,
	datad => \Add7~8_combout\,
	combout => \team1_score~31_combout\);

-- Location: LCCOMB_X102_Y11_N20
\team1_score~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~42_combout\ = (\team_switch_reg~q\ & ((\team_switch_prev~q\ & ((\team1_score~31_combout\))) # (!\team_switch_prev~q\ & (team2_score(5))))) # (!\team_switch_reg~q\ & (((\team1_score~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team_switch_reg~q\,
	datab => team2_score(5),
	datac => \team_switch_prev~q\,
	datad => \team1_score~31_combout\,
	combout => \team1_score~42_combout\);

-- Location: FF_X101_Y11_N3
\team1_score[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \team1_score~42_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \team1_score[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team1_score(5));

-- Location: LCCOMB_X105_Y11_N10
\Add7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~10_combout\ = (team1_score(6) & (!\Add7~9\)) # (!team1_score(6) & ((\Add7~9\) # (GND)))
-- \Add7~11\ = CARRY((!\Add7~9\) # (!team1_score(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team1_score(6),
	datad => VCC,
	cin => \Add7~9\,
	combout => \Add7~10_combout\,
	cout => \Add7~11\);

-- Location: LCCOMB_X107_Y11_N26
\Add8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~12_combout\ = (team1_score(6) & (\Add8~11\ $ (GND))) # (!team1_score(6) & (!\Add8~11\ & VCC))
-- \Add8~13\ = CARRY((team1_score(6) & !\Add8~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(6),
	datad => VCC,
	cin => \Add8~11\,
	combout => \Add8~12_combout\,
	cout => \Add8~13\);

-- Location: LCCOMB_X106_Y11_N22
\Add10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~12_combout\ = (team1_score(6) & ((GND) # (!\Add10~11\))) # (!team1_score(6) & (\Add10~11\ $ (GND)))
-- \Add10~13\ = CARRY((team1_score(6)) # (!\Add10~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(6),
	datad => VCC,
	cin => \Add10~11\,
	combout => \Add10~12_combout\,
	cout => \Add10~13\);

-- Location: LCCOMB_X106_Y11_N8
\team1_score~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~28_combout\ = (\team1_score[7]~20_combout\ & (((\switch_addsub~input_o\)))) # (!\team1_score[7]~20_combout\ & ((\switch_addsub~input_o\ & (\Add8~12_combout\)) # (!\switch_addsub~input_o\ & ((\Add10~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team1_score[7]~20_combout\,
	datab => \Add8~12_combout\,
	datac => \Add10~12_combout\,
	datad => \switch_addsub~input_o\,
	combout => \team1_score~28_combout\);

-- Location: LCCOMB_X103_Y11_N14
\Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~10_combout\ = (team1_score(6) & (\Add9~9\ & VCC)) # (!team1_score(6) & (!\Add9~9\))
-- \Add9~11\ = CARRY((!team1_score(6) & !\Add9~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(6),
	datad => VCC,
	cin => \Add9~9\,
	combout => \Add9~10_combout\,
	cout => \Add9~11\);

-- Location: LCCOMB_X106_Y11_N26
\team1_score~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~29_combout\ = (\team1_score~28_combout\ & ((\Add7~10_combout\) # ((!\team1_score[7]~20_combout\)))) # (!\team1_score~28_combout\ & (((\Add9~10_combout\ & \team1_score[7]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add7~10_combout\,
	datab => \team1_score~28_combout\,
	datac => \Add9~10_combout\,
	datad => \team1_score[7]~20_combout\,
	combout => \team1_score~29_combout\);

-- Location: LCCOMB_X102_Y11_N14
\team1_score~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~41_combout\ = (\team_switch_reg~q\ & ((\team_switch_prev~q\ & ((\team1_score~29_combout\))) # (!\team_switch_prev~q\ & (team2_score(6))))) # (!\team_switch_reg~q\ & (((\team1_score~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team_switch_reg~q\,
	datab => team2_score(6),
	datac => \team_switch_prev~q\,
	datad => \team1_score~29_combout\,
	combout => \team1_score~41_combout\);

-- Location: FF_X101_Y11_N31
\team1_score[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \team1_score~41_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \team1_score[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team1_score(6));

-- Location: LCCOMB_X103_Y10_N28
\Add13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~10_combout\ = (team2_score(6) & (\Add13~9\ & VCC)) # (!team2_score(6) & (!\Add13~9\))
-- \Add13~11\ = CARRY((!team2_score(6) & !\Add13~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team2_score(6),
	datad => VCC,
	cin => \Add13~9\,
	combout => \Add13~10_combout\,
	cout => \Add13~11\);

-- Location: LCCOMB_X105_Y12_N14
\Add12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~12_combout\ = (team2_score(6) & (\Add12~11\ $ (GND))) # (!team2_score(6) & (!\Add12~11\ & VCC))
-- \Add12~13\ = CARRY((team2_score(6) & !\Add12~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team2_score(6),
	datad => VCC,
	cin => \Add12~11\,
	combout => \Add12~12_combout\,
	cout => \Add12~13\);

-- Location: LCCOMB_X105_Y10_N28
\Add14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~12_combout\ = (team2_score(6) & ((GND) # (!\Add14~11\))) # (!team2_score(6) & (\Add14~11\ $ (GND)))
-- \Add14~13\ = CARRY((team2_score(6)) # (!\Add14~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(6),
	datad => VCC,
	cin => \Add14~11\,
	combout => \Add14~12_combout\,
	cout => \Add14~13\);

-- Location: LCCOMB_X105_Y12_N28
\team2_score~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~27_combout\ = (\switch_addsub~input_o\ & ((\Add12~12_combout\) # ((\team2_score[6]~20_combout\)))) # (!\switch_addsub~input_o\ & (((!\team2_score[6]~20_combout\ & \Add14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_addsub~input_o\,
	datab => \Add12~12_combout\,
	datac => \team2_score[6]~20_combout\,
	datad => \Add14~12_combout\,
	combout => \team2_score~27_combout\);

-- Location: LCCOMB_X103_Y10_N14
\Add11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~10_combout\ = (team2_score(6) & (!\Add11~9\)) # (!team2_score(6) & ((\Add11~9\) # (GND)))
-- \Add11~11\ = CARRY((!\Add11~9\) # (!team2_score(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team2_score(6),
	datad => VCC,
	cin => \Add11~9\,
	combout => \Add11~10_combout\,
	cout => \Add11~11\);

-- Location: LCCOMB_X103_Y11_N28
\team2_score~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~28_combout\ = (\team2_score[6]~20_combout\ & ((\team2_score~27_combout\ & ((\Add11~10_combout\))) # (!\team2_score~27_combout\ & (\Add13~10_combout\)))) # (!\team2_score[6]~20_combout\ & (((\team2_score~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add13~10_combout\,
	datab => \team2_score[6]~20_combout\,
	datac => \team2_score~27_combout\,
	datad => \Add11~10_combout\,
	combout => \team2_score~28_combout\);

-- Location: LCCOMB_X103_Y11_N22
\team2_score~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~40_combout\ = (\team_switch_prev~q\ & (((\team2_score~28_combout\)))) # (!\team_switch_prev~q\ & ((\team_switch_reg~q\ & (team1_score(6))) # (!\team_switch_reg~q\ & ((\team2_score~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(6),
	datab => \team_switch_prev~q\,
	datac => \team_switch_reg~q\,
	datad => \team2_score~28_combout\,
	combout => \team2_score~40_combout\);

-- Location: FF_X103_Y11_N23
\team2_score[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \team2_score~40_combout\,
	clrn => \reset~input_o\,
	ena => \team2_score[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team2_score(6));

-- Location: LCCOMB_X103_Y10_N16
\Add11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add11~12_combout\ = \Add11~11\ $ (!team2_score(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => team2_score(7),
	cin => \Add11~11\,
	combout => \Add11~12_combout\);

-- Location: LCCOMB_X103_Y10_N30
\Add13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add13~12_combout\ = \Add13~11\ $ (team2_score(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => team2_score(7),
	cin => \Add13~11\,
	combout => \Add13~12_combout\);

-- Location: LCCOMB_X105_Y10_N30
\Add14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~14_combout\ = \Add14~13\ $ (!team2_score(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => team2_score(7),
	cin => \Add14~13\,
	combout => \Add14~14_combout\);

-- Location: LCCOMB_X105_Y12_N16
\Add12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~14_combout\ = \Add12~13\ $ (team2_score(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => team2_score(7),
	cin => \Add12~13\,
	combout => \Add12~14_combout\);

-- Location: LCCOMB_X105_Y12_N30
\team2_score~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~25_combout\ = (\switch_addsub~input_o\ & (((\team2_score[6]~20_combout\) # (\Add12~14_combout\)))) # (!\switch_addsub~input_o\ & (\Add14~14_combout\ & (!\team2_score[6]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_addsub~input_o\,
	datab => \Add14~14_combout\,
	datac => \team2_score[6]~20_combout\,
	datad => \Add12~14_combout\,
	combout => \team2_score~25_combout\);

-- Location: LCCOMB_X103_Y11_N26
\team2_score~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~26_combout\ = (\team2_score[6]~20_combout\ & ((\team2_score~25_combout\ & (\Add11~12_combout\)) # (!\team2_score~25_combout\ & ((\Add13~12_combout\))))) # (!\team2_score[6]~20_combout\ & (((\team2_score~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add11~12_combout\,
	datab => \Add13~12_combout\,
	datac => \team2_score[6]~20_combout\,
	datad => \team2_score~25_combout\,
	combout => \team2_score~26_combout\);

-- Location: LCCOMB_X103_Y11_N30
\team2_score~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \team2_score~39_combout\ = (\team_switch_prev~q\ & (((\team2_score~26_combout\)))) # (!\team_switch_prev~q\ & ((\team_switch_reg~q\ & (team1_score(7))) # (!\team_switch_reg~q\ & ((\team2_score~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(7),
	datab => \team_switch_prev~q\,
	datac => \team_switch_reg~q\,
	datad => \team2_score~26_combout\,
	combout => \team2_score~39_combout\);

-- Location: FF_X103_Y11_N31
\team2_score[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \team2_score~39_combout\,
	clrn => \reset~input_o\,
	ena => \team2_score[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team2_score(7));

-- Location: LCCOMB_X105_Y11_N12
\Add7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add7~12_combout\ = \Add7~11\ $ (!team1_score(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => team1_score(7),
	cin => \Add7~11\,
	combout => \Add7~12_combout\);

-- Location: LCCOMB_X103_Y11_N16
\Add9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add9~12_combout\ = team1_score(7) $ (\Add9~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(7),
	cin => \Add9~11\,
	combout => \Add9~12_combout\);

-- Location: LCCOMB_X107_Y11_N28
\Add8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~14_combout\ = team1_score(7) $ (\Add8~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(7),
	cin => \Add8~13\,
	combout => \Add8~14_combout\);

-- Location: LCCOMB_X106_Y11_N24
\Add10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~14_combout\ = team1_score(7) $ (!\Add10~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(7),
	cin => \Add10~13\,
	combout => \Add10~14_combout\);

-- Location: LCCOMB_X106_Y11_N2
\team1_score~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~26_combout\ = (\team1_score[7]~20_combout\ & (((\switch_addsub~input_o\)))) # (!\team1_score[7]~20_combout\ & ((\switch_addsub~input_o\ & (\Add8~14_combout\)) # (!\switch_addsub~input_o\ & ((\Add10~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team1_score[7]~20_combout\,
	datab => \Add8~14_combout\,
	datac => \switch_addsub~input_o\,
	datad => \Add10~14_combout\,
	combout => \team1_score~26_combout\);

-- Location: LCCOMB_X105_Y11_N14
\team1_score~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~27_combout\ = (\team1_score[7]~20_combout\ & ((\team1_score~26_combout\ & (\Add7~12_combout\)) # (!\team1_score~26_combout\ & ((\Add9~12_combout\))))) # (!\team1_score[7]~20_combout\ & (((\team1_score~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add7~12_combout\,
	datab => \team1_score[7]~20_combout\,
	datac => \Add9~12_combout\,
	datad => \team1_score~26_combout\,
	combout => \team1_score~27_combout\);

-- Location: LCCOMB_X102_Y11_N12
\team1_score~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \team1_score~40_combout\ = (\team_switch_reg~q\ & ((\team_switch_prev~q\ & ((\team1_score~27_combout\))) # (!\team_switch_prev~q\ & (team2_score(7))))) # (!\team_switch_reg~q\ & (((\team1_score~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \team_switch_reg~q\,
	datab => \team_switch_prev~q\,
	datac => team2_score(7),
	datad => \team1_score~27_combout\,
	combout => \team1_score~40_combout\);

-- Location: FF_X101_Y11_N25
\team1_score[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \team1_score~40_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \team1_score[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team1_score(7));

-- Location: LCCOMB_X101_Y11_N4
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = team1_score(5) $ (VCC)
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(team1_score(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team1_score(5),
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X101_Y11_N6
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (team1_score(6) & (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!team1_score(6) & (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!team1_score(6) & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(6),
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X101_Y11_N8
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (team1_score(7) & (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!team1_score(7) & (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- VCC))
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((team1_score(7) & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team1_score(7),
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X101_Y11_N10
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X101_Y11_N26
\Mod5|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[18]~37_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X101_Y11_N0
\Mod5|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[18]~36_combout\ = (team1_score(7) & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team1_score(7),
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X101_Y11_N22
\Mod5|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X101_Y11_N28
\Mod5|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[17]~38_combout\ = (team1_score(6) & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team1_score(6),
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X100_Y11_N8
\Mod5|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[16]~41_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X101_Y11_N2
\Mod5|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[16]~40_combout\ = (team1_score(5) & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team1_score(5),
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X101_Y11_N24
\Mod5|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[15]~43_combout\ = (team1_score(4) & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team1_score(4),
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X101_Y11_N30
\Mod5|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[15]~42_combout\ = (team1_score(4) & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team1_score(4),
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X101_Y11_N12
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[15]~42_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[15]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X101_Y11_N14
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[16]~41_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[16]~40_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[16]~40_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[16]~41_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X101_Y11_N16
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[17]~38_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[17]~38_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[17]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X101_Y11_N18
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[18]~37_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[18]~36_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X101_Y11_N20
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X100_Y11_N30
\Mod5|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[23]~44_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X100_Y11_N28
\Mod5|auto_generated|divider|divider|StageOut[23]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[23]~67_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (team1_score(6))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(6),
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[23]~67_combout\);

-- Location: LCCOMB_X100_Y11_N26
\Mod5|auto_generated|divider|divider|StageOut[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[22]~68_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (team1_score(5))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(5),
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[22]~68_combout\);

-- Location: LCCOMB_X100_Y11_N0
\Mod5|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[22]~45_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X100_Y11_N10
\Mod5|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & team1_score(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => team1_score(4),
	combout => \Mod5|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X100_Y11_N24
\Mod5|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[21]~47_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X100_Y11_N22
\Mod5|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[20]~49_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & team1_score(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => team1_score(3),
	combout => \Mod5|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X100_Y11_N2
\Mod5|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & team1_score(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => team1_score(3),
	combout => \Mod5|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X100_Y11_N12
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[20]~48_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[20]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X100_Y11_N14
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[21]~46_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[21]~46_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X100_Y11_N16
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[22]~45_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[22]~45_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[22]~68_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X100_Y11_N18
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[23]~44_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[23]~67_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[23]~67_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X100_Y11_N20
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X99_Y11_N12
\Mod5|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & team1_score(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => team1_score(3),
	combout => \Mod5|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X99_Y11_N14
\Mod5|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X99_Y11_N6
\Mod5|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[25]~55_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & team1_score(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => team1_score(2),
	combout => \Mod5|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X99_Y11_N0
\Mod5|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & team1_score(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => team1_score(2),
	combout => \Mod5|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X99_Y11_N20
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[25]~54_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[25]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X99_Y11_N22
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[26]~53_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[26]~53_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[26]~52_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X100_Y11_N4
\Mod5|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[28]~50_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X99_Y11_N2
\Mod5|auto_generated|divider|divider|StageOut[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[28]~65_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[22]~68_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[28]~65_combout\);

-- Location: LCCOMB_X100_Y11_N6
\Mod5|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[27]~51_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X99_Y11_N16
\Mod5|auto_generated|divider|divider|StageOut[27]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[27]~69_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (team1_score(4))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(4),
	datab => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[27]~69_combout\);

-- Location: LCCOMB_X99_Y11_N24
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[27]~69_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[27]~69_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[27]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X99_Y11_N26
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[28]~50_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[28]~65_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[28]~65_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X99_Y11_N28
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X99_Y11_N10
\Mod5|auto_generated|divider|divider|StageOut[32]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[32]~59_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[32]~59_combout\);

-- Location: LCCOMB_X99_Y11_N18
\Mod5|auto_generated|divider|divider|StageOut[32]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[32]~70_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (team1_score(3))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => team1_score(3),
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[32]~70_combout\);

-- Location: LCCOMB_X100_Y14_N26
\Mod5|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Mod5|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X99_Y11_N8
\Mod5|auto_generated|divider|divider|StageOut[33]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[33]~58_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[33]~58_combout\);

-- Location: LCCOMB_X99_Y11_N4
\Mod5|auto_generated|divider|divider|StageOut[31]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[31]~61_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[31]~61_combout\);

-- Location: LCCOMB_X100_Y14_N4
\Mod5|auto_generated|divider|divider|StageOut[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[31]~60_combout\ = (team1_score(2) & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team1_score(2),
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[31]~60_combout\);

-- Location: LCCOMB_X100_Y14_N10
\Mod5|auto_generated|divider|divider|StageOut[30]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[30]~57_combout\ = (team1_score(1) & !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team1_score(1),
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[30]~57_combout\);

-- Location: LCCOMB_X100_Y14_N28
\Mod5|auto_generated|divider|divider|StageOut[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[30]~56_combout\ = (team1_score(1) & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team1_score(1),
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[30]~56_combout\);

-- Location: LCCOMB_X100_Y14_N14
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[30]~57_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[30]~56_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[30]~57_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[30]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[30]~57_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[30]~56_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X100_Y14_N16
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[31]~61_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[31]~60_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[31]~61_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[31]~60_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[31]~61_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[31]~60_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X100_Y14_N18
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[32]~70_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[32]~70_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[32]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X100_Y14_N20
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[33]~66_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[33]~58_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[33]~58_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X100_Y14_N22
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X100_Y14_N30
\Mod5|auto_generated|divider|divider|StageOut[38]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[32]~70_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\);

-- Location: LCCOMB_X100_Y14_N6
\Mod5|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (team1_score(1))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(1),
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X100_Y14_N24
\Mod5|auto_generated|divider|divider|StageOut[37]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[31]~61_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[31]~60_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Mod5|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\);

-- Location: LCCOMB_X94_Y4_N28
\seg_disp1_unit|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp1_unit|WideOr6~0_combout\ = (\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\ & (\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\)) # (!\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\ & 
-- (\Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\ $ (((!\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\ & team1_score(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datac => team1_score(0),
	datad => \Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \seg_disp1_unit|WideOr6~0_combout\);

-- Location: LCCOMB_X94_Y4_N14
\seg_disp1_unit|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp1_unit|WideOr5~0_combout\ = (\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\)))) # 
-- (!\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\ & (\Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\ & (\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\ $ (team1_score(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datac => team1_score(0),
	datad => \Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \seg_disp1_unit|WideOr5~0_combout\);

-- Location: LCCOMB_X94_Y4_N20
\seg_disp1_unit|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp1_unit|WideOr4~0_combout\ = (\Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\ & (\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\)) # (!\Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\ & 
-- (\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\) # (!team1_score(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datac => team1_score(0),
	datad => \Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \seg_disp1_unit|WideOr4~0_combout\);

-- Location: LCCOMB_X94_Y4_N30
\seg_disp1_unit|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp1_unit|WideOr3~0_combout\ = (\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\) # ((team1_score(0) & \Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\)))) # 
-- (!\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\ & (\Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\ $ (((!\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\ & team1_score(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datac => team1_score(0),
	datad => \Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \seg_disp1_unit|WideOr3~0_combout\);

-- Location: LCCOMB_X94_Y4_N24
\seg_disp1_unit|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp1_unit|WideOr2~0_combout\ = (team1_score(0)) # ((\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\ & (\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\)) # (!\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\ & 
-- ((\Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datac => team1_score(0),
	datad => \Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \seg_disp1_unit|WideOr2~0_combout\);

-- Location: LCCOMB_X94_Y4_N22
\seg_disp1_unit|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp1_unit|WideOr1~0_combout\ = (team1_score(0) & ((\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\ $ (!\Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\)))) 
-- # (!team1_score(0) & ((\Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\ & (\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\)) # (!\Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\ & 
-- ((\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datac => team1_score(0),
	datad => \Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \seg_disp1_unit|WideOr1~0_combout\);

-- Location: LCCOMB_X94_Y4_N12
\seg_disp1_unit|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp1_unit|WideOr0~0_combout\ = (\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\ & ((!\Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\) # 
-- (!team1_score(0))))) # (!\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\ & (\Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\ $ (((\Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datac => team1_score(0),
	datad => \Mod5|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \seg_disp1_unit|WideOr0~0_combout\);

-- Location: LCCOMB_X102_Y9_N10
\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = team1_score(5) $ (VCC)
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(team1_score(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team1_score(5),
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X102_Y9_N12
\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (team1_score(6) & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!team1_score(6) & (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!team1_score(6) & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(6),
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X102_Y9_N14
\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (team1_score(7) & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!team1_score(7) & (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- VCC))
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((team1_score(7) & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(7),
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X102_Y9_N16
\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X102_Y9_N26
\Div3|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[18]~36_combout\ = (team1_score(7) & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team1_score(7),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X102_Y9_N20
\Div3|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[18]~37_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X102_Y9_N30
\Div3|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~38_combout\ = (team1_score(6) & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team1_score(6),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X102_Y9_N28
\Div3|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X102_Y9_N22
\Div3|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[16]~40_combout\ = (team1_score(5) & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team1_score(5),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X102_Y9_N24
\Div3|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[16]~41_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X101_Y9_N16
\Div3|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[15]~42_combout\ = (team1_score(4) & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team1_score(4),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X101_Y9_N30
\Div3|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[15]~43_combout\ = (team1_score(4) & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team1_score(4),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X102_Y9_N0
\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\Div3|auto_generated|divider|divider|StageOut[15]~43_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\Div3|auto_generated|divider|divider|StageOut[15]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X102_Y9_N2
\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[16]~40_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[16]~41_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[16]~41_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[16]~40_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X102_Y9_N4
\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~39_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~39_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X102_Y9_N6
\Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[18]~36_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[18]~37_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X102_Y9_N8
\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X100_Y9_N18
\Div3|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (team1_score(5))) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => team1_score(5),
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X99_Y9_N30
\Div3|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (team1_score(6))) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => team1_score(6),
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X99_Y9_N28
\Div3|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[23]~44_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X102_Y9_N18
\Div3|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[22]~45_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X99_Y9_N22
\Div3|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~46_combout\ = (team1_score(4) & \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team1_score(4),
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X99_Y9_N20
\Div3|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~47_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X99_Y9_N26
\Div3|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[20]~48_combout\ = (team1_score(3) & \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team1_score(3),
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X99_Y9_N24
\Div3|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[20]~49_combout\ = (team1_score(3) & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team1_score(3),
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X99_Y9_N0
\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\Div3|auto_generated|divider|divider|StageOut[20]~49_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\Div3|auto_generated|divider|divider|StageOut[20]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X99_Y9_N2
\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[21]~46_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[21]~46_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X99_Y9_N4
\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~65_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~65_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X99_Y9_N6
\Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[23]~64_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[23]~44_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X99_Y9_N8
\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X100_Y9_N12
\Div3|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X100_Y9_N8
\Div3|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[28]~50_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X100_Y9_N6
\Div3|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[27]~51_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X100_Y9_N4
\Div3|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (team1_score(4))) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => team1_score(4),
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X100_Y9_N20
\Div3|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[26]~52_combout\ = (team1_score(3) & \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team1_score(3),
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X100_Y9_N2
\Div3|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X100_Y9_N10
\Div3|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~55_combout\ = (team1_score(2) & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team1_score(2),
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X100_Y9_N0
\Div3|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~54_combout\ = (team1_score(2) & \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team1_score(2),
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X100_Y9_N22
\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\Div3|auto_generated|divider|divider|StageOut[25]~54_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\Div3|auto_generated|divider|divider|StageOut[25]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X100_Y9_N24
\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[26]~53_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[26]~53_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[26]~52_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X100_Y9_N26
\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[27]~66_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[27]~66_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X100_Y9_N28
\Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[28]~62_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[28]~50_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X100_Y9_N30
\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X99_Y9_N10
\Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (GND)
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY(!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X99_Y9_N12
\Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & VCC))
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X99_Y9_N14
\Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & VCC)) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ $ (GND)))
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X99_Y9_N16
\Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY(!\Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X99_Y9_N18
\Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X100_Y10_N18
\Mod6|auto_generated|divider|divider|StageOut[30]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[30]~6_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[30]~6_combout\);

-- Location: LCCOMB_X100_Y10_N0
\Mod6|auto_generated|divider|divider|StageOut[30]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[30]~7_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[30]~7_combout\);

-- Location: LCCOMB_X100_Y10_N4
\Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (((\Mod6|auto_generated|divider|divider|StageOut[30]~6_combout\) # (\Mod6|auto_generated|divider|divider|StageOut[30]~7_combout\)))
-- \Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\Mod6|auto_generated|divider|divider|StageOut[30]~6_combout\) # (\Mod6|auto_generated|divider|divider|StageOut[30]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[30]~6_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[30]~7_combout\,
	datad => VCC,
	combout => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X100_Y10_N30
\Mod6|auto_generated|divider|divider|StageOut[33]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[33]~1_combout\ = (!\Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[33]~1_combout\);

-- Location: LCCOMB_X100_Y10_N16
\Mod6|auto_generated|divider|divider|StageOut[33]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[33]~0_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[33]~0_combout\);

-- Location: LCCOMB_X100_Y10_N28
\Mod6|auto_generated|divider|divider|StageOut[32]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[32]~3_combout\ = (!\Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[32]~3_combout\);

-- Location: LCCOMB_X100_Y10_N14
\Mod6|auto_generated|divider|divider|StageOut[32]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[32]~2_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[32]~2_combout\);

-- Location: LCCOMB_X100_Y10_N22
\Mod6|auto_generated|divider|divider|StageOut[31]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[31]~4_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[31]~4_combout\);

-- Location: LCCOMB_X100_Y10_N20
\Mod6|auto_generated|divider|divider|StageOut[31]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[31]~5_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[31]~5_combout\);

-- Location: LCCOMB_X100_Y10_N6
\Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ & (((\Mod6|auto_generated|divider|divider|StageOut[31]~4_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[31]~5_combout\)))) # (!\Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ & (!\Mod6|auto_generated|divider|divider|StageOut[31]~4_combout\ & 
-- (!\Mod6|auto_generated|divider|divider|StageOut[31]~5_combout\)))
-- \Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((!\Mod6|auto_generated|divider|divider|StageOut[31]~4_combout\ & (!\Mod6|auto_generated|divider|divider|StageOut[31]~5_combout\ & 
-- !\Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[31]~4_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[31]~5_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X100_Y10_N8
\Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & (((\Mod6|auto_generated|divider|divider|StageOut[32]~3_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[32]~2_combout\)))) # (!\Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & ((((\Mod6|auto_generated|divider|divider|StageOut[32]~3_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[32]~2_combout\)))))
-- \Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((!\Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & ((\Mod6|auto_generated|divider|divider|StageOut[32]~3_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[32]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[32]~3_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[32]~2_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X100_Y10_N10
\Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\ = CARRY((!\Mod6|auto_generated|divider|divider|StageOut[33]~1_combout\ & (!\Mod6|auto_generated|divider|divider|StageOut[33]~0_combout\ & 
-- !\Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[33]~1_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[33]~0_combout\,
	datad => VCC,
	cin => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	cout => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\);

-- Location: LCCOMB_X100_Y10_N12
\Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = \Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\);

-- Location: LCCOMB_X100_Y10_N2
\Mod6|auto_generated|divider|divider|StageOut[36]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & ((\Mod6|auto_generated|divider|divider|StageOut[30]~6_combout\) # 
-- ((\Mod6|auto_generated|divider|divider|StageOut[30]~7_combout\)))) # (!\Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (((\Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[30]~6_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[30]~7_combout\,
	datac => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\);

-- Location: LCCOMB_X100_Y10_N26
\Mod6|auto_generated|divider|divider|StageOut[38]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & ((\Mod6|auto_generated|divider|divider|StageOut[32]~3_combout\) # 
-- ((\Mod6|auto_generated|divider|divider|StageOut[32]~2_combout\)))) # (!\Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (((\Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[32]~3_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[32]~2_combout\,
	datac => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\);

-- Location: LCCOMB_X100_Y10_N24
\Mod6|auto_generated|divider|divider|StageOut[37]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (((\Mod6|auto_generated|divider|divider|StageOut[31]~5_combout\) # 
-- (\Mod6|auto_generated|divider|divider|StageOut[31]~4_combout\)))) # (!\Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (\Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[31]~5_combout\,
	datac => \Mod6|auto_generated|divider|divider|StageOut[31]~4_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\);

-- Location: LCCOMB_X100_Y9_N16
\Div3|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[33]~56_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X101_Y9_N14
\Div3|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X100_Y9_N14
\Div3|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[32]~57_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X101_Y9_N28
\Div3|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((team1_score(3)))) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => team1_score(3),
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X101_Y9_N26
\Div3|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[31]~59_combout\ = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X101_Y9_N20
\Div3|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[31]~58_combout\ = (team1_score(2) & \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team1_score(2),
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X101_Y9_N22
\Div3|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[30]~61_combout\ = (team1_score(1) & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team1_score(1),
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: LCCOMB_X101_Y9_N24
\Div3|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[30]~60_combout\ = (team1_score(1) & \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team1_score(1),
	datad => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X101_Y9_N0
\Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[30]~61_combout\) # (\Div3|auto_generated|divider|divider|StageOut[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datad => VCC,
	cout => \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X101_Y9_N2
\Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[31]~59_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[31]~58_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X101_Y9_N4
\Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\Div3|auto_generated|divider|divider|StageOut[32]~57_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[32]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X101_Y9_N6
\Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[33]~56_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[33]~63_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X101_Y9_N8
\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X101_Y9_N18
\Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = !\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\);

-- Location: LCCOMB_X101_Y9_N12
\Mod6|auto_generated|divider|divider|StageOut[35]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\ = (\Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (!\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # 
-- (!\Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & ((\Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod6|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	combout => \Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\);

-- Location: LCCOMB_X92_Y4_N4
\seg_disp2_unit|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp2_unit|WideOr6~0_combout\ = (\Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\ & (\Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\)) # (!\Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\ & 
-- (\Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\ $ (((!\Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\ & \Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\,
	datac => \Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\,
	datad => \Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\,
	combout => \seg_disp2_unit|WideOr6~0_combout\);

-- Location: LCCOMB_X92_Y4_N30
\seg_disp2_unit|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp2_unit|WideOr5~0_combout\ = (\Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\ & ((\Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\) # ((\Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\)))) # 
-- (!\Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\ & (\Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\ & (\Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\ $ 
-- (\Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\,
	datac => \Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\,
	datad => \Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\,
	combout => \seg_disp2_unit|WideOr5~0_combout\);

-- Location: LCCOMB_X92_Y4_N12
\seg_disp2_unit|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp2_unit|WideOr4~0_combout\ = (\Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\ & (((\Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\)))) # (!\Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\ & 
-- (\Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\ & ((\Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\) # (!\Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\,
	datac => \Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\,
	datad => \Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\,
	combout => \seg_disp2_unit|WideOr4~0_combout\);

-- Location: LCCOMB_X92_Y4_N22
\seg_disp2_unit|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp2_unit|WideOr3~0_combout\ = (\Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\ & ((\Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\) # ((\Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\ & 
-- \Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\)))) # (!\Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\ & (\Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\ $ 
-- (((!\Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\ & \Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\,
	datac => \Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\,
	datad => \Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\,
	combout => \seg_disp2_unit|WideOr3~0_combout\);

-- Location: LCCOMB_X92_Y4_N28
\seg_disp2_unit|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp2_unit|WideOr2~0_combout\ = (\Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\) # ((\Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\ & (\Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\)) # 
-- (!\Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\ & ((\Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\,
	datac => \Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\,
	datad => \Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\,
	combout => \seg_disp2_unit|WideOr2~0_combout\);

-- Location: LCCOMB_X92_Y4_N10
\seg_disp2_unit|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp2_unit|WideOr1~0_combout\ = (\Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\ & ((\Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\) # ((\Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\ & 
-- \Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\)))) # (!\Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\ & ((\Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\) # 
-- ((!\Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\ & \Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\,
	datac => \Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\,
	datad => \Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\,
	combout => \seg_disp2_unit|WideOr1~0_combout\);

-- Location: LCCOMB_X92_Y4_N24
\seg_disp2_unit|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp2_unit|WideOr0~0_combout\ = (\Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\ & (!\Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\ & ((!\Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\) # 
-- (!\Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\)))) # (!\Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\ & (\Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\ $ 
-- ((\Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datab => \Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\,
	datac => \Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\,
	datad => \Mod6|auto_generated|divider|divider|StageOut[35]~8_combout\,
	combout => \seg_disp2_unit|WideOr0~0_combout\);

-- Location: LCCOMB_X103_Y14_N2
\Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = team2_score(5) $ (VCC)
-- \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(team2_score(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(5),
	datad => VCC,
	combout => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X103_Y14_N4
\Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (team2_score(6) & (\Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!team2_score(6) & (!\Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!team2_score(6) & !\Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team2_score(6),
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X103_Y14_N6
\Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (team2_score(7) & (\Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!team2_score(7) & (!\Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- VCC))
-- \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((team2_score(7) & !\Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(7),
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X103_Y14_N8
\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X103_Y14_N30
\Mod7|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[18]~37_combout\ = (!\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X103_Y14_N28
\Mod7|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & team2_score(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => team2_score(7),
	combout => \Mod7|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X103_Y14_N10
\Mod7|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X103_Y14_N0
\Mod7|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & team2_score(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => team2_score(6),
	combout => \Mod7|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X103_Y14_N12
\Mod7|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & team2_score(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => team2_score(5),
	combout => \Mod7|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X103_Y14_N16
\Mod7|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[16]~41_combout\ = (!\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X103_Y14_N14
\Mod7|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[15]~43_combout\ = (!\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & team2_score(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => team2_score(4),
	combout => \Mod7|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X101_Y14_N10
\Mod7|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[15]~42_combout\ = (team2_score(4) & \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(4),
	datad => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X103_Y14_N18
\Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod7|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Mod7|auto_generated|divider|divider|StageOut[15]~42_combout\)))
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod7|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Mod7|auto_generated|divider|divider|StageOut[15]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datad => VCC,
	combout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X103_Y14_N20
\Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod7|auto_generated|divider|divider|StageOut[16]~40_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[16]~41_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod7|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- (!\Mod7|auto_generated|divider|divider|StageOut[16]~41_combout\)))
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod7|auto_generated|divider|divider|StageOut[16]~40_combout\ & (!\Mod7|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- !\Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X103_Y14_N22
\Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod7|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[17]~38_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod7|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[17]~38_combout\)))))
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod7|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[17]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X103_Y14_N24
\Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Mod7|auto_generated|divider|divider|StageOut[18]~37_combout\ & (!\Mod7|auto_generated|divider|divider|StageOut[18]~36_combout\ & 
-- !\Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X103_Y14_N26
\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X105_Y14_N24
\Mod7|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[21]~46_combout\ = (team2_score(4) & \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(4),
	datad => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X105_Y14_N16
\Mod7|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[21]~47_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X105_Y14_N22
\Mod7|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[20]~48_combout\ = (team2_score(3) & \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(3),
	datad => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X105_Y14_N28
\Mod7|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[20]~49_combout\ = (team2_score(3) & !\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(3),
	datad => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X105_Y14_N6
\Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod7|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\Mod7|auto_generated|divider|divider|StageOut[20]~49_combout\)))
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod7|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\Mod7|auto_generated|divider|divider|StageOut[20]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datad => VCC,
	combout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X105_Y14_N8
\Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod7|auto_generated|divider|divider|StageOut[21]~46_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod7|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- (!\Mod7|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod7|auto_generated|divider|divider|StageOut[21]~46_combout\ & (!\Mod7|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X105_Y14_N30
\Mod7|auto_generated|divider|divider|StageOut[23]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[23]~67_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (team2_score(6))) # 
-- (!\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(6),
	datab => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[23]~67_combout\);

-- Location: LCCOMB_X105_Y14_N4
\Mod7|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[23]~44_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X105_Y14_N26
\Mod7|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[22]~45_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X105_Y14_N20
\Mod7|auto_generated|divider|divider|StageOut[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((team2_score(5)))) # 
-- (!\Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => team2_score(5),
	datac => \Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\);

-- Location: LCCOMB_X105_Y14_N10
\Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod7|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod7|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\)))))
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod7|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X105_Y14_N12
\Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Mod7|auto_generated|divider|divider|StageOut[23]~67_combout\ & (!\Mod7|auto_generated|divider|divider|StageOut[23]~44_combout\ & 
-- !\Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[23]~67_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X105_Y14_N14
\Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X106_Y14_N30
\Mod7|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[27]~51_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X106_Y14_N18
\Mod7|auto_generated|divider|divider|StageOut[27]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (team2_score(4))) # 
-- (!\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(4),
	datab => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\);

-- Location: LCCOMB_X106_Y14_N26
\Mod7|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[26]~52_combout\ = (team2_score(3) & \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(3),
	datad => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X106_Y14_N0
\Mod7|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X106_Y14_N2
\Mod7|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[25]~54_combout\ = (team2_score(2) & \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team2_score(2),
	datad => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X106_Y14_N4
\Mod7|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[25]~55_combout\ = (team2_score(2) & !\Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(2),
	datad => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X106_Y14_N6
\Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod7|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\Mod7|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod7|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\Mod7|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X106_Y14_N8
\Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod7|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[26]~53_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod7|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- (!\Mod7|auto_generated|divider|divider|StageOut[26]~53_combout\)))
-- \Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod7|auto_generated|divider|divider|StageOut[26]~52_combout\ & (!\Mod7|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- !\Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X106_Y14_N10
\Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod7|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod7|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\)))))
-- \Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod7|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X106_Y14_N22
\Mod7|auto_generated|divider|divider|StageOut[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[28]~65_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- ((\Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\,
	datac => \Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[28]~65_combout\);

-- Location: LCCOMB_X106_Y14_N28
\Mod7|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[28]~50_combout\ = (!\Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X106_Y14_N12
\Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Mod7|auto_generated|divider|divider|StageOut[28]~65_combout\ & (!\Mod7|auto_generated|divider|divider|StageOut[28]~50_combout\ & 
-- !\Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[28]~65_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X106_Y14_N14
\Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X102_Y14_N12
\Mod7|auto_generated|divider|divider|StageOut[33]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[33]~58_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[33]~58_combout\);

-- Location: LCCOMB_X102_Y14_N8
\Mod7|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- ((\Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datab => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X102_Y14_N10
\Mod7|auto_generated|divider|divider|StageOut[32]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\);

-- Location: LCCOMB_X102_Y14_N14
\Mod7|auto_generated|divider|divider|StageOut[32]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((team2_score(3)))) # 
-- (!\Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => team2_score(3),
	datac => \Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\);

-- Location: LCCOMB_X102_Y14_N30
\Mod7|auto_generated|divider|divider|StageOut[31]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\);

-- Location: LCCOMB_X102_Y14_N0
\Mod7|auto_generated|divider|divider|StageOut[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\ = (team2_score(2) & \Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(2),
	datad => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\);

-- Location: LCCOMB_X102_Y14_N6
\Mod7|auto_generated|divider|divider|StageOut[30]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[30]~57_combout\ = (team2_score(1) & !\Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team2_score(1),
	datad => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[30]~57_combout\);

-- Location: LCCOMB_X102_Y14_N28
\Mod7|auto_generated|divider|divider|StageOut[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[30]~56_combout\ = (team2_score(1) & \Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team2_score(1),
	datad => \Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[30]~56_combout\);

-- Location: LCCOMB_X102_Y14_N18
\Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod7|auto_generated|divider|divider|StageOut[30]~57_combout\) # (\Mod7|auto_generated|divider|divider|StageOut[30]~56_combout\)))
-- \Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod7|auto_generated|divider|divider|StageOut[30]~57_combout\) # (\Mod7|auto_generated|divider|divider|StageOut[30]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[30]~57_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[30]~56_combout\,
	datad => VCC,
	combout => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X102_Y14_N20
\Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\ & 
-- (!\Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\)))
-- \Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\ & (!\Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\ & 
-- !\Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X102_Y14_N22
\Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\)))))
-- \Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X102_Y14_N24
\Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Mod7|auto_generated|divider|divider|StageOut[33]~58_combout\ & (!\Mod7|auto_generated|divider|divider|StageOut[33]~66_combout\ & 
-- !\Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[33]~58_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datad => VCC,
	cin => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X102_Y14_N26
\Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X102_Y14_N4
\Mod7|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (team2_score(1))) # (!\Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(1),
	datac => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X102_Y14_N16
\Mod7|auto_generated|divider|divider|StageOut[38]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- ((\Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datac => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\);

-- Location: LCCOMB_X102_Y14_N2
\Mod7|auto_generated|divider|divider|StageOut[37]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\ = (\Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\) # 
-- ((\Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\)))) # (!\Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datac => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\);

-- Location: LCCOMB_X101_Y10_N20
\seg_disp3_unit|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp3_unit|WideOr6~0_combout\ = (\Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ & (\Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\)) # (!\Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ & 
-- (\Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\ $ (((!\Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\ & team2_score(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datac => team2_score(0),
	datad => \Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \seg_disp3_unit|WideOr6~0_combout\);

-- Location: LCCOMB_X111_Y11_N24
\seg_disp3_unit|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp3_unit|WideOr5~0_combout\ = (\Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\ & ((\Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\) # (\Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ $ (team2_score(0))))) # 
-- (!\Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\ & (\Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ & ((\Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datac => team2_score(0),
	datad => \Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\,
	combout => \seg_disp3_unit|WideOr5~0_combout\);

-- Location: LCCOMB_X101_Y10_N10
\seg_disp3_unit|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp3_unit|WideOr4~0_combout\ = (\Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\ & (((\Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\)))) # (!\Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\ & 
-- (\Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ & ((\Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\) # (!team2_score(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datac => team2_score(0),
	datad => \Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \seg_disp3_unit|WideOr4~0_combout\);

-- Location: LCCOMB_X111_Y11_N18
\seg_disp3_unit|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp3_unit|WideOr3~0_combout\ = (\Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ & ((\Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\) # ((\Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\ & team2_score(0))))) # 
-- (!\Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ & (\Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\ $ (((team2_score(0) & !\Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datac => team2_score(0),
	datad => \Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\,
	combout => \seg_disp3_unit|WideOr3~0_combout\);

-- Location: LCCOMB_X101_Y10_N4
\seg_disp3_unit|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp3_unit|WideOr2~0_combout\ = (team2_score(0)) # ((\Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ & (\Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\)) # (!\Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ & 
-- ((\Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datac => team2_score(0),
	datad => \Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \seg_disp3_unit|WideOr2~0_combout\);

-- Location: LCCOMB_X111_Y11_N4
\seg_disp3_unit|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp3_unit|WideOr1~0_combout\ = (\Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\ & ((\Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\) # ((\Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ & team2_score(0))))) # 
-- (!\Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\ & ((\Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\) # ((team2_score(0) & !\Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datac => team2_score(0),
	datad => \Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\,
	combout => \seg_disp3_unit|WideOr1~0_combout\);

-- Location: LCCOMB_X111_Y11_N2
\seg_disp3_unit|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp3_unit|WideOr0~0_combout\ = (\Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\ & (!\Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\ & ((!team2_score(0)) # 
-- (!\Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\)))) # (!\Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\ & (\Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ $ 
-- (((\Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\,
	datab => \Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datac => team2_score(0),
	datad => \Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\,
	combout => \seg_disp3_unit|WideOr0~0_combout\);

-- Location: LCCOMB_X103_Y8_N20
\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = team2_score(5) $ (VCC)
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(team2_score(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(5),
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X103_Y8_N22
\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (team2_score(6) & (\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!team2_score(6) & (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!team2_score(6) & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(6),
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X103_Y8_N24
\Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (team2_score(7) & (\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!team2_score(7) & (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- VCC))
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((team2_score(7) & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => team2_score(7),
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X103_Y8_N26
\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X103_Y8_N2
\Div4|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[18]~37_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X102_Y8_N24
\Div4|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[18]~36_combout\ = (team2_score(7) & \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(7),
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X103_Y8_N4
\Div4|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X102_Y8_N2
\Div4|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[17]~38_combout\ = (team2_score(6) & \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(6),
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X103_Y8_N30
\Div4|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[16]~41_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X102_Y8_N0
\Div4|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[16]~40_combout\ = (team2_score(5) & \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team2_score(5),
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X103_Y8_N6
\Div4|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[15]~43_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & team2_score(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => team2_score(4),
	combout => \Div4|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X103_Y8_N8
\Div4|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & team2_score(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => team2_score(4),
	combout => \Div4|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X102_Y8_N10
\Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div4|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Div4|auto_generated|divider|divider|StageOut[15]~42_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Div4|auto_generated|divider|divider|StageOut[15]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X102_Y8_N12
\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div4|auto_generated|divider|divider|StageOut[16]~41_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[16]~40_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div4|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- (!\Div4|auto_generated|divider|divider|StageOut[16]~40_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[16]~41_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X102_Y8_N14
\Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div4|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[17]~38_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[17]~38_combout\)))))
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div4|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[17]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X102_Y8_N16
\Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[18]~37_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[18]~36_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X102_Y8_N18
\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X102_Y8_N4
\Div4|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((team2_score(6)))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => team2_score(6),
	datac => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X102_Y8_N26
\Div4|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[23]~44_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X102_Y8_N30
\Div4|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((team2_score(5)))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => team2_score(5),
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X102_Y8_N8
\Div4|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[22]~45_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X102_Y8_N20
\Div4|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[21]~46_combout\ = (team2_score(4) & \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(4),
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X102_Y8_N22
\Div4|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[21]~47_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X102_Y8_N6
\Div4|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[20]~49_combout\ = (team2_score(3) & !\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(3),
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X102_Y8_N28
\Div4|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[20]~48_combout\ = (team2_score(3) & \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(3),
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X101_Y8_N22
\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div4|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\Div4|auto_generated|divider|divider|StageOut[20]~48_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\Div4|auto_generated|divider|divider|StageOut[20]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X101_Y8_N24
\Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div4|auto_generated|divider|divider|StageOut[21]~46_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div4|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- (!\Div4|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[21]~46_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X101_Y8_N26
\Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div4|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[22]~45_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[22]~45_combout\)))))
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div4|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X101_Y8_N28
\Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[23]~64_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[23]~44_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X101_Y8_N30
\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X101_Y8_N6
\Mod8|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (GND)
-- \Mod8|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY(!\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X101_Y8_N8
\Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & VCC))
-- \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Mod8|auto_generated|divider|divider|add_sub_6_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X101_Y8_N10
\Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & VCC)) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ $ (GND)))
-- \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X101_Y8_N12
\Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY(!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X101_Y8_N14
\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X101_Y12_N10
\Mod8|auto_generated|divider|divider|StageOut[31]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[31]~5_combout\ = (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Mod8|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[31]~5_combout\);

-- Location: LCCOMB_X101_Y12_N4
\Mod8|auto_generated|divider|divider|StageOut[31]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[31]~4_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[31]~4_combout\);

-- Location: LCCOMB_X101_Y12_N30
\Mod8|auto_generated|divider|divider|StageOut[33]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[33]~1_combout\ = (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[33]~1_combout\);

-- Location: LCCOMB_X101_Y12_N16
\Mod8|auto_generated|divider|divider|StageOut[33]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[33]~0_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[33]~0_combout\);

-- Location: LCCOMB_X101_Y12_N12
\Mod8|auto_generated|divider|divider|StageOut[32]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[32]~2_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[32]~2_combout\);

-- Location: LCCOMB_X101_Y12_N2
\Mod8|auto_generated|divider|divider|StageOut[32]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[32]~3_combout\ = (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[32]~3_combout\);

-- Location: LCCOMB_X101_Y8_N20
\Div4|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X101_Y8_N16
\Div4|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[28]~50_combout\ = (\Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X101_Y8_N4
\Div4|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (team2_score(4))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(4),
	datab => \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X101_Y8_N18
\Div4|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[27]~51_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X99_Y8_N0
\Div4|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[26]~52_combout\ = (team2_score(3) & \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team2_score(3),
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X101_Y8_N0
\Div4|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X99_Y8_N14
\Div4|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[25]~54_combout\ = (team2_score(2) & \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team2_score(2),
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X99_Y8_N4
\Div4|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[25]~55_combout\ = (team2_score(2) & !\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team2_score(2),
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X100_Y8_N2
\Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div4|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\Div4|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\Div4|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X100_Y8_N4
\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div4|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[26]~53_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div4|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- (!\Div4|auto_generated|divider|divider|StageOut[26]~53_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[26]~52_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X100_Y8_N6
\Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div4|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[27]~51_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[27]~51_combout\)))))
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div4|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[27]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X100_Y8_N8
\Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[28]~62_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[28]~50_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X100_Y8_N10
\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X101_Y12_N6
\Mod8|auto_generated|divider|divider|StageOut[30]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[30]~7_combout\ = (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[30]~7_combout\);

-- Location: LCCOMB_X101_Y12_N8
\Mod8|auto_generated|divider|divider|StageOut[30]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[30]~6_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[30]~6_combout\);

-- Location: LCCOMB_X101_Y12_N18
\Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (((\Mod8|auto_generated|divider|divider|StageOut[30]~7_combout\) # (\Mod8|auto_generated|divider|divider|StageOut[30]~6_combout\)))
-- \Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\Mod8|auto_generated|divider|divider|StageOut[30]~7_combout\) # (\Mod8|auto_generated|divider|divider|StageOut[30]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[30]~7_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[30]~6_combout\,
	datad => VCC,
	combout => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X101_Y12_N20
\Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ & (((\Mod8|auto_generated|divider|divider|StageOut[31]~5_combout\) # 
-- (\Mod8|auto_generated|divider|divider|StageOut[31]~4_combout\)))) # (!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ & (!\Mod8|auto_generated|divider|divider|StageOut[31]~5_combout\ & 
-- (!\Mod8|auto_generated|divider|divider|StageOut[31]~4_combout\)))
-- \Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((!\Mod8|auto_generated|divider|divider|StageOut[31]~5_combout\ & (!\Mod8|auto_generated|divider|divider|StageOut[31]~4_combout\ & 
-- !\Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[31]~5_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[31]~4_combout\,
	datad => VCC,
	cin => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X101_Y12_N22
\Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & (((\Mod8|auto_generated|divider|divider|StageOut[32]~2_combout\) # 
-- (\Mod8|auto_generated|divider|divider|StageOut[32]~3_combout\)))) # (!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & ((((\Mod8|auto_generated|divider|divider|StageOut[32]~2_combout\) # 
-- (\Mod8|auto_generated|divider|divider|StageOut[32]~3_combout\)))))
-- \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & ((\Mod8|auto_generated|divider|divider|StageOut[32]~2_combout\) # 
-- (\Mod8|auto_generated|divider|divider|StageOut[32]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[32]~2_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[32]~3_combout\,
	datad => VCC,
	cin => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X101_Y12_N24
\Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\ = CARRY((!\Mod8|auto_generated|divider|divider|StageOut[33]~1_combout\ & (!\Mod8|auto_generated|divider|divider|StageOut[33]~0_combout\ & 
-- !\Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[33]~1_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[33]~0_combout\,
	datad => VCC,
	cin => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	cout => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\);

-- Location: LCCOMB_X101_Y12_N26
\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = \Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\,
	combout => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\);

-- Location: LCCOMB_X101_Y12_N0
\Mod8|auto_generated|divider|divider|StageOut[37]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & ((\Mod8|auto_generated|divider|divider|StageOut[31]~5_combout\) # 
-- ((\Mod8|auto_generated|divider|divider|StageOut[31]~4_combout\)))) # (!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (((\Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[31]~5_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[31]~4_combout\,
	datac => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datad => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\);

-- Location: LCCOMB_X101_Y8_N2
\Div4|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((!\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Div4|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X100_Y8_N28
\Div4|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[33]~56_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X100_Y8_N12
\Div4|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[32]~57_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X99_Y8_N6
\Div4|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (team2_score(3))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team2_score(3),
	datab => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X100_Y8_N26
\Div4|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[31]~58_combout\ = (team2_score(2) & \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => team2_score(2),
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X100_Y8_N14
\Div4|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[31]~59_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X100_Y8_N30
\Div4|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[30]~61_combout\ = (team2_score(1) & !\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team2_score(1),
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: LCCOMB_X100_Y8_N0
\Div4|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[30]~60_combout\ = (team2_score(1) & \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team2_score(1),
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X100_Y8_N16
\Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[30]~61_combout\) # (\Div4|auto_generated|divider|divider|StageOut[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datad => VCC,
	cout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X100_Y8_N18
\Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[31]~58_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[31]~59_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X100_Y8_N20
\Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\Div4|auto_generated|divider|divider|StageOut[32]~57_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[32]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X100_Y8_N22
\Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[33]~63_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[33]~56_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X100_Y8_N24
\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X103_Y8_N28
\Mod8|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = !\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\);

-- Location: LCCOMB_X103_Y8_N12
\Mod8|auto_generated|divider|divider|StageOut[35]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # 
-- (!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & ((\Mod8|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datad => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\);

-- Location: LCCOMB_X101_Y12_N28
\Mod8|auto_generated|divider|divider|StageOut[36]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & ((\Mod8|auto_generated|divider|divider|StageOut[30]~7_combout\) # 
-- ((\Mod8|auto_generated|divider|divider|StageOut[30]~6_combout\)))) # (!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (((\Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[30]~7_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[30]~6_combout\,
	datac => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datad => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\);

-- Location: LCCOMB_X101_Y12_N14
\Mod8|auto_generated|divider|divider|StageOut[38]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\ = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (((\Mod8|auto_generated|divider|divider|StageOut[32]~3_combout\) # 
-- (\Mod8|auto_generated|divider|divider|StageOut[32]~2_combout\)))) # (!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[32]~3_combout\,
	datac => \Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datad => \Mod8|auto_generated|divider|divider|StageOut[32]~2_combout\,
	combout => \Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\);

-- Location: LCCOMB_X72_Y3_N24
\seg_disp4_unit|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp4_unit|WideOr6~0_combout\ = (\Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\ & (((\Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\)))) # (!\Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\ & 
-- (\Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\ $ (((\Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\ & !\Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\,
	datac => \Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datad => \Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\,
	combout => \seg_disp4_unit|WideOr6~0_combout\);

-- Location: LCCOMB_X72_Y3_N10
\seg_disp4_unit|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp4_unit|WideOr5~0_combout\ = (\Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\ & ((\Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\) # (\Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\ $ 
-- (\Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\)))) # (!\Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\ & (((\Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\ & 
-- \Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\,
	datac => \Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datad => \Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\,
	combout => \seg_disp4_unit|WideOr5~0_combout\);

-- Location: LCCOMB_X72_Y3_N4
\seg_disp4_unit|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp4_unit|WideOr4~0_combout\ = (\Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\ & (((\Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\)))) # (!\Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\ & 
-- (\Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\ & ((\Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\) # (!\Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\,
	datac => \Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datad => \Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\,
	combout => \seg_disp4_unit|WideOr4~0_combout\);

-- Location: LCCOMB_X72_Y3_N22
\seg_disp4_unit|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp4_unit|WideOr3~0_combout\ = (\Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\ & ((\Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\) # ((\Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\ & 
-- \Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\)))) # (!\Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\ & (\Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\ $ 
-- (((\Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\ & !\Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\,
	datac => \Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datad => \Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\,
	combout => \seg_disp4_unit|WideOr3~0_combout\);

-- Location: LCCOMB_X72_Y3_N28
\seg_disp4_unit|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp4_unit|WideOr2~0_combout\ = (\Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\) # ((\Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\ & ((\Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\))) # 
-- (!\Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\ & (\Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\,
	datac => \Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datad => \Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\,
	combout => \seg_disp4_unit|WideOr2~0_combout\);

-- Location: LCCOMB_X72_Y3_N26
\seg_disp4_unit|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp4_unit|WideOr1~0_combout\ = (\Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\ & ((\Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\) # ((\Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\ & 
-- \Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\)))) # (!\Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\ & ((\Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\) # 
-- ((\Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\ & !\Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\,
	datac => \Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datad => \Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\,
	combout => \seg_disp4_unit|WideOr1~0_combout\);

-- Location: LCCOMB_X72_Y3_N12
\seg_disp4_unit|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \seg_disp4_unit|WideOr0~0_combout\ = (\Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\ & (!\Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\ & ((!\Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\) # 
-- (!\Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\)))) # (!\Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\ & ((\Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\ $ 
-- (\Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[35]~8_combout\,
	datac => \Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datad => \Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\,
	combout => \seg_disp4_unit|WideOr0~0_combout\);

-- Location: CLKCTRL_G8
\clk_1Hz~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_1Hz~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_1Hz~clkctrl_outclk\);

-- Location: LCCOMB_X110_Y14_N4
\always1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \always1~2_combout\ = (\switch_start~input_o\ & (!\total_seconds[5]~42_combout\ & (\always1~0_combout\ & \always1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch_start~input_o\,
	datab => \total_seconds[5]~42_combout\,
	datac => \always1~0_combout\,
	datad => \always1~1_combout\,
	combout => \always1~2_combout\);

-- Location: LCCOMB_X110_Y14_N28
\always1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \always1~3_combout\ = (\always1~2_combout\ & ((\LessThan2~0_combout\) # (!\total_seconds[4]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \always1~2_combout\,
	datac => \LessThan2~0_combout\,
	datad => \total_seconds[4]~46_combout\,
	combout => \always1~3_combout\);

-- Location: FF_X110_Y14_N29
\buzzer~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Hz~clkctrl_outclk\,
	d => \always1~3_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buzzer~reg0_q\);

-- Location: LCCOMB_X110_Y14_N26
\LED_Warning~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_Warning~0_combout\ = (\always1~2_combout\ & (\total_seconds[0]~2_combout\ & ((\LessThan2~0_combout\) # (!\total_seconds[4]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan2~0_combout\,
	datab => \always1~2_combout\,
	datac => \total_seconds[0]~2_combout\,
	datad => \total_seconds[4]~46_combout\,
	combout => \LED_Warning~0_combout\);

-- Location: FF_X110_Y14_N27
\LED_Warning~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_1Hz~clkctrl_outclk\,
	d => \LED_Warning~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_Warning~reg0_q\);

-- Location: LCCOMB_X114_Y14_N12
\lcd1602|cnt_500hz[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[0]~20_combout\ = \lcd1602|cnt_500hz\(0) $ (VCC)
-- \lcd1602|cnt_500hz[0]~21\ = CARRY(\lcd1602|cnt_500hz\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_500hz\(0),
	datad => VCC,
	combout => \lcd1602|cnt_500hz[0]~20_combout\,
	cout => \lcd1602|cnt_500hz[0]~21\);

-- Location: LCCOMB_X114_Y18_N12
\lcd1602|cnt_20ms[0]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[0]~57_combout\ = (!\lcd1602|cnt_20ms\(0)) # (!\lcd1602|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|Equal0~6_combout\,
	datac => \lcd1602|cnt_20ms\(0),
	combout => \lcd1602|cnt_20ms[0]~57_combout\);

-- Location: FF_X114_Y18_N13
\lcd1602|cnt_20ms[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[0]~57_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(0));

-- Location: LCCOMB_X114_Y18_N14
\lcd1602|cnt_20ms[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[1]~19_combout\ = (\lcd1602|cnt_20ms\(0) & (\lcd1602|cnt_20ms\(1) $ (VCC))) # (!\lcd1602|cnt_20ms\(0) & (\lcd1602|cnt_20ms\(1) & VCC))
-- \lcd1602|cnt_20ms[1]~20\ = CARRY((\lcd1602|cnt_20ms\(0) & \lcd1602|cnt_20ms\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_20ms\(0),
	datab => \lcd1602|cnt_20ms\(1),
	datad => VCC,
	combout => \lcd1602|cnt_20ms[1]~19_combout\,
	cout => \lcd1602|cnt_20ms[1]~20\);

-- Location: FF_X114_Y18_N15
\lcd1602|cnt_20ms[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[1]~19_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(1));

-- Location: LCCOMB_X114_Y18_N16
\lcd1602|cnt_20ms[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[2]~21_combout\ = (\lcd1602|cnt_20ms\(2) & (!\lcd1602|cnt_20ms[1]~20\)) # (!\lcd1602|cnt_20ms\(2) & ((\lcd1602|cnt_20ms[1]~20\) # (GND)))
-- \lcd1602|cnt_20ms[2]~22\ = CARRY((!\lcd1602|cnt_20ms[1]~20\) # (!\lcd1602|cnt_20ms\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_20ms\(2),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[1]~20\,
	combout => \lcd1602|cnt_20ms[2]~21_combout\,
	cout => \lcd1602|cnt_20ms[2]~22\);

-- Location: FF_X114_Y18_N17
\lcd1602|cnt_20ms[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[2]~21_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(2));

-- Location: LCCOMB_X114_Y18_N18
\lcd1602|cnt_20ms[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[3]~23_combout\ = (\lcd1602|cnt_20ms\(3) & (\lcd1602|cnt_20ms[2]~22\ $ (GND))) # (!\lcd1602|cnt_20ms\(3) & (!\lcd1602|cnt_20ms[2]~22\ & VCC))
-- \lcd1602|cnt_20ms[3]~24\ = CARRY((\lcd1602|cnt_20ms\(3) & !\lcd1602|cnt_20ms[2]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_20ms\(3),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[2]~22\,
	combout => \lcd1602|cnt_20ms[3]~23_combout\,
	cout => \lcd1602|cnt_20ms[3]~24\);

-- Location: FF_X114_Y18_N19
\lcd1602|cnt_20ms[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[3]~23_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(3));

-- Location: LCCOMB_X114_Y18_N10
\lcd1602|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Equal0~1_combout\ = (\lcd1602|cnt_20ms\(0) & (\lcd1602|cnt_20ms\(3) & (\lcd1602|cnt_20ms\(1) & \lcd1602|cnt_20ms\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_20ms\(0),
	datab => \lcd1602|cnt_20ms\(3),
	datac => \lcd1602|cnt_20ms\(1),
	datad => \lcd1602|cnt_20ms\(2),
	combout => \lcd1602|Equal0~1_combout\);

-- Location: LCCOMB_X114_Y18_N20
\lcd1602|cnt_20ms[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[4]~25_combout\ = (\lcd1602|cnt_20ms\(4) & (!\lcd1602|cnt_20ms[3]~24\)) # (!\lcd1602|cnt_20ms\(4) & ((\lcd1602|cnt_20ms[3]~24\) # (GND)))
-- \lcd1602|cnt_20ms[4]~26\ = CARRY((!\lcd1602|cnt_20ms[3]~24\) # (!\lcd1602|cnt_20ms\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_20ms\(4),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[3]~24\,
	combout => \lcd1602|cnt_20ms[4]~25_combout\,
	cout => \lcd1602|cnt_20ms[4]~26\);

-- Location: FF_X114_Y18_N21
\lcd1602|cnt_20ms[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[4]~25_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(4));

-- Location: LCCOMB_X114_Y18_N22
\lcd1602|cnt_20ms[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[5]~27_combout\ = (\lcd1602|cnt_20ms\(5) & (\lcd1602|cnt_20ms[4]~26\ $ (GND))) # (!\lcd1602|cnt_20ms\(5) & (!\lcd1602|cnt_20ms[4]~26\ & VCC))
-- \lcd1602|cnt_20ms[5]~28\ = CARRY((\lcd1602|cnt_20ms\(5) & !\lcd1602|cnt_20ms[4]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_20ms\(5),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[4]~26\,
	combout => \lcd1602|cnt_20ms[5]~27_combout\,
	cout => \lcd1602|cnt_20ms[5]~28\);

-- Location: FF_X114_Y18_N23
\lcd1602|cnt_20ms[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[5]~27_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(5));

-- Location: LCCOMB_X114_Y18_N4
\lcd1602|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Equal0~2_combout\ = (\lcd1602|cnt_20ms\(5) & \lcd1602|cnt_20ms\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd1602|cnt_20ms\(5),
	datad => \lcd1602|cnt_20ms\(4),
	combout => \lcd1602|Equal0~2_combout\);

-- Location: LCCOMB_X114_Y18_N24
\lcd1602|cnt_20ms[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[6]~29_combout\ = (\lcd1602|cnt_20ms\(6) & (!\lcd1602|cnt_20ms[5]~28\)) # (!\lcd1602|cnt_20ms\(6) & ((\lcd1602|cnt_20ms[5]~28\) # (GND)))
-- \lcd1602|cnt_20ms[6]~30\ = CARRY((!\lcd1602|cnt_20ms[5]~28\) # (!\lcd1602|cnt_20ms\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_20ms\(6),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[5]~28\,
	combout => \lcd1602|cnt_20ms[6]~29_combout\,
	cout => \lcd1602|cnt_20ms[6]~30\);

-- Location: FF_X114_Y18_N25
\lcd1602|cnt_20ms[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[6]~29_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(6));

-- Location: LCCOMB_X114_Y18_N26
\lcd1602|cnt_20ms[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[7]~31_combout\ = (\lcd1602|cnt_20ms\(7) & (\lcd1602|cnt_20ms[6]~30\ $ (GND))) # (!\lcd1602|cnt_20ms\(7) & (!\lcd1602|cnt_20ms[6]~30\ & VCC))
-- \lcd1602|cnt_20ms[7]~32\ = CARRY((\lcd1602|cnt_20ms\(7) & !\lcd1602|cnt_20ms[6]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_20ms\(7),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[6]~30\,
	combout => \lcd1602|cnt_20ms[7]~31_combout\,
	cout => \lcd1602|cnt_20ms[7]~32\);

-- Location: FF_X114_Y18_N27
\lcd1602|cnt_20ms[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[7]~31_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(7));

-- Location: LCCOMB_X114_Y18_N6
\lcd1602|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Equal0~3_combout\ = (\lcd1602|Equal0~1_combout\ & (\lcd1602|Equal0~2_combout\ & (!\lcd1602|cnt_20ms\(7) & !\lcd1602|cnt_20ms\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|Equal0~1_combout\,
	datab => \lcd1602|Equal0~2_combout\,
	datac => \lcd1602|cnt_20ms\(7),
	datad => \lcd1602|cnt_20ms\(6),
	combout => \lcd1602|Equal0~3_combout\);

-- Location: LCCOMB_X114_Y18_N28
\lcd1602|cnt_20ms[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[8]~33_combout\ = (\lcd1602|cnt_20ms\(8) & (!\lcd1602|cnt_20ms[7]~32\)) # (!\lcd1602|cnt_20ms\(8) & ((\lcd1602|cnt_20ms[7]~32\) # (GND)))
-- \lcd1602|cnt_20ms[8]~34\ = CARRY((!\lcd1602|cnt_20ms[7]~32\) # (!\lcd1602|cnt_20ms\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_20ms\(8),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[7]~32\,
	combout => \lcd1602|cnt_20ms[8]~33_combout\,
	cout => \lcd1602|cnt_20ms[8]~34\);

-- Location: FF_X114_Y18_N29
\lcd1602|cnt_20ms[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[8]~33_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(8));

-- Location: LCCOMB_X114_Y18_N30
\lcd1602|cnt_20ms[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[9]~35_combout\ = (\lcd1602|cnt_20ms\(9) & (\lcd1602|cnt_20ms[8]~34\ $ (GND))) # (!\lcd1602|cnt_20ms\(9) & (!\lcd1602|cnt_20ms[8]~34\ & VCC))
-- \lcd1602|cnt_20ms[9]~36\ = CARRY((\lcd1602|cnt_20ms\(9) & !\lcd1602|cnt_20ms[8]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_20ms\(9),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[8]~34\,
	combout => \lcd1602|cnt_20ms[9]~35_combout\,
	cout => \lcd1602|cnt_20ms[9]~36\);

-- Location: FF_X114_Y18_N31
\lcd1602|cnt_20ms[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[9]~35_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(9));

-- Location: LCCOMB_X114_Y17_N0
\lcd1602|cnt_20ms[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[10]~37_combout\ = (\lcd1602|cnt_20ms\(10) & (!\lcd1602|cnt_20ms[9]~36\)) # (!\lcd1602|cnt_20ms\(10) & ((\lcd1602|cnt_20ms[9]~36\) # (GND)))
-- \lcd1602|cnt_20ms[10]~38\ = CARRY((!\lcd1602|cnt_20ms[9]~36\) # (!\lcd1602|cnt_20ms\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_20ms\(10),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[9]~36\,
	combout => \lcd1602|cnt_20ms[10]~37_combout\,
	cout => \lcd1602|cnt_20ms[10]~38\);

-- Location: FF_X114_Y17_N1
\lcd1602|cnt_20ms[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[10]~37_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(10));

-- Location: LCCOMB_X114_Y17_N2
\lcd1602|cnt_20ms[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[11]~39_combout\ = (\lcd1602|cnt_20ms\(11) & (\lcd1602|cnt_20ms[10]~38\ $ (GND))) # (!\lcd1602|cnt_20ms\(11) & (!\lcd1602|cnt_20ms[10]~38\ & VCC))
-- \lcd1602|cnt_20ms[11]~40\ = CARRY((\lcd1602|cnt_20ms\(11) & !\lcd1602|cnt_20ms[10]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_20ms\(11),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[10]~38\,
	combout => \lcd1602|cnt_20ms[11]~39_combout\,
	cout => \lcd1602|cnt_20ms[11]~40\);

-- Location: FF_X114_Y17_N3
\lcd1602|cnt_20ms[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[11]~39_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(11));

-- Location: LCCOMB_X114_Y17_N4
\lcd1602|cnt_20ms[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[12]~41_combout\ = (\lcd1602|cnt_20ms\(12) & (!\lcd1602|cnt_20ms[11]~40\)) # (!\lcd1602|cnt_20ms\(12) & ((\lcd1602|cnt_20ms[11]~40\) # (GND)))
-- \lcd1602|cnt_20ms[12]~42\ = CARRY((!\lcd1602|cnt_20ms[11]~40\) # (!\lcd1602|cnt_20ms\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_20ms\(12),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[11]~40\,
	combout => \lcd1602|cnt_20ms[12]~41_combout\,
	cout => \lcd1602|cnt_20ms[12]~42\);

-- Location: FF_X114_Y17_N5
\lcd1602|cnt_20ms[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[12]~41_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(12));

-- Location: LCCOMB_X114_Y17_N6
\lcd1602|cnt_20ms[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[13]~43_combout\ = (\lcd1602|cnt_20ms\(13) & (\lcd1602|cnt_20ms[12]~42\ $ (GND))) # (!\lcd1602|cnt_20ms\(13) & (!\lcd1602|cnt_20ms[12]~42\ & VCC))
-- \lcd1602|cnt_20ms[13]~44\ = CARRY((\lcd1602|cnt_20ms\(13) & !\lcd1602|cnt_20ms[12]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_20ms\(13),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[12]~42\,
	combout => \lcd1602|cnt_20ms[13]~43_combout\,
	cout => \lcd1602|cnt_20ms[13]~44\);

-- Location: FF_X114_Y17_N7
\lcd1602|cnt_20ms[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[13]~43_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(13));

-- Location: LCCOMB_X114_Y17_N8
\lcd1602|cnt_20ms[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[14]~45_combout\ = (\lcd1602|cnt_20ms\(14) & (!\lcd1602|cnt_20ms[13]~44\)) # (!\lcd1602|cnt_20ms\(14) & ((\lcd1602|cnt_20ms[13]~44\) # (GND)))
-- \lcd1602|cnt_20ms[14]~46\ = CARRY((!\lcd1602|cnt_20ms[13]~44\) # (!\lcd1602|cnt_20ms\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_20ms\(14),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[13]~44\,
	combout => \lcd1602|cnt_20ms[14]~45_combout\,
	cout => \lcd1602|cnt_20ms[14]~46\);

-- Location: FF_X114_Y17_N9
\lcd1602|cnt_20ms[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[14]~45_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(14));

-- Location: LCCOMB_X114_Y17_N10
\lcd1602|cnt_20ms[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[15]~47_combout\ = (\lcd1602|cnt_20ms\(15) & (\lcd1602|cnt_20ms[14]~46\ $ (GND))) # (!\lcd1602|cnt_20ms\(15) & (!\lcd1602|cnt_20ms[14]~46\ & VCC))
-- \lcd1602|cnt_20ms[15]~48\ = CARRY((\lcd1602|cnt_20ms\(15) & !\lcd1602|cnt_20ms[14]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_20ms\(15),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[14]~46\,
	combout => \lcd1602|cnt_20ms[15]~47_combout\,
	cout => \lcd1602|cnt_20ms[15]~48\);

-- Location: FF_X114_Y17_N11
\lcd1602|cnt_20ms[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[15]~47_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(15));

-- Location: LCCOMB_X114_Y17_N24
\lcd1602|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Equal0~5_combout\ = (!\lcd1602|cnt_20ms\(13) & (!\lcd1602|cnt_20ms\(12) & (\lcd1602|cnt_20ms\(14) & !\lcd1602|cnt_20ms\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_20ms\(13),
	datab => \lcd1602|cnt_20ms\(12),
	datac => \lcd1602|cnt_20ms\(14),
	datad => \lcd1602|cnt_20ms\(15),
	combout => \lcd1602|Equal0~5_combout\);

-- Location: LCCOMB_X114_Y17_N22
\lcd1602|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Equal0~4_combout\ = (\lcd1602|cnt_20ms\(9) & (!\lcd1602|cnt_20ms\(10) & (!\lcd1602|cnt_20ms\(8) & !\lcd1602|cnt_20ms\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_20ms\(9),
	datab => \lcd1602|cnt_20ms\(10),
	datac => \lcd1602|cnt_20ms\(8),
	datad => \lcd1602|cnt_20ms\(11),
	combout => \lcd1602|Equal0~4_combout\);

-- Location: LCCOMB_X114_Y17_N12
\lcd1602|cnt_20ms[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[16]~49_combout\ = (\lcd1602|cnt_20ms\(16) & (!\lcd1602|cnt_20ms[15]~48\)) # (!\lcd1602|cnt_20ms\(16) & ((\lcd1602|cnt_20ms[15]~48\) # (GND)))
-- \lcd1602|cnt_20ms[16]~50\ = CARRY((!\lcd1602|cnt_20ms[15]~48\) # (!\lcd1602|cnt_20ms\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_20ms\(16),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[15]~48\,
	combout => \lcd1602|cnt_20ms[16]~49_combout\,
	cout => \lcd1602|cnt_20ms[16]~50\);

-- Location: FF_X114_Y17_N13
\lcd1602|cnt_20ms[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[16]~49_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(16));

-- Location: LCCOMB_X114_Y17_N14
\lcd1602|cnt_20ms[17]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[17]~51_combout\ = (\lcd1602|cnt_20ms\(17) & (\lcd1602|cnt_20ms[16]~50\ $ (GND))) # (!\lcd1602|cnt_20ms\(17) & (!\lcd1602|cnt_20ms[16]~50\ & VCC))
-- \lcd1602|cnt_20ms[17]~52\ = CARRY((\lcd1602|cnt_20ms\(17) & !\lcd1602|cnt_20ms[16]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_20ms\(17),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[16]~50\,
	combout => \lcd1602|cnt_20ms[17]~51_combout\,
	cout => \lcd1602|cnt_20ms[17]~52\);

-- Location: FF_X114_Y17_N15
\lcd1602|cnt_20ms[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[17]~51_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(17));

-- Location: LCCOMB_X114_Y17_N16
\lcd1602|cnt_20ms[18]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[18]~53_combout\ = (\lcd1602|cnt_20ms\(18) & (!\lcd1602|cnt_20ms[17]~52\)) # (!\lcd1602|cnt_20ms\(18) & ((\lcd1602|cnt_20ms[17]~52\) # (GND)))
-- \lcd1602|cnt_20ms[18]~54\ = CARRY((!\lcd1602|cnt_20ms[17]~52\) # (!\lcd1602|cnt_20ms\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_20ms\(18),
	datad => VCC,
	cin => \lcd1602|cnt_20ms[17]~52\,
	combout => \lcd1602|cnt_20ms[18]~53_combout\,
	cout => \lcd1602|cnt_20ms[18]~54\);

-- Location: FF_X114_Y17_N17
\lcd1602|cnt_20ms[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[18]~53_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(18));

-- Location: LCCOMB_X114_Y17_N18
\lcd1602|cnt_20ms[19]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_20ms[19]~55_combout\ = \lcd1602|cnt_20ms[18]~54\ $ (!\lcd1602|cnt_20ms\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \lcd1602|cnt_20ms\(19),
	cin => \lcd1602|cnt_20ms[18]~54\,
	combout => \lcd1602|cnt_20ms[19]~55_combout\);

-- Location: FF_X114_Y17_N19
\lcd1602|cnt_20ms[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_20ms[19]~55_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_20ms\(19));

-- Location: LCCOMB_X114_Y17_N28
\lcd1602|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Equal0~0_combout\ = (\lcd1602|cnt_20ms\(16) & (\lcd1602|cnt_20ms\(19) & (\lcd1602|cnt_20ms\(17) & \lcd1602|cnt_20ms\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_20ms\(16),
	datab => \lcd1602|cnt_20ms\(19),
	datac => \lcd1602|cnt_20ms\(17),
	datad => \lcd1602|cnt_20ms\(18),
	combout => \lcd1602|Equal0~0_combout\);

-- Location: LCCOMB_X114_Y17_N26
\lcd1602|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Equal0~6_combout\ = (((!\lcd1602|Equal0~0_combout\) # (!\lcd1602|Equal0~4_combout\)) # (!\lcd1602|Equal0~5_combout\)) # (!\lcd1602|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|Equal0~3_combout\,
	datab => \lcd1602|Equal0~5_combout\,
	datac => \lcd1602|Equal0~4_combout\,
	datad => \lcd1602|Equal0~0_combout\,
	combout => \lcd1602|Equal0~6_combout\);

-- Location: LCCOMB_X114_Y17_N20
\lcd1602|cnt_500hz[1]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[1]~50_combout\ = (\lcd1602|Equal0~6_combout\) # (\lcd1602|Equal1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|Equal0~6_combout\,
	datac => \lcd1602|Equal1~6_combout\,
	combout => \lcd1602|cnt_500hz[1]~50_combout\);

-- Location: FF_X114_Y14_N13
\lcd1602|cnt_500hz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[0]~20_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(0));

-- Location: LCCOMB_X114_Y14_N14
\lcd1602|cnt_500hz[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[1]~22_combout\ = (\lcd1602|cnt_500hz\(1) & (!\lcd1602|cnt_500hz[0]~21\)) # (!\lcd1602|cnt_500hz\(1) & ((\lcd1602|cnt_500hz[0]~21\) # (GND)))
-- \lcd1602|cnt_500hz[1]~23\ = CARRY((!\lcd1602|cnt_500hz[0]~21\) # (!\lcd1602|cnt_500hz\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_500hz\(1),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[0]~21\,
	combout => \lcd1602|cnt_500hz[1]~22_combout\,
	cout => \lcd1602|cnt_500hz[1]~23\);

-- Location: FF_X114_Y14_N15
\lcd1602|cnt_500hz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[1]~22_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(1));

-- Location: LCCOMB_X114_Y14_N16
\lcd1602|cnt_500hz[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[2]~24_combout\ = (\lcd1602|cnt_500hz\(2) & (\lcd1602|cnt_500hz[1]~23\ $ (GND))) # (!\lcd1602|cnt_500hz\(2) & (!\lcd1602|cnt_500hz[1]~23\ & VCC))
-- \lcd1602|cnt_500hz[2]~25\ = CARRY((\lcd1602|cnt_500hz\(2) & !\lcd1602|cnt_500hz[1]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_500hz\(2),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[1]~23\,
	combout => \lcd1602|cnt_500hz[2]~24_combout\,
	cout => \lcd1602|cnt_500hz[2]~25\);

-- Location: FF_X114_Y14_N17
\lcd1602|cnt_500hz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[2]~24_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(2));

-- Location: LCCOMB_X114_Y14_N18
\lcd1602|cnt_500hz[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[3]~26_combout\ = (\lcd1602|cnt_500hz\(3) & (!\lcd1602|cnt_500hz[2]~25\)) # (!\lcd1602|cnt_500hz\(3) & ((\lcd1602|cnt_500hz[2]~25\) # (GND)))
-- \lcd1602|cnt_500hz[3]~27\ = CARRY((!\lcd1602|cnt_500hz[2]~25\) # (!\lcd1602|cnt_500hz\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_500hz\(3),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[2]~25\,
	combout => \lcd1602|cnt_500hz[3]~26_combout\,
	cout => \lcd1602|cnt_500hz[3]~27\);

-- Location: FF_X114_Y14_N19
\lcd1602|cnt_500hz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[3]~26_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(3));

-- Location: LCCOMB_X114_Y14_N20
\lcd1602|cnt_500hz[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[4]~28_combout\ = (\lcd1602|cnt_500hz\(4) & (\lcd1602|cnt_500hz[3]~27\ $ (GND))) # (!\lcd1602|cnt_500hz\(4) & (!\lcd1602|cnt_500hz[3]~27\ & VCC))
-- \lcd1602|cnt_500hz[4]~29\ = CARRY((\lcd1602|cnt_500hz\(4) & !\lcd1602|cnt_500hz[3]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_500hz\(4),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[3]~27\,
	combout => \lcd1602|cnt_500hz[4]~28_combout\,
	cout => \lcd1602|cnt_500hz[4]~29\);

-- Location: FF_X114_Y14_N21
\lcd1602|cnt_500hz[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[4]~28_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(4));

-- Location: LCCOMB_X114_Y14_N22
\lcd1602|cnt_500hz[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[5]~30_combout\ = (\lcd1602|cnt_500hz\(5) & (!\lcd1602|cnt_500hz[4]~29\)) # (!\lcd1602|cnt_500hz\(5) & ((\lcd1602|cnt_500hz[4]~29\) # (GND)))
-- \lcd1602|cnt_500hz[5]~31\ = CARRY((!\lcd1602|cnt_500hz[4]~29\) # (!\lcd1602|cnt_500hz\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_500hz\(5),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[4]~29\,
	combout => \lcd1602|cnt_500hz[5]~30_combout\,
	cout => \lcd1602|cnt_500hz[5]~31\);

-- Location: FF_X114_Y14_N23
\lcd1602|cnt_500hz[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[5]~30_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(5));

-- Location: LCCOMB_X114_Y14_N24
\lcd1602|cnt_500hz[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[6]~32_combout\ = (\lcd1602|cnt_500hz\(6) & (\lcd1602|cnt_500hz[5]~31\ $ (GND))) # (!\lcd1602|cnt_500hz\(6) & (!\lcd1602|cnt_500hz[5]~31\ & VCC))
-- \lcd1602|cnt_500hz[6]~33\ = CARRY((\lcd1602|cnt_500hz\(6) & !\lcd1602|cnt_500hz[5]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_500hz\(6),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[5]~31\,
	combout => \lcd1602|cnt_500hz[6]~32_combout\,
	cout => \lcd1602|cnt_500hz[6]~33\);

-- Location: FF_X114_Y14_N25
\lcd1602|cnt_500hz[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[6]~32_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(6));

-- Location: LCCOMB_X114_Y14_N26
\lcd1602|cnt_500hz[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[7]~34_combout\ = (\lcd1602|cnt_500hz\(7) & (!\lcd1602|cnt_500hz[6]~33\)) # (!\lcd1602|cnt_500hz\(7) & ((\lcd1602|cnt_500hz[6]~33\) # (GND)))
-- \lcd1602|cnt_500hz[7]~35\ = CARRY((!\lcd1602|cnt_500hz[6]~33\) # (!\lcd1602|cnt_500hz\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_500hz\(7),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[6]~33\,
	combout => \lcd1602|cnt_500hz[7]~34_combout\,
	cout => \lcd1602|cnt_500hz[7]~35\);

-- Location: FF_X114_Y14_N27
\lcd1602|cnt_500hz[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[7]~34_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(7));

-- Location: LCCOMB_X114_Y14_N28
\lcd1602|cnt_500hz[8]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[8]~36_combout\ = (\lcd1602|cnt_500hz\(8) & (\lcd1602|cnt_500hz[7]~35\ $ (GND))) # (!\lcd1602|cnt_500hz\(8) & (!\lcd1602|cnt_500hz[7]~35\ & VCC))
-- \lcd1602|cnt_500hz[8]~37\ = CARRY((\lcd1602|cnt_500hz\(8) & !\lcd1602|cnt_500hz[7]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_500hz\(8),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[7]~35\,
	combout => \lcd1602|cnt_500hz[8]~36_combout\,
	cout => \lcd1602|cnt_500hz[8]~37\);

-- Location: FF_X114_Y14_N29
\lcd1602|cnt_500hz[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[8]~36_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(8));

-- Location: LCCOMB_X114_Y14_N30
\lcd1602|cnt_500hz[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[9]~38_combout\ = (\lcd1602|cnt_500hz\(9) & (!\lcd1602|cnt_500hz[8]~37\)) # (!\lcd1602|cnt_500hz\(9) & ((\lcd1602|cnt_500hz[8]~37\) # (GND)))
-- \lcd1602|cnt_500hz[9]~39\ = CARRY((!\lcd1602|cnt_500hz[8]~37\) # (!\lcd1602|cnt_500hz\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_500hz\(9),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[8]~37\,
	combout => \lcd1602|cnt_500hz[9]~38_combout\,
	cout => \lcd1602|cnt_500hz[9]~39\);

-- Location: FF_X114_Y14_N31
\lcd1602|cnt_500hz[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[9]~38_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(9));

-- Location: LCCOMB_X114_Y13_N0
\lcd1602|cnt_500hz[10]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[10]~40_combout\ = (\lcd1602|cnt_500hz\(10) & (\lcd1602|cnt_500hz[9]~39\ $ (GND))) # (!\lcd1602|cnt_500hz\(10) & (!\lcd1602|cnt_500hz[9]~39\ & VCC))
-- \lcd1602|cnt_500hz[10]~41\ = CARRY((\lcd1602|cnt_500hz\(10) & !\lcd1602|cnt_500hz[9]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_500hz\(10),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[9]~39\,
	combout => \lcd1602|cnt_500hz[10]~40_combout\,
	cout => \lcd1602|cnt_500hz[10]~41\);

-- Location: FF_X114_Y13_N1
\lcd1602|cnt_500hz[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[10]~40_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(10));

-- Location: LCCOMB_X114_Y13_N2
\lcd1602|cnt_500hz[11]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[11]~42_combout\ = (\lcd1602|cnt_500hz\(11) & (!\lcd1602|cnt_500hz[10]~41\)) # (!\lcd1602|cnt_500hz\(11) & ((\lcd1602|cnt_500hz[10]~41\) # (GND)))
-- \lcd1602|cnt_500hz[11]~43\ = CARRY((!\lcd1602|cnt_500hz[10]~41\) # (!\lcd1602|cnt_500hz\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_500hz\(11),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[10]~41\,
	combout => \lcd1602|cnt_500hz[11]~42_combout\,
	cout => \lcd1602|cnt_500hz[11]~43\);

-- Location: FF_X114_Y13_N3
\lcd1602|cnt_500hz[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[11]~42_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(11));

-- Location: LCCOMB_X114_Y13_N4
\lcd1602|cnt_500hz[12]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[12]~44_combout\ = (\lcd1602|cnt_500hz\(12) & (\lcd1602|cnt_500hz[11]~43\ $ (GND))) # (!\lcd1602|cnt_500hz\(12) & (!\lcd1602|cnt_500hz[11]~43\ & VCC))
-- \lcd1602|cnt_500hz[12]~45\ = CARRY((\lcd1602|cnt_500hz\(12) & !\lcd1602|cnt_500hz[11]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_500hz\(12),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[11]~43\,
	combout => \lcd1602|cnt_500hz[12]~44_combout\,
	cout => \lcd1602|cnt_500hz[12]~45\);

-- Location: FF_X114_Y13_N5
\lcd1602|cnt_500hz[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[12]~44_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(12));

-- Location: LCCOMB_X114_Y13_N6
\lcd1602|cnt_500hz[13]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[13]~46_combout\ = (\lcd1602|cnt_500hz\(13) & (!\lcd1602|cnt_500hz[12]~45\)) # (!\lcd1602|cnt_500hz\(13) & ((\lcd1602|cnt_500hz[12]~45\) # (GND)))
-- \lcd1602|cnt_500hz[13]~47\ = CARRY((!\lcd1602|cnt_500hz[12]~45\) # (!\lcd1602|cnt_500hz\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_500hz\(13),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[12]~45\,
	combout => \lcd1602|cnt_500hz[13]~46_combout\,
	cout => \lcd1602|cnt_500hz[13]~47\);

-- Location: FF_X114_Y13_N7
\lcd1602|cnt_500hz[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[13]~46_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(13));

-- Location: LCCOMB_X114_Y13_N8
\lcd1602|cnt_500hz[14]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[14]~48_combout\ = (\lcd1602|cnt_500hz\(14) & (\lcd1602|cnt_500hz[13]~47\ $ (GND))) # (!\lcd1602|cnt_500hz\(14) & (!\lcd1602|cnt_500hz[13]~47\ & VCC))
-- \lcd1602|cnt_500hz[14]~49\ = CARRY((\lcd1602|cnt_500hz\(14) & !\lcd1602|cnt_500hz[13]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_500hz\(14),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[13]~47\,
	combout => \lcd1602|cnt_500hz[14]~48_combout\,
	cout => \lcd1602|cnt_500hz[14]~49\);

-- Location: FF_X114_Y13_N9
\lcd1602|cnt_500hz[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[14]~48_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(14));

-- Location: LCCOMB_X114_Y13_N10
\lcd1602|cnt_500hz[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[15]~51_combout\ = (\lcd1602|cnt_500hz\(15) & (!\lcd1602|cnt_500hz[14]~49\)) # (!\lcd1602|cnt_500hz\(15) & ((\lcd1602|cnt_500hz[14]~49\) # (GND)))
-- \lcd1602|cnt_500hz[15]~52\ = CARRY((!\lcd1602|cnt_500hz[14]~49\) # (!\lcd1602|cnt_500hz\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_500hz\(15),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[14]~49\,
	combout => \lcd1602|cnt_500hz[15]~51_combout\,
	cout => \lcd1602|cnt_500hz[15]~52\);

-- Location: FF_X114_Y13_N11
\lcd1602|cnt_500hz[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[15]~51_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(15));

-- Location: LCCOMB_X114_Y13_N12
\lcd1602|cnt_500hz[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[16]~53_combout\ = (\lcd1602|cnt_500hz\(16) & (\lcd1602|cnt_500hz[15]~52\ $ (GND))) # (!\lcd1602|cnt_500hz\(16) & (!\lcd1602|cnt_500hz[15]~52\ & VCC))
-- \lcd1602|cnt_500hz[16]~54\ = CARRY((\lcd1602|cnt_500hz\(16) & !\lcd1602|cnt_500hz[15]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_500hz\(16),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[15]~52\,
	combout => \lcd1602|cnt_500hz[16]~53_combout\,
	cout => \lcd1602|cnt_500hz[16]~54\);

-- Location: FF_X114_Y13_N13
\lcd1602|cnt_500hz[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[16]~53_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(16));

-- Location: LCCOMB_X114_Y13_N14
\lcd1602|cnt_500hz[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[17]~55_combout\ = (\lcd1602|cnt_500hz\(17) & (!\lcd1602|cnt_500hz[16]~54\)) # (!\lcd1602|cnt_500hz\(17) & ((\lcd1602|cnt_500hz[16]~54\) # (GND)))
-- \lcd1602|cnt_500hz[17]~56\ = CARRY((!\lcd1602|cnt_500hz[16]~54\) # (!\lcd1602|cnt_500hz\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_500hz\(17),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[16]~54\,
	combout => \lcd1602|cnt_500hz[17]~55_combout\,
	cout => \lcd1602|cnt_500hz[17]~56\);

-- Location: FF_X114_Y13_N15
\lcd1602|cnt_500hz[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[17]~55_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(17));

-- Location: LCCOMB_X114_Y13_N16
\lcd1602|cnt_500hz[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[18]~57_combout\ = (\lcd1602|cnt_500hz\(18) & (\lcd1602|cnt_500hz[17]~56\ $ (GND))) # (!\lcd1602|cnt_500hz\(18) & (!\lcd1602|cnt_500hz[17]~56\ & VCC))
-- \lcd1602|cnt_500hz[18]~58\ = CARRY((\lcd1602|cnt_500hz\(18) & !\lcd1602|cnt_500hz[17]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_500hz\(18),
	datad => VCC,
	cin => \lcd1602|cnt_500hz[17]~56\,
	combout => \lcd1602|cnt_500hz[18]~57_combout\,
	cout => \lcd1602|cnt_500hz[18]~58\);

-- Location: FF_X114_Y13_N17
\lcd1602|cnt_500hz[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[18]~57_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(18));

-- Location: LCCOMB_X114_Y13_N18
\lcd1602|cnt_500hz[19]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|cnt_500hz[19]~59_combout\ = \lcd1602|cnt_500hz[18]~58\ $ (\lcd1602|cnt_500hz\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \lcd1602|cnt_500hz\(19),
	cin => \lcd1602|cnt_500hz[18]~58\,
	combout => \lcd1602|cnt_500hz[19]~59_combout\);

-- Location: FF_X114_Y13_N19
\lcd1602|cnt_500hz[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|cnt_500hz[19]~59_combout\,
	clrn => \reset~input_o\,
	sclr => \lcd1602|cnt_500hz[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|cnt_500hz\(19));

-- Location: LCCOMB_X114_Y13_N24
\lcd1602|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Equal1~0_combout\ = (!\lcd1602|cnt_500hz\(19) & (!\lcd1602|cnt_500hz\(17) & !\lcd1602|cnt_500hz\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|cnt_500hz\(19),
	datac => \lcd1602|cnt_500hz\(17),
	datad => \lcd1602|cnt_500hz\(18),
	combout => \lcd1602|Equal1~0_combout\);

-- Location: LCCOMB_X114_Y13_N26
\lcd1602|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Equal1~1_combout\ = (!\lcd1602|cnt_500hz\(13) & (!\lcd1602|cnt_500hz\(12) & !\lcd1602|cnt_500hz\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_500hz\(13),
	datac => \lcd1602|cnt_500hz\(12),
	datad => \lcd1602|cnt_500hz\(11),
	combout => \lcd1602|Equal1~1_combout\);

-- Location: LCCOMB_X114_Y14_N10
\lcd1602|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Equal1~3_combout\ = (((\lcd1602|cnt_500hz\(5)) # (!\lcd1602|cnt_500hz\(4))) # (!\lcd1602|Equal1~1_combout\)) # (!\lcd1602|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|Equal1~0_combout\,
	datab => \lcd1602|Equal1~1_combout\,
	datac => \lcd1602|cnt_500hz\(5),
	datad => \lcd1602|cnt_500hz\(4),
	combout => \lcd1602|Equal1~3_combout\);

-- Location: LCCOMB_X114_Y14_N4
\lcd1602|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Equal1~4_combout\ = ((\lcd1602|cnt_500hz\(6)) # ((\lcd1602|cnt_500hz\(8)) # (!\lcd1602|cnt_500hz\(7)))) # (!\lcd1602|cnt_500hz\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_500hz\(9),
	datab => \lcd1602|cnt_500hz\(6),
	datac => \lcd1602|cnt_500hz\(7),
	datad => \lcd1602|cnt_500hz\(8),
	combout => \lcd1602|Equal1~4_combout\);

-- Location: LCCOMB_X114_Y14_N8
\lcd1602|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Equal1~2_combout\ = (((!\lcd1602|cnt_500hz\(3)) # (!\lcd1602|cnt_500hz\(1))) # (!\lcd1602|cnt_500hz\(2))) # (!\lcd1602|cnt_500hz\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_500hz\(0),
	datab => \lcd1602|cnt_500hz\(2),
	datac => \lcd1602|cnt_500hz\(1),
	datad => \lcd1602|cnt_500hz\(3),
	combout => \lcd1602|Equal1~2_combout\);

-- Location: LCCOMB_X114_Y13_N28
\lcd1602|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Equal1~5_combout\ = (((\lcd1602|cnt_500hz\(14)) # (!\lcd1602|cnt_500hz\(15))) # (!\lcd1602|cnt_500hz\(10))) # (!\lcd1602|cnt_500hz\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_500hz\(16),
	datab => \lcd1602|cnt_500hz\(10),
	datac => \lcd1602|cnt_500hz\(14),
	datad => \lcd1602|cnt_500hz\(15),
	combout => \lcd1602|Equal1~5_combout\);

-- Location: LCCOMB_X114_Y14_N2
\lcd1602|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Equal1~6_combout\ = (!\lcd1602|Equal1~3_combout\ & (!\lcd1602|Equal1~4_combout\ & (!\lcd1602|Equal1~2_combout\ & !\lcd1602|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|Equal1~3_combout\,
	datab => \lcd1602|Equal1~4_combout\,
	datac => \lcd1602|Equal1~2_combout\,
	datad => \lcd1602|Equal1~5_combout\,
	combout => \lcd1602|Equal1~6_combout\);

-- Location: FF_X106_Y14_N27
\lcd1602|c_state.ROW2_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW2_1~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_2~q\);

-- Location: FF_X106_Y14_N31
\lcd1602|c_state.ROW2_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW2_2~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_3~q\);

-- Location: FF_X106_Y14_N29
\lcd1602|c_state.ROW2_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW2_3~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_4~q\);

-- Location: FF_X101_Y14_N3
\lcd1602|c_state.ROW2_5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW2_4~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_5~q\);

-- Location: FF_X101_Y14_N9
\lcd1602|c_state.ROW2_6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW2_5~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_6~q\);

-- Location: FF_X101_Y14_N27
\lcd1602|c_state.ROW2_7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW2_6~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_7~q\);

-- Location: FF_X101_Y14_N31
\lcd1602|c_state.ROW2_8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW2_7~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_8~q\);

-- Location: FF_X101_Y14_N19
\lcd1602|c_state.ROW2_9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW2_8~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_9~q\);

-- Location: LCCOMB_X101_Y14_N14
\lcd1602|c_state.ROW2_A~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|c_state.ROW2_A~feeder_combout\ = \lcd1602|c_state.ROW2_9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd1602|c_state.ROW2_9~q\,
	combout => \lcd1602|c_state.ROW2_A~feeder_combout\);

-- Location: FF_X101_Y14_N15
\lcd1602|c_state.ROW2_A\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|c_state.ROW2_A~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_A~q\);

-- Location: FF_X101_Y14_N21
\lcd1602|c_state.ROW2_B\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW2_A~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_B~q\);

-- Location: LCCOMB_X101_Y14_N16
\lcd1602|c_state.ROW2_C~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|c_state.ROW2_C~feeder_combout\ = \lcd1602|c_state.ROW2_B~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd1602|c_state.ROW2_B~q\,
	combout => \lcd1602|c_state.ROW2_C~feeder_combout\);

-- Location: FF_X101_Y14_N17
\lcd1602|c_state.ROW2_C\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|c_state.ROW2_C~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_C~q\);

-- Location: FF_X110_Y14_N7
\lcd1602|c_state.ROW2_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW2_C~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_D~q\);

-- Location: FF_X106_Y14_N5
\lcd1602|c_state.ROW2_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW2_D~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_E~q\);

-- Location: FF_X106_Y14_N15
\lcd1602|c_state.ROW2_F\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW2_E~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_F~q\);

-- Location: LCCOMB_X99_Y14_N8
\lcd1602|c_state.IDLE~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|c_state.IDLE~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \lcd1602|c_state.IDLE~feeder_combout\);

-- Location: FF_X99_Y14_N9
\lcd1602|c_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|c_state.IDLE~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.IDLE~q\);

-- Location: LCCOMB_X106_Y14_N20
\lcd1602|c_state.SET_FUNCTION~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|c_state.SET_FUNCTION~0_combout\ = !\lcd1602|c_state.IDLE~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd1602|c_state.IDLE~q\,
	combout => \lcd1602|c_state.SET_FUNCTION~0_combout\);

-- Location: FF_X106_Y14_N21
\lcd1602|c_state.SET_FUNCTION\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|c_state.SET_FUNCTION~0_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.SET_FUNCTION~q\);

-- Location: LCCOMB_X107_Y14_N22
\lcd1602|c_state.DISP_OFF~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|c_state.DISP_OFF~feeder_combout\ = \lcd1602|c_state.SET_FUNCTION~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd1602|c_state.SET_FUNCTION~q\,
	combout => \lcd1602|c_state.DISP_OFF~feeder_combout\);

-- Location: FF_X107_Y14_N23
\lcd1602|c_state.DISP_OFF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|c_state.DISP_OFF~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.DISP_OFF~q\);

-- Location: FF_X107_Y14_N13
\lcd1602|c_state.DISP_CLEAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.DISP_OFF~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.DISP_CLEAR~q\);

-- Location: FF_X107_Y14_N31
\lcd1602|c_state.ENTRY_MODE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.DISP_CLEAR~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ENTRY_MODE~q\);

-- Location: FF_X107_Y14_N29
\lcd1602|c_state.DISP_ON\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ENTRY_MODE~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.DISP_ON~q\);

-- Location: LCCOMB_X107_Y14_N8
\lcd1602|n_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|n_state~0_combout\ = (\lcd1602|c_state.ROW2_F~q\) # (\lcd1602|c_state.DISP_ON~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.ROW2_F~q\,
	datad => \lcd1602|c_state.DISP_ON~q\,
	combout => \lcd1602|n_state~0_combout\);

-- Location: FF_X107_Y14_N9
\lcd1602|c_state.ROW1_ADDR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|n_state~0_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_ADDR~q\);

-- Location: FF_X107_Y14_N19
\lcd1602|c_state.ROW1_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW1_ADDR~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_0~q\);

-- Location: FF_X107_Y14_N5
\lcd1602|c_state.ROW1_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW1_0~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_1~q\);

-- Location: FF_X107_Y14_N27
\lcd1602|c_state.ROW1_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW1_1~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_2~q\);

-- Location: FF_X107_Y14_N21
\lcd1602|c_state.ROW1_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW1_2~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_3~q\);

-- Location: FF_X101_Y14_N23
\lcd1602|c_state.ROW1_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW1_3~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_4~q\);

-- Location: FF_X101_Y14_N11
\lcd1602|c_state.ROW1_5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW1_4~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_5~q\);

-- Location: FF_X99_Y14_N11
\lcd1602|c_state.ROW1_6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW1_5~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_6~q\);

-- Location: LCCOMB_X107_Y14_N2
\lcd1602|c_state.ROW1_7~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|c_state.ROW1_7~feeder_combout\ = \lcd1602|c_state.ROW1_6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd1602|c_state.ROW1_6~q\,
	combout => \lcd1602|c_state.ROW1_7~feeder_combout\);

-- Location: FF_X107_Y14_N3
\lcd1602|c_state.ROW1_7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|c_state.ROW1_7~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_7~q\);

-- Location: LCCOMB_X107_Y14_N24
\lcd1602|c_state.ROW1_8~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|c_state.ROW1_8~feeder_combout\ = \lcd1602|c_state.ROW1_7~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd1602|c_state.ROW1_7~q\,
	combout => \lcd1602|c_state.ROW1_8~feeder_combout\);

-- Location: FF_X107_Y14_N25
\lcd1602|c_state.ROW1_8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|c_state.ROW1_8~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_8~q\);

-- Location: LCCOMB_X107_Y14_N6
\lcd1602|c_state.ROW1_9~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|c_state.ROW1_9~feeder_combout\ = \lcd1602|c_state.ROW1_8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd1602|c_state.ROW1_8~q\,
	combout => \lcd1602|c_state.ROW1_9~feeder_combout\);

-- Location: FF_X107_Y14_N7
\lcd1602|c_state.ROW1_9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|c_state.ROW1_9~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_9~q\);

-- Location: FF_X99_Y14_N13
\lcd1602|c_state.ROW1_A\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW1_9~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_A~q\);

-- Location: LCCOMB_X99_Y14_N28
\lcd1602|c_state.ROW1_B~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|c_state.ROW1_B~feeder_combout\ = \lcd1602|c_state.ROW1_A~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd1602|c_state.ROW1_A~q\,
	combout => \lcd1602|c_state.ROW1_B~feeder_combout\);

-- Location: FF_X99_Y14_N29
\lcd1602|c_state.ROW1_B\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|c_state.ROW1_B~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_B~q\);

-- Location: LCCOMB_X99_Y14_N14
\lcd1602|c_state.ROW1_C~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|c_state.ROW1_C~feeder_combout\ = \lcd1602|c_state.ROW1_B~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd1602|c_state.ROW1_B~q\,
	combout => \lcd1602|c_state.ROW1_C~feeder_combout\);

-- Location: FF_X99_Y14_N15
\lcd1602|c_state.ROW1_C\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|c_state.ROW1_C~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_C~q\);

-- Location: FF_X99_Y14_N21
\lcd1602|c_state.ROW1_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW1_C~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_D~q\);

-- Location: LCCOMB_X99_Y14_N0
\lcd1602|c_state.ROW1_E~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|c_state.ROW1_E~feeder_combout\ = \lcd1602|c_state.ROW1_D~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd1602|c_state.ROW1_D~q\,
	combout => \lcd1602|c_state.ROW1_E~feeder_combout\);

-- Location: FF_X99_Y14_N1
\lcd1602|c_state.ROW1_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|c_state.ROW1_E~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_E~q\);

-- Location: LCCOMB_X99_Y14_N26
\lcd1602|c_state.ROW1_F~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|c_state.ROW1_F~feeder_combout\ = \lcd1602|c_state.ROW1_E~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd1602|c_state.ROW1_E~q\,
	combout => \lcd1602|c_state.ROW1_F~feeder_combout\);

-- Location: FF_X99_Y14_N27
\lcd1602|c_state.ROW1_F\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|c_state.ROW1_F~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW1_F~q\);

-- Location: FF_X99_Y14_N19
\lcd1602|c_state.ROW2_ADDR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW1_F~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_ADDR~q\);

-- Location: LCCOMB_X99_Y14_N30
\lcd1602|c_state.ROW2_0~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|c_state.ROW2_0~feeder_combout\ = \lcd1602|c_state.ROW2_ADDR~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd1602|c_state.ROW2_ADDR~q\,
	combout => \lcd1602|c_state.ROW2_0~feeder_combout\);

-- Location: FF_X99_Y14_N31
\lcd1602|c_state.ROW2_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|c_state.ROW2_0~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_0~q\);

-- Location: FF_X99_Y14_N23
\lcd1602|c_state.ROW2_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd1602|c_state.ROW2_0~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|c_state.ROW2_1~q\);

-- Location: IOIBUF_X115_Y13_N8
\period[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_period(0),
	o => \period[0]~input_o\);

-- Location: LCCOMB_X103_Y13_N30
\team_name[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \team_name[4]~2_combout\ = !team_name(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => team_name(0),
	combout => \team_name[4]~2_combout\);

-- Location: LCCOMB_X103_Y11_N20
\team_name[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \team_name[0]~0_combout\ = (\reset~input_o\ & (!\team_switch_prev~q\ & \team_switch_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \team_switch_prev~q\,
	datac => \team_switch_reg~q\,
	combout => \team_name[0]~0_combout\);

-- Location: FF_X103_Y13_N31
\team_name[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \team_name[4]~2_combout\,
	ena => \team_name[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team_name(4));

-- Location: LCCOMB_X103_Y13_N0
\team_name[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \team_name[0]~1_combout\ = !team_name(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => team_name(4),
	combout => \team_name[0]~1_combout\);

-- Location: FF_X103_Y13_N1
\team_name[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \team_name[0]~1_combout\,
	ena => \team_name[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => team_name(0));

-- Location: LCCOMB_X99_Y14_N24
\lcd1602|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector7~1_combout\ = (\lcd1602|c_state.ROW2_1~q\ & (((team_name(0) & \lcd1602|c_state.ROW1_B~q\)) # (!\period[0]~input_o\))) # (!\lcd1602|c_state.ROW2_1~q\ & (((team_name(0) & \lcd1602|c_state.ROW1_B~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.ROW2_1~q\,
	datab => \period[0]~input_o\,
	datac => team_name(0),
	datad => \lcd1602|c_state.ROW1_B~q\,
	combout => \lcd1602|Selector7~1_combout\);

-- Location: LCCOMB_X107_Y14_N26
\lcd1602|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector7~2_combout\ = (\lcd1602|c_state.DISP_OFF~q\) # ((\lcd1602|c_state.ROW1_0~q\) # ((\lcd1602|c_state.ROW1_2~q\) # (\lcd1602|c_state.ROW1_3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.DISP_OFF~q\,
	datab => \lcd1602|c_state.ROW1_0~q\,
	datac => \lcd1602|c_state.ROW1_2~q\,
	datad => \lcd1602|c_state.ROW1_3~q\,
	combout => \lcd1602|Selector7~2_combout\);

-- Location: LCCOMB_X99_Y14_N4
\lcd1602|Selector7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector7~3_combout\ = (\lcd1602|c_state.ROW1_9~q\) # ((\lcd1602|Selector7~2_combout\) # ((\lcd1602|c_state.ROW1_6~q\ & !team_name(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.ROW1_6~q\,
	datab => \lcd1602|c_state.ROW1_9~q\,
	datac => \lcd1602|Selector7~2_combout\,
	datad => team_name(4),
	combout => \lcd1602|Selector7~3_combout\);

-- Location: LCCOMB_X101_Y10_N22
\lcd1602|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector7~0_combout\ = (team1_score(0) & ((\lcd1602|c_state.ROW2_B~q\) # ((\lcd1602|c_state.ROW2_6~q\ & team2_score(0))))) # (!team1_score(0) & (((\lcd1602|c_state.ROW2_6~q\ & team2_score(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => team1_score(0),
	datab => \lcd1602|c_state.ROW2_B~q\,
	datac => \lcd1602|c_state.ROW2_6~q\,
	datad => team2_score(0),
	combout => \lcd1602|Selector7~0_combout\);

-- Location: LCCOMB_X101_Y10_N24
\lcd1602|Selector7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector7~4_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((!\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \lcd1602|c_state.ROW2_A~q\)))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\lcd1602|c_state.ROW2_5~q\) # ((!\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \lcd1602|c_state.ROW2_A~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \lcd1602|c_state.ROW2_5~q\,
	datac => \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \lcd1602|c_state.ROW2_A~q\,
	combout => \lcd1602|Selector7~4_combout\);

-- Location: LCCOMB_X101_Y10_N18
\lcd1602|Selector7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector7~5_combout\ = (\lcd1602|Selector7~1_combout\) # ((\lcd1602|Selector7~3_combout\) # ((\lcd1602|Selector7~0_combout\) # (\lcd1602|Selector7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|Selector7~1_combout\,
	datab => \lcd1602|Selector7~3_combout\,
	datac => \lcd1602|Selector7~0_combout\,
	datad => \lcd1602|Selector7~4_combout\,
	combout => \lcd1602|Selector7~5_combout\);

-- Location: FF_X101_Y10_N19
\lcd1602|dat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|Selector7~5_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|dat\(0));

-- Location: LCCOMB_X101_Y14_N4
\lcd1602|Selector6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector6~5_combout\ = (\lcd1602|c_state.ROW2_A~q\ & ((\Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\) # ((\lcd1602|c_state.ROW2_B~q\ & \Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\)))) # (!\lcd1602|c_state.ROW2_A~q\ 
-- & (\lcd1602|c_state.ROW2_B~q\ & (\Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.ROW2_A~q\,
	datab => \lcd1602|c_state.ROW2_B~q\,
	datac => \Mod5|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datad => \Mod6|auto_generated|divider|divider|StageOut[36]~9_combout\,
	combout => \lcd1602|Selector6~5_combout\);

-- Location: IOIBUF_X115_Y18_N8
\period[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_period(1),
	o => \period[1]~input_o\);

-- Location: LCCOMB_X99_Y14_N6
\lcd1602|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector6~0_combout\ = (\lcd1602|c_state.ROW2_8~q\) # ((\lcd1602|c_state.ROW2_1~q\ & (\period[1]~input_o\ $ (\period[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \period[1]~input_o\,
	datab => \lcd1602|c_state.ROW2_1~q\,
	datac => \period[0]~input_o\,
	datad => \lcd1602|c_state.ROW2_8~q\,
	combout => \lcd1602|Selector6~0_combout\);

-- Location: LCCOMB_X107_Y14_N20
\lcd1602|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector6~2_combout\ = (!\lcd1602|c_state.DISP_CLEAR~q\ & (!\lcd1602|c_state.ROW1_3~q\ & !\lcd1602|c_state.ROW1_8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.DISP_CLEAR~q\,
	datac => \lcd1602|c_state.ROW1_3~q\,
	datad => \lcd1602|c_state.ROW1_8~q\,
	combout => \lcd1602|Selector6~2_combout\);

-- Location: LCCOMB_X99_Y14_N16
\lcd1602|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector6~1_combout\ = (\lcd1602|c_state.ROW1_6~q\ & ((team_name(4)) # ((\lcd1602|c_state.ROW1_B~q\ & !team_name(0))))) # (!\lcd1602|c_state.ROW1_6~q\ & (\lcd1602|c_state.ROW1_B~q\ & (!team_name(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.ROW1_6~q\,
	datab => \lcd1602|c_state.ROW1_B~q\,
	datac => team_name(0),
	datad => team_name(4),
	combout => \lcd1602|Selector6~1_combout\);

-- Location: LCCOMB_X107_Y14_N4
\lcd1602|Selector6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector6~3_combout\ = ((\lcd1602|Selector6~1_combout\) # ((\lcd1602|c_state.ROW1_1~q\) # (\lcd1602|c_state.ROW1_9~q\))) # (!\lcd1602|Selector6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|Selector6~2_combout\,
	datab => \lcd1602|Selector6~1_combout\,
	datac => \lcd1602|c_state.ROW1_1~q\,
	datad => \lcd1602|c_state.ROW1_9~q\,
	combout => \lcd1602|Selector6~3_combout\);

-- Location: LCCOMB_X101_Y14_N24
\lcd1602|Selector6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector6~4_combout\ = (\lcd1602|Selector6~0_combout\) # ((\lcd1602|Selector6~3_combout\) # ((\lcd1602|c_state.ROW2_6~q\ & \Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|Selector6~0_combout\,
	datab => \lcd1602|Selector6~3_combout\,
	datac => \lcd1602|c_state.ROW2_6~q\,
	datad => \Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\,
	combout => \lcd1602|Selector6~4_combout\);

-- Location: LCCOMB_X101_Y14_N12
\lcd1602|Selector6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector6~6_combout\ = (\lcd1602|Selector6~5_combout\) # ((\lcd1602|Selector6~4_combout\) # ((\lcd1602|c_state.ROW2_5~q\ & \Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.ROW2_5~q\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[36]~9_combout\,
	datac => \lcd1602|Selector6~5_combout\,
	datad => \lcd1602|Selector6~4_combout\,
	combout => \lcd1602|Selector6~6_combout\);

-- Location: FF_X101_Y14_N13
\lcd1602|dat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|Selector6~6_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|dat\(1));

-- Location: LCCOMB_X101_Y14_N22
\lcd1602|Selector5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector5~5_combout\ = (\lcd1602|c_state.ROW1_4~q\) # ((\lcd1602|c_state.ROW2_6~q\ & \Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.ROW2_6~q\,
	datac => \lcd1602|c_state.ROW1_4~q\,
	datad => \Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \lcd1602|Selector5~5_combout\);

-- Location: LCCOMB_X107_Y14_N30
\lcd1602|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector5~3_combout\ = (\lcd1602|c_state.DISP_CLEAR~q\) # ((\lcd1602|c_state.ROW1_3~q\) # ((\lcd1602|c_state.ENTRY_MODE~q\) # (\lcd1602|c_state.ROW1_8~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.DISP_CLEAR~q\,
	datab => \lcd1602|c_state.ROW1_3~q\,
	datac => \lcd1602|c_state.ENTRY_MODE~q\,
	datad => \lcd1602|c_state.ROW1_8~q\,
	combout => \lcd1602|Selector5~3_combout\);

-- Location: LCCOMB_X99_Y14_N2
\lcd1602|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector5~0_combout\ = (\lcd1602|c_state.ROW1_0~q\) # ((\period[1]~input_o\ & (\period[0]~input_o\ & \lcd1602|c_state.ROW2_1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \period[1]~input_o\,
	datab => \period[0]~input_o\,
	datac => \lcd1602|c_state.ROW2_1~q\,
	datad => \lcd1602|c_state.ROW1_0~q\,
	combout => \lcd1602|Selector5~0_combout\);

-- Location: LCCOMB_X100_Y14_N12
\lcd1602|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector5~1_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[31]~61_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[31]~60_combout\)))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \lcd1602|Selector5~1_combout\);

-- Location: LCCOMB_X101_Y14_N26
\lcd1602|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector5~2_combout\ = (\lcd1602|Selector5~0_combout\) # ((\lcd1602|c_state.ROW2_B~q\ & \lcd1602|Selector5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|Selector5~0_combout\,
	datab => \lcd1602|c_state.ROW2_B~q\,
	datad => \lcd1602|Selector5~1_combout\,
	combout => \lcd1602|Selector5~2_combout\);

-- Location: LCCOMB_X101_Y14_N0
\lcd1602|Selector5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector5~4_combout\ = (\lcd1602|Selector5~3_combout\) # ((\lcd1602|Selector5~2_combout\) # ((\lcd1602|c_state.ROW2_A~q\ & \Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.ROW2_A~q\,
	datab => \lcd1602|Selector5~3_combout\,
	datac => \lcd1602|Selector5~2_combout\,
	datad => \Mod6|auto_generated|divider|divider|StageOut[37]~10_combout\,
	combout => \lcd1602|Selector5~4_combout\);

-- Location: LCCOMB_X101_Y14_N6
\lcd1602|Selector5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector5~6_combout\ = (\lcd1602|Selector5~5_combout\) # ((\lcd1602|Selector5~4_combout\) # ((\lcd1602|c_state.ROW2_5~q\ & \Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.ROW2_5~q\,
	datab => \Mod8|auto_generated|divider|divider|StageOut[37]~10_combout\,
	datac => \lcd1602|Selector5~5_combout\,
	datad => \lcd1602|Selector5~4_combout\,
	combout => \lcd1602|Selector5~6_combout\);

-- Location: FF_X101_Y14_N7
\lcd1602|dat[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|Selector5~6_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|dat\(2));

-- Location: LCCOMB_X101_Y14_N30
\lcd1602|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector4~0_combout\ = (\lcd1602|c_state.SET_FUNCTION~q\) # ((\lcd1602|c_state.ENTRY_MODE~q\) # ((\lcd1602|c_state.ROW2_8~q\) # (!\lcd1602|c_state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.SET_FUNCTION~q\,
	datab => \lcd1602|c_state.ENTRY_MODE~q\,
	datac => \lcd1602|c_state.ROW2_8~q\,
	datad => \lcd1602|c_state.IDLE~q\,
	combout => \lcd1602|Selector4~0_combout\);

-- Location: LCCOMB_X101_Y10_N30
\lcd1602|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector4~1_combout\ = (\lcd1602|Selector4~0_combout\) # ((\lcd1602|c_state.ROW1_3~q\) # ((\lcd1602|c_state.ROW2_B~q\ & \Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|Selector4~0_combout\,
	datab => \lcd1602|c_state.ROW2_B~q\,
	datac => \lcd1602|c_state.ROW1_3~q\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[38]~64_combout\,
	combout => \lcd1602|Selector4~1_combout\);

-- Location: LCCOMB_X101_Y10_N26
\lcd1602|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector4~3_combout\ = (\lcd1602|c_state.ROW2_A~q\ & ((\Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\) # ((\lcd1602|c_state.ROW2_5~q\ & \Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\)))) # 
-- (!\lcd1602|c_state.ROW2_A~q\ & (\lcd1602|c_state.ROW2_5~q\ & ((\Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.ROW2_A~q\,
	datab => \lcd1602|c_state.ROW2_5~q\,
	datac => \Mod6|auto_generated|divider|divider|StageOut[38]~11_combout\,
	datad => \Mod8|auto_generated|divider|divider|StageOut[38]~11_combout\,
	combout => \lcd1602|Selector4~3_combout\);

-- Location: LCCOMB_X101_Y10_N12
\lcd1602|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector4~2_combout\ = (\lcd1602|c_state.ROW1_2~q\) # ((\lcd1602|c_state.ROW2_6~q\ & \Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|c_state.ROW1_2~q\,
	datac => \lcd1602|c_state.ROW2_6~q\,
	datad => \Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\,
	combout => \lcd1602|Selector4~2_combout\);

-- Location: LCCOMB_X101_Y10_N28
\lcd1602|Selector4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector4~4_combout\ = (\lcd1602|Selector4~1_combout\) # ((\lcd1602|Selector4~3_combout\) # (\lcd1602|Selector4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|Selector4~1_combout\,
	datac => \lcd1602|Selector4~3_combout\,
	datad => \lcd1602|Selector4~2_combout\,
	combout => \lcd1602|Selector4~4_combout\);

-- Location: FF_X101_Y10_N29
\lcd1602|dat[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|Selector4~4_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|dat\(3));

-- Location: LCCOMB_X101_Y14_N20
\lcd1602|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector3~1_combout\ = (\lcd1602|c_state.ROW2_A~q\) # ((\lcd1602|c_state.ROW2_B~q\) # (\lcd1602|c_state.ROW2_1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|c_state.ROW2_A~q\,
	datac => \lcd1602|c_state.ROW2_B~q\,
	datad => \lcd1602|c_state.ROW2_1~q\,
	combout => \lcd1602|Selector3~1_combout\);

-- Location: LCCOMB_X107_Y14_N18
\lcd1602|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector3~2_combout\ = (!\lcd1602|c_state.ROW1_9~q\ & (!\lcd1602|c_state.ROW1_1~q\ & (!\lcd1602|c_state.ROW1_ADDR~q\ & !\lcd1602|c_state.ROW1_8~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.ROW1_9~q\,
	datab => \lcd1602|c_state.ROW1_1~q\,
	datac => \lcd1602|c_state.ROW1_ADDR~q\,
	datad => \lcd1602|c_state.ROW1_8~q\,
	combout => \lcd1602|Selector3~2_combout\);

-- Location: LCCOMB_X101_Y14_N2
\lcd1602|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector3~0_combout\ = (\lcd1602|c_state.ROW2_6~q\) # ((\lcd1602|c_state.ROW2_8~q\) # ((\lcd1602|c_state.ROW2_5~q\) # (!\lcd1602|c_state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.ROW2_6~q\,
	datab => \lcd1602|c_state.ROW2_8~q\,
	datac => \lcd1602|c_state.ROW2_5~q\,
	datad => \lcd1602|c_state.IDLE~q\,
	combout => \lcd1602|Selector3~0_combout\);

-- Location: LCCOMB_X101_Y14_N28
\lcd1602|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector3~3_combout\ = (\lcd1602|Selector3~1_combout\) # ((\lcd1602|Selector3~0_combout\) # (!\lcd1602|Selector3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|Selector3~1_combout\,
	datac => \lcd1602|Selector3~2_combout\,
	datad => \lcd1602|Selector3~0_combout\,
	combout => \lcd1602|Selector3~3_combout\);

-- Location: FF_X101_Y14_N29
\lcd1602|dat[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|Selector3~3_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|dat\(4));

-- Location: LCCOMB_X100_Y14_N8
\lcd1602|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector2~2_combout\ = (!\lcd1602|c_state.ROW1_B~q\ & (!\lcd1602|c_state.ROW1_F~q\ & !\lcd1602|c_state.ROW1_4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|c_state.ROW1_B~q\,
	datac => \lcd1602|c_state.ROW1_F~q\,
	datad => \lcd1602|c_state.ROW1_4~q\,
	combout => \lcd1602|Selector2~2_combout\);

-- Location: LCCOMB_X107_Y14_N14
\lcd1602|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector2~1_combout\ = (!\lcd1602|c_state.ROW1_0~q\ & (!\lcd1602|c_state.ROW1_3~q\ & (!\lcd1602|c_state.ROW1_2~q\ & !\lcd1602|c_state.ROW1_6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|c_state.ROW1_0~q\,
	datab => \lcd1602|c_state.ROW1_3~q\,
	datac => \lcd1602|c_state.ROW1_2~q\,
	datad => \lcd1602|c_state.ROW1_6~q\,
	combout => \lcd1602|Selector2~1_combout\);

-- Location: LCCOMB_X107_Y14_N28
\lcd1602|Selector4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector4~5_combout\ = (!\lcd1602|c_state.ENTRY_MODE~q\ & !\lcd1602|c_state.SET_FUNCTION~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd1602|c_state.ENTRY_MODE~q\,
	datad => \lcd1602|c_state.SET_FUNCTION~q\,
	combout => \lcd1602|Selector4~5_combout\);

-- Location: LCCOMB_X107_Y14_N10
\lcd1602|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector2~0_combout\ = (!\lcd1602|n_state~0_combout\ & (!\lcd1602|c_state.DISP_CLEAR~q\ & (!\lcd1602|c_state.DISP_OFF~q\ & \lcd1602|Selector4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|n_state~0_combout\,
	datab => \lcd1602|c_state.DISP_CLEAR~q\,
	datac => \lcd1602|c_state.DISP_OFF~q\,
	datad => \lcd1602|Selector4~5_combout\,
	combout => \lcd1602|Selector2~0_combout\);

-- Location: LCCOMB_X107_Y14_N16
\lcd1602|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector2~3_combout\ = (\lcd1602|Selector3~2_combout\ & (\lcd1602|Selector2~2_combout\ & (\lcd1602|Selector2~1_combout\ & \lcd1602|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|Selector3~2_combout\,
	datab => \lcd1602|Selector2~2_combout\,
	datac => \lcd1602|Selector2~1_combout\,
	datad => \lcd1602|Selector2~0_combout\,
	combout => \lcd1602|Selector2~3_combout\);

-- Location: FF_X107_Y14_N17
\lcd1602|dat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|Selector2~3_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|dat\(5));

-- Location: LCCOMB_X107_Y14_N0
\lcd1602|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|Selector2~4_combout\ = ((!\lcd1602|Selector2~2_combout\) # (!\lcd1602|Selector2~1_combout\)) # (!\lcd1602|Selector3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|Selector3~2_combout\,
	datab => \lcd1602|Selector2~1_combout\,
	datac => \lcd1602|Selector2~2_combout\,
	combout => \lcd1602|Selector2~4_combout\);

-- Location: FF_X107_Y14_N1
\lcd1602|dat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|Selector2~4_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|dat\(6));

-- Location: LCCOMB_X106_Y14_N24
\lcd1602|dat~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|dat~0_combout\ = (\lcd1602|c_state.ROW1_F~q\) # ((\lcd1602|c_state.ROW2_F~q\) # (\lcd1602|c_state.DISP_ON~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|c_state.ROW1_F~q\,
	datac => \lcd1602|c_state.ROW2_F~q\,
	datad => \lcd1602|c_state.DISP_ON~q\,
	combout => \lcd1602|dat~0_combout\);

-- Location: FF_X106_Y14_N25
\lcd1602|dat[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|dat~0_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|dat\(7));

-- Location: LCCOMB_X106_Y14_N16
\lcd1602|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|always4~0_combout\ = (!\lcd1602|c_state.ROW1_F~q\ & (\lcd1602|Selector2~0_combout\ & \lcd1602|c_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|c_state.ROW1_F~q\,
	datac => \lcd1602|Selector2~0_combout\,
	datad => \lcd1602|c_state.IDLE~q\,
	combout => \lcd1602|always4~0_combout\);

-- Location: FF_X106_Y14_N17
\lcd1602|rs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd1602|always4~0_combout\,
	clrn => \reset~input_o\,
	ena => \lcd1602|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd1602|rs~q\);

-- Location: LCCOMB_X114_Y14_N0
\lcd1602|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|LessThan0~0_combout\ = (\lcd1602|cnt_500hz\(7)) # ((\lcd1602|cnt_500hz\(6) & ((\lcd1602|cnt_500hz\(5)) # (\lcd1602|cnt_500hz\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_500hz\(5),
	datab => \lcd1602|cnt_500hz\(4),
	datac => \lcd1602|cnt_500hz\(7),
	datad => \lcd1602|cnt_500hz\(6),
	combout => \lcd1602|LessThan0~0_combout\);

-- Location: LCCOMB_X114_Y14_N6
\lcd1602|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|LessThan0~1_combout\ = (\lcd1602|LessThan0~0_combout\ & (\lcd1602|cnt_500hz\(9) & \lcd1602|cnt_500hz\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd1602|LessThan0~0_combout\,
	datac => \lcd1602|cnt_500hz\(9),
	datad => \lcd1602|cnt_500hz\(8),
	combout => \lcd1602|LessThan0~1_combout\);

-- Location: LCCOMB_X114_Y13_N20
\lcd1602|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|LessThan0~2_combout\ = (\lcd1602|cnt_500hz\(15) & ((\lcd1602|cnt_500hz\(10)) # ((\lcd1602|LessThan0~1_combout\) # (!\lcd1602|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_500hz\(15),
	datab => \lcd1602|cnt_500hz\(10),
	datac => \lcd1602|LessThan0~1_combout\,
	datad => \lcd1602|Equal1~1_combout\,
	combout => \lcd1602|LessThan0~2_combout\);

-- Location: LCCOMB_X114_Y13_N22
\lcd1602|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd1602|LessThan0~3_combout\ = (\lcd1602|cnt_500hz\(16)) # (((\lcd1602|LessThan0~2_combout\ & \lcd1602|cnt_500hz\(14))) # (!\lcd1602|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd1602|cnt_500hz\(16),
	datab => \lcd1602|LessThan0~2_combout\,
	datac => \lcd1602|cnt_500hz\(14),
	datad => \lcd1602|Equal1~0_combout\,
	combout => \lcd1602|LessThan0~3_combout\);

ww_seg0(0) <= \seg0[0]~output_o\;

ww_seg0(1) <= \seg0[1]~output_o\;

ww_seg0(2) <= \seg0[2]~output_o\;

ww_seg0(3) <= \seg0[3]~output_o\;

ww_seg0(4) <= \seg0[4]~output_o\;

ww_seg0(5) <= \seg0[5]~output_o\;

ww_seg0(6) <= \seg0[6]~output_o\;

ww_seg1(0) <= \seg1[0]~output_o\;

ww_seg1(1) <= \seg1[1]~output_o\;

ww_seg1(2) <= \seg1[2]~output_o\;

ww_seg1(3) <= \seg1[3]~output_o\;

ww_seg1(4) <= \seg1[4]~output_o\;

ww_seg1(5) <= \seg1[5]~output_o\;

ww_seg1(6) <= \seg1[6]~output_o\;

ww_seg2(0) <= \seg2[0]~output_o\;

ww_seg2(1) <= \seg2[1]~output_o\;

ww_seg2(2) <= \seg2[2]~output_o\;

ww_seg2(3) <= \seg2[3]~output_o\;

ww_seg2(4) <= \seg2[4]~output_o\;

ww_seg2(5) <= \seg2[5]~output_o\;

ww_seg2(6) <= \seg2[6]~output_o\;

ww_seg3(0) <= \seg3[0]~output_o\;

ww_seg3(1) <= \seg3[1]~output_o\;

ww_seg3(2) <= \seg3[2]~output_o\;

ww_seg3(3) <= \seg3[3]~output_o\;

ww_seg3(4) <= \seg3[4]~output_o\;

ww_seg3(5) <= \seg3[5]~output_o\;

ww_seg3(6) <= \seg3[6]~output_o\;

ww_seg4(0) <= \seg4[0]~output_o\;

ww_seg4(1) <= \seg4[1]~output_o\;

ww_seg4(2) <= \seg4[2]~output_o\;

ww_seg4(3) <= \seg4[3]~output_o\;

ww_seg4(4) <= \seg4[4]~output_o\;

ww_seg4(5) <= \seg4[5]~output_o\;

ww_seg4(6) <= \seg4[6]~output_o\;

ww_seg5(0) <= \seg5[0]~output_o\;

ww_seg5(1) <= \seg5[1]~output_o\;

ww_seg5(2) <= \seg5[2]~output_o\;

ww_seg5(3) <= \seg5[3]~output_o\;

ww_seg5(4) <= \seg5[4]~output_o\;

ww_seg5(5) <= \seg5[5]~output_o\;

ww_seg5(6) <= \seg5[6]~output_o\;

ww_seg6(0) <= \seg6[0]~output_o\;

ww_seg6(1) <= \seg6[1]~output_o\;

ww_seg6(2) <= \seg6[2]~output_o\;

ww_seg6(3) <= \seg6[3]~output_o\;

ww_seg6(4) <= \seg6[4]~output_o\;

ww_seg6(5) <= \seg6[5]~output_o\;

ww_seg6(6) <= \seg6[6]~output_o\;

ww_seg7(0) <= \seg7[0]~output_o\;

ww_seg7(1) <= \seg7[1]~output_o\;

ww_seg7(2) <= \seg7[2]~output_o\;

ww_seg7(3) <= \seg7[3]~output_o\;

ww_seg7(4) <= \seg7[4]~output_o\;

ww_seg7(5) <= \seg7[5]~output_o\;

ww_seg7(6) <= \seg7[6]~output_o\;

ww_buzzer <= \buzzer~output_o\;

ww_LED_Warning <= \LED_Warning~output_o\;

ww_dat(0) <= \dat[0]~output_o\;

ww_dat(1) <= \dat[1]~output_o\;

ww_dat(2) <= \dat[2]~output_o\;

ww_dat(3) <= \dat[3]~output_o\;

ww_dat(4) <= \dat[4]~output_o\;

ww_dat(5) <= \dat[5]~output_o\;

ww_dat(6) <= \dat[6]~output_o\;

ww_dat(7) <= \dat[7]~output_o\;

ww_rs <= \rs~output_o\;

ww_rw <= \rw~output_o\;

ww_en <= \en~output_o\;
END structure;


