$comment
	File created using the following command:
		vcd file MIPS_Aula14.msim.vcd -direction
$end
$date
	Wed Oct 27 18:44:33 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module mips_aula14_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " Operacao_ULA_OUT [2] $end
$var wire 1 # Operacao_ULA_OUT [1] $end
$var wire 1 $ Operacao_ULA_OUT [0] $end
$var wire 1 % ULA_A [31] $end
$var wire 1 & ULA_A [30] $end
$var wire 1 ' ULA_A [29] $end
$var wire 1 ( ULA_A [28] $end
$var wire 1 ) ULA_A [27] $end
$var wire 1 * ULA_A [26] $end
$var wire 1 + ULA_A [25] $end
$var wire 1 , ULA_A [24] $end
$var wire 1 - ULA_A [23] $end
$var wire 1 . ULA_A [22] $end
$var wire 1 / ULA_A [21] $end
$var wire 1 0 ULA_A [20] $end
$var wire 1 1 ULA_A [19] $end
$var wire 1 2 ULA_A [18] $end
$var wire 1 3 ULA_A [17] $end
$var wire 1 4 ULA_A [16] $end
$var wire 1 5 ULA_A [15] $end
$var wire 1 6 ULA_A [14] $end
$var wire 1 7 ULA_A [13] $end
$var wire 1 8 ULA_A [12] $end
$var wire 1 9 ULA_A [11] $end
$var wire 1 : ULA_A [10] $end
$var wire 1 ; ULA_A [9] $end
$var wire 1 < ULA_A [8] $end
$var wire 1 = ULA_A [7] $end
$var wire 1 > ULA_A [6] $end
$var wire 1 ? ULA_A [5] $end
$var wire 1 @ ULA_A [4] $end
$var wire 1 A ULA_A [3] $end
$var wire 1 B ULA_A [2] $end
$var wire 1 C ULA_A [1] $end
$var wire 1 D ULA_A [0] $end
$var wire 1 E ULA_B [31] $end
$var wire 1 F ULA_B [30] $end
$var wire 1 G ULA_B [29] $end
$var wire 1 H ULA_B [28] $end
$var wire 1 I ULA_B [27] $end
$var wire 1 J ULA_B [26] $end
$var wire 1 K ULA_B [25] $end
$var wire 1 L ULA_B [24] $end
$var wire 1 M ULA_B [23] $end
$var wire 1 N ULA_B [22] $end
$var wire 1 O ULA_B [21] $end
$var wire 1 P ULA_B [20] $end
$var wire 1 Q ULA_B [19] $end
$var wire 1 R ULA_B [18] $end
$var wire 1 S ULA_B [17] $end
$var wire 1 T ULA_B [16] $end
$var wire 1 U ULA_B [15] $end
$var wire 1 V ULA_B [14] $end
$var wire 1 W ULA_B [13] $end
$var wire 1 X ULA_B [12] $end
$var wire 1 Y ULA_B [11] $end
$var wire 1 Z ULA_B [10] $end
$var wire 1 [ ULA_B [9] $end
$var wire 1 \ ULA_B [8] $end
$var wire 1 ] ULA_B [7] $end
$var wire 1 ^ ULA_B [6] $end
$var wire 1 _ ULA_B [5] $end
$var wire 1 ` ULA_B [4] $end
$var wire 1 a ULA_B [3] $end
$var wire 1 b ULA_B [2] $end
$var wire 1 c ULA_B [1] $end
$var wire 1 d ULA_B [0] $end
$var wire 1 e Valor_Operacao [31] $end
$var wire 1 f Valor_Operacao [30] $end
$var wire 1 g Valor_Operacao [29] $end
$var wire 1 h Valor_Operacao [28] $end
$var wire 1 i Valor_Operacao [27] $end
$var wire 1 j Valor_Operacao [26] $end
$var wire 1 k Valor_Operacao [25] $end
$var wire 1 l Valor_Operacao [24] $end
$var wire 1 m Valor_Operacao [23] $end
$var wire 1 n Valor_Operacao [22] $end
$var wire 1 o Valor_Operacao [21] $end
$var wire 1 p Valor_Operacao [20] $end
$var wire 1 q Valor_Operacao [19] $end
$var wire 1 r Valor_Operacao [18] $end
$var wire 1 s Valor_Operacao [17] $end
$var wire 1 t Valor_Operacao [16] $end
$var wire 1 u Valor_Operacao [15] $end
$var wire 1 v Valor_Operacao [14] $end
$var wire 1 w Valor_Operacao [13] $end
$var wire 1 x Valor_Operacao [12] $end
$var wire 1 y Valor_Operacao [11] $end
$var wire 1 z Valor_Operacao [10] $end
$var wire 1 { Valor_Operacao [9] $end
$var wire 1 | Valor_Operacao [8] $end
$var wire 1 } Valor_Operacao [7] $end
$var wire 1 ~ Valor_Operacao [6] $end
$var wire 1 !! Valor_Operacao [5] $end
$var wire 1 "! Valor_Operacao [4] $end
$var wire 1 #! Valor_Operacao [3] $end
$var wire 1 $! Valor_Operacao [2] $end
$var wire 1 %! Valor_Operacao [1] $end
$var wire 1 &! Valor_Operacao [0] $end

$scope module i1 $end
$var wire 1 '! gnd $end
$var wire 1 (! vcc $end
$var wire 1 )! unknown $end
$var wire 1 *! devoe $end
$var wire 1 +! devclrn $end
$var wire 1 ,! devpor $end
$var wire 1 -! ww_devoe $end
$var wire 1 .! ww_devclrn $end
$var wire 1 /! ww_devpor $end
$var wire 1 0! ww_CLOCK_50 $end
$var wire 1 1! ww_ULA_A [31] $end
$var wire 1 2! ww_ULA_A [30] $end
$var wire 1 3! ww_ULA_A [29] $end
$var wire 1 4! ww_ULA_A [28] $end
$var wire 1 5! ww_ULA_A [27] $end
$var wire 1 6! ww_ULA_A [26] $end
$var wire 1 7! ww_ULA_A [25] $end
$var wire 1 8! ww_ULA_A [24] $end
$var wire 1 9! ww_ULA_A [23] $end
$var wire 1 :! ww_ULA_A [22] $end
$var wire 1 ;! ww_ULA_A [21] $end
$var wire 1 <! ww_ULA_A [20] $end
$var wire 1 =! ww_ULA_A [19] $end
$var wire 1 >! ww_ULA_A [18] $end
$var wire 1 ?! ww_ULA_A [17] $end
$var wire 1 @! ww_ULA_A [16] $end
$var wire 1 A! ww_ULA_A [15] $end
$var wire 1 B! ww_ULA_A [14] $end
$var wire 1 C! ww_ULA_A [13] $end
$var wire 1 D! ww_ULA_A [12] $end
$var wire 1 E! ww_ULA_A [11] $end
$var wire 1 F! ww_ULA_A [10] $end
$var wire 1 G! ww_ULA_A [9] $end
$var wire 1 H! ww_ULA_A [8] $end
$var wire 1 I! ww_ULA_A [7] $end
$var wire 1 J! ww_ULA_A [6] $end
$var wire 1 K! ww_ULA_A [5] $end
$var wire 1 L! ww_ULA_A [4] $end
$var wire 1 M! ww_ULA_A [3] $end
$var wire 1 N! ww_ULA_A [2] $end
$var wire 1 O! ww_ULA_A [1] $end
$var wire 1 P! ww_ULA_A [0] $end
$var wire 1 Q! ww_ULA_B [31] $end
$var wire 1 R! ww_ULA_B [30] $end
$var wire 1 S! ww_ULA_B [29] $end
$var wire 1 T! ww_ULA_B [28] $end
$var wire 1 U! ww_ULA_B [27] $end
$var wire 1 V! ww_ULA_B [26] $end
$var wire 1 W! ww_ULA_B [25] $end
$var wire 1 X! ww_ULA_B [24] $end
$var wire 1 Y! ww_ULA_B [23] $end
$var wire 1 Z! ww_ULA_B [22] $end
$var wire 1 [! ww_ULA_B [21] $end
$var wire 1 \! ww_ULA_B [20] $end
$var wire 1 ]! ww_ULA_B [19] $end
$var wire 1 ^! ww_ULA_B [18] $end
$var wire 1 _! ww_ULA_B [17] $end
$var wire 1 `! ww_ULA_B [16] $end
$var wire 1 a! ww_ULA_B [15] $end
$var wire 1 b! ww_ULA_B [14] $end
$var wire 1 c! ww_ULA_B [13] $end
$var wire 1 d! ww_ULA_B [12] $end
$var wire 1 e! ww_ULA_B [11] $end
$var wire 1 f! ww_ULA_B [10] $end
$var wire 1 g! ww_ULA_B [9] $end
$var wire 1 h! ww_ULA_B [8] $end
$var wire 1 i! ww_ULA_B [7] $end
$var wire 1 j! ww_ULA_B [6] $end
$var wire 1 k! ww_ULA_B [5] $end
$var wire 1 l! ww_ULA_B [4] $end
$var wire 1 m! ww_ULA_B [3] $end
$var wire 1 n! ww_ULA_B [2] $end
$var wire 1 o! ww_ULA_B [1] $end
$var wire 1 p! ww_ULA_B [0] $end
$var wire 1 q! ww_Operacao_ULA_OUT [2] $end
$var wire 1 r! ww_Operacao_ULA_OUT [1] $end
$var wire 1 s! ww_Operacao_ULA_OUT [0] $end
$var wire 1 t! ww_Valor_Operacao [31] $end
$var wire 1 u! ww_Valor_Operacao [30] $end
$var wire 1 v! ww_Valor_Operacao [29] $end
$var wire 1 w! ww_Valor_Operacao [28] $end
$var wire 1 x! ww_Valor_Operacao [27] $end
$var wire 1 y! ww_Valor_Operacao [26] $end
$var wire 1 z! ww_Valor_Operacao [25] $end
$var wire 1 {! ww_Valor_Operacao [24] $end
$var wire 1 |! ww_Valor_Operacao [23] $end
$var wire 1 }! ww_Valor_Operacao [22] $end
$var wire 1 ~! ww_Valor_Operacao [21] $end
$var wire 1 !" ww_Valor_Operacao [20] $end
$var wire 1 "" ww_Valor_Operacao [19] $end
$var wire 1 #" ww_Valor_Operacao [18] $end
$var wire 1 $" ww_Valor_Operacao [17] $end
$var wire 1 %" ww_Valor_Operacao [16] $end
$var wire 1 &" ww_Valor_Operacao [15] $end
$var wire 1 '" ww_Valor_Operacao [14] $end
$var wire 1 (" ww_Valor_Operacao [13] $end
$var wire 1 )" ww_Valor_Operacao [12] $end
$var wire 1 *" ww_Valor_Operacao [11] $end
$var wire 1 +" ww_Valor_Operacao [10] $end
$var wire 1 ," ww_Valor_Operacao [9] $end
$var wire 1 -" ww_Valor_Operacao [8] $end
$var wire 1 ." ww_Valor_Operacao [7] $end
$var wire 1 /" ww_Valor_Operacao [6] $end
$var wire 1 0" ww_Valor_Operacao [5] $end
$var wire 1 1" ww_Valor_Operacao [4] $end
$var wire 1 2" ww_Valor_Operacao [3] $end
$var wire 1 3" ww_Valor_Operacao [2] $end
$var wire 1 4" ww_Valor_Operacao [1] $end
$var wire 1 5" ww_Valor_Operacao [0] $end
$var wire 1 6" \ULA_A[0]~output_o\ $end
$var wire 1 7" \ULA_A[1]~output_o\ $end
$var wire 1 8" \ULA_A[2]~output_o\ $end
$var wire 1 9" \ULA_A[3]~output_o\ $end
$var wire 1 :" \ULA_A[4]~output_o\ $end
$var wire 1 ;" \ULA_A[5]~output_o\ $end
$var wire 1 <" \ULA_A[6]~output_o\ $end
$var wire 1 =" \ULA_A[7]~output_o\ $end
$var wire 1 >" \ULA_A[8]~output_o\ $end
$var wire 1 ?" \ULA_A[9]~output_o\ $end
$var wire 1 @" \ULA_A[10]~output_o\ $end
$var wire 1 A" \ULA_A[11]~output_o\ $end
$var wire 1 B" \ULA_A[12]~output_o\ $end
$var wire 1 C" \ULA_A[13]~output_o\ $end
$var wire 1 D" \ULA_A[14]~output_o\ $end
$var wire 1 E" \ULA_A[15]~output_o\ $end
$var wire 1 F" \ULA_A[16]~output_o\ $end
$var wire 1 G" \ULA_A[17]~output_o\ $end
$var wire 1 H" \ULA_A[18]~output_o\ $end
$var wire 1 I" \ULA_A[19]~output_o\ $end
$var wire 1 J" \ULA_A[20]~output_o\ $end
$var wire 1 K" \ULA_A[21]~output_o\ $end
$var wire 1 L" \ULA_A[22]~output_o\ $end
$var wire 1 M" \ULA_A[23]~output_o\ $end
$var wire 1 N" \ULA_A[24]~output_o\ $end
$var wire 1 O" \ULA_A[25]~output_o\ $end
$var wire 1 P" \ULA_A[26]~output_o\ $end
$var wire 1 Q" \ULA_A[27]~output_o\ $end
$var wire 1 R" \ULA_A[28]~output_o\ $end
$var wire 1 S" \ULA_A[29]~output_o\ $end
$var wire 1 T" \ULA_A[30]~output_o\ $end
$var wire 1 U" \ULA_A[31]~output_o\ $end
$var wire 1 V" \ULA_B[0]~output_o\ $end
$var wire 1 W" \ULA_B[1]~output_o\ $end
$var wire 1 X" \ULA_B[2]~output_o\ $end
$var wire 1 Y" \ULA_B[3]~output_o\ $end
$var wire 1 Z" \ULA_B[4]~output_o\ $end
$var wire 1 [" \ULA_B[5]~output_o\ $end
$var wire 1 \" \ULA_B[6]~output_o\ $end
$var wire 1 ]" \ULA_B[7]~output_o\ $end
$var wire 1 ^" \ULA_B[8]~output_o\ $end
$var wire 1 _" \ULA_B[9]~output_o\ $end
$var wire 1 `" \ULA_B[10]~output_o\ $end
$var wire 1 a" \ULA_B[11]~output_o\ $end
$var wire 1 b" \ULA_B[12]~output_o\ $end
$var wire 1 c" \ULA_B[13]~output_o\ $end
$var wire 1 d" \ULA_B[14]~output_o\ $end
$var wire 1 e" \ULA_B[15]~output_o\ $end
$var wire 1 f" \ULA_B[16]~output_o\ $end
$var wire 1 g" \ULA_B[17]~output_o\ $end
$var wire 1 h" \ULA_B[18]~output_o\ $end
$var wire 1 i" \ULA_B[19]~output_o\ $end
$var wire 1 j" \ULA_B[20]~output_o\ $end
$var wire 1 k" \ULA_B[21]~output_o\ $end
$var wire 1 l" \ULA_B[22]~output_o\ $end
$var wire 1 m" \ULA_B[23]~output_o\ $end
$var wire 1 n" \ULA_B[24]~output_o\ $end
$var wire 1 o" \ULA_B[25]~output_o\ $end
$var wire 1 p" \ULA_B[26]~output_o\ $end
$var wire 1 q" \ULA_B[27]~output_o\ $end
$var wire 1 r" \ULA_B[28]~output_o\ $end
$var wire 1 s" \ULA_B[29]~output_o\ $end
$var wire 1 t" \ULA_B[30]~output_o\ $end
$var wire 1 u" \ULA_B[31]~output_o\ $end
$var wire 1 v" \Operacao_ULA_OUT[0]~output_o\ $end
$var wire 1 w" \Operacao_ULA_OUT[1]~output_o\ $end
$var wire 1 x" \Operacao_ULA_OUT[2]~output_o\ $end
$var wire 1 y" \Valor_Operacao[0]~output_o\ $end
$var wire 1 z" \Valor_Operacao[1]~output_o\ $end
$var wire 1 {" \Valor_Operacao[2]~output_o\ $end
$var wire 1 |" \Valor_Operacao[3]~output_o\ $end
$var wire 1 }" \Valor_Operacao[4]~output_o\ $end
$var wire 1 ~" \Valor_Operacao[5]~output_o\ $end
$var wire 1 !# \Valor_Operacao[6]~output_o\ $end
$var wire 1 "# \Valor_Operacao[7]~output_o\ $end
$var wire 1 ## \Valor_Operacao[8]~output_o\ $end
$var wire 1 $# \Valor_Operacao[9]~output_o\ $end
$var wire 1 %# \Valor_Operacao[10]~output_o\ $end
$var wire 1 &# \Valor_Operacao[11]~output_o\ $end
$var wire 1 '# \Valor_Operacao[12]~output_o\ $end
$var wire 1 (# \Valor_Operacao[13]~output_o\ $end
$var wire 1 )# \Valor_Operacao[14]~output_o\ $end
$var wire 1 *# \Valor_Operacao[15]~output_o\ $end
$var wire 1 +# \Valor_Operacao[16]~output_o\ $end
$var wire 1 ,# \Valor_Operacao[17]~output_o\ $end
$var wire 1 -# \Valor_Operacao[18]~output_o\ $end
$var wire 1 .# \Valor_Operacao[19]~output_o\ $end
$var wire 1 /# \Valor_Operacao[20]~output_o\ $end
$var wire 1 0# \Valor_Operacao[21]~output_o\ $end
$var wire 1 1# \Valor_Operacao[22]~output_o\ $end
$var wire 1 2# \Valor_Operacao[23]~output_o\ $end
$var wire 1 3# \Valor_Operacao[24]~output_o\ $end
$var wire 1 4# \Valor_Operacao[25]~output_o\ $end
$var wire 1 5# \Valor_Operacao[26]~output_o\ $end
$var wire 1 6# \Valor_Operacao[27]~output_o\ $end
$var wire 1 7# \Valor_Operacao[28]~output_o\ $end
$var wire 1 8# \Valor_Operacao[29]~output_o\ $end
$var wire 1 9# \Valor_Operacao[30]~output_o\ $end
$var wire 1 :# \Valor_Operacao[31]~output_o\ $end
$var wire 1 ;# \CLOCK_50~input_o\ $end
$var wire 1 <# \somadorConstante|Add0~17_sumout\ $end
$var wire 1 =# \somadorConstante|Add0~18\ $end
$var wire 1 ># \somadorConstante|Add0~21_sumout\ $end
$var wire 1 ?# \somadorConstante|Add0~22\ $end
$var wire 1 @# \somadorConstante|Add0~13_sumout\ $end
$var wire 1 A# \ROM1|memROM~2_combout\ $end
$var wire 1 B# \somadorMux|Add0~13_sumout\ $end
$var wire 1 C# \ROM1|memROM~0_combout\ $end
$var wire 1 D# \ROM1|memROM~1_combout\ $end
$var wire 1 E# \Banco_Registradores|saidaA[3]~1_combout\ $end
$var wire 1 F# \ULA1|Add0~130_cout\ $end
$var wire 1 G# \ULA1|Add0~2\ $end
$var wire 1 H# \ULA1|Add0~6\ $end
$var wire 1 I# \ULA1|Add0~10\ $end
$var wire 1 J# \ULA1|Add0~14\ $end
$var wire 1 K# \ULA1|Add0~18\ $end
$var wire 1 L# \ULA1|Add0~22\ $end
$var wire 1 M# \ULA1|Add0~26\ $end
$var wire 1 N# \ULA1|Add0~30\ $end
$var wire 1 O# \ULA1|Add0~34\ $end
$var wire 1 P# \ULA1|Add0~38\ $end
$var wire 1 Q# \ULA1|Add0~42\ $end
$var wire 1 R# \ULA1|Add0~46\ $end
$var wire 1 S# \ULA1|Add0~50\ $end
$var wire 1 T# \ULA1|Add0~54\ $end
$var wire 1 U# \ULA1|Add0~58\ $end
$var wire 1 V# \ULA1|Add0~62\ $end
$var wire 1 W# \ULA1|Add0~66\ $end
$var wire 1 X# \ULA1|Add0~70\ $end
$var wire 1 Y# \ULA1|Add0~74\ $end
$var wire 1 Z# \ULA1|Add0~78\ $end
$var wire 1 [# \ULA1|Add0~82\ $end
$var wire 1 \# \ULA1|Add0~86\ $end
$var wire 1 ]# \ULA1|Add0~90\ $end
$var wire 1 ^# \ULA1|Add0~94\ $end
$var wire 1 _# \ULA1|Add0~98\ $end
$var wire 1 `# \ULA1|Add0~102\ $end
$var wire 1 a# \ULA1|Add0~106\ $end
$var wire 1 b# \ULA1|Add0~110\ $end
$var wire 1 c# \ULA1|Add0~113_sumout\ $end
$var wire 1 d# \ULA1|Add0~114\ $end
$var wire 1 e# \ULA1|Add0~117_sumout\ $end
$var wire 1 f# \ULA1|Add0~118\ $end
$var wire 1 g# \ULA1|Add0~121_sumout\ $end
$var wire 1 h# \ULA1|Add0~122\ $end
$var wire 1 i# \ULA1|Add0~125_sumout\ $end
$var wire 1 j# \ULA1|Add0~81_sumout\ $end
$var wire 1 k# \ULA1|Add0~85_sumout\ $end
$var wire 1 l# \ULA1|Add0~89_sumout\ $end
$var wire 1 m# \ULA1|Add0~93_sumout\ $end
$var wire 1 n# \ULA1|Add0~1_sumout\ $end
$var wire 1 o# \ULA1|Add0~5_sumout\ $end
$var wire 1 p# \ULA1|Add0~9_sumout\ $end
$var wire 1 q# \ULA1|Add0~13_sumout\ $end
$var wire 1 r# \ULA1|Add0~17_sumout\ $end
$var wire 1 s# \AND_FLAG_ZERO~7_combout\ $end
$var wire 1 t# \AND_FLAG_ZERO~0_combout\ $end
$var wire 1 u# \ULA1|Add0~101_sumout\ $end
$var wire 1 v# \ULA1|Add0~41_sumout\ $end
$var wire 1 w# \ULA1|Add0~45_sumout\ $end
$var wire 1 x# \ULA1|Add0~49_sumout\ $end
$var wire 1 y# \ULA1|Add0~53_sumout\ $end
$var wire 1 z# \ULA1|Add0~61_sumout\ $end
$var wire 1 {# \AND_FLAG_ZERO~6_combout\ $end
$var wire 1 |# \AND_FLAG_ZERO~1_combout\ $end
$var wire 1 }# \ULA1|Add0~77_sumout\ $end
$var wire 1 ~# \ULA1|Add0~97_sumout\ $end
$var wire 1 !$ \ULA1|Add0~105_sumout\ $end
$var wire 1 "$ \ULA1|Add0~109_sumout\ $end
$var wire 1 #$ \ULA1|Add0~33_sumout\ $end
$var wire 1 $$ \ULA1|Add0~37_sumout\ $end
$var wire 1 %$ \ULA1|Add0~57_sumout\ $end
$var wire 1 &$ \ULA1|Add0~21_sumout\ $end
$var wire 1 '$ \ULA1|Add0~25_sumout\ $end
$var wire 1 ($ \ULA1|Add0~29_sumout\ $end
$var wire 1 )$ \AND_FLAG_ZERO~4_combout\ $end
$var wire 1 *$ \ULA1|Add0~73_sumout\ $end
$var wire 1 +$ \ULA1|Add0~65_sumout\ $end
$var wire 1 ,$ \ULA1|Add0~69_sumout\ $end
$var wire 1 -$ \AND_FLAG_ZERO~5_combout\ $end
$var wire 1 .$ \AND_FLAG_ZERO~2_combout\ $end
$var wire 1 /$ \AND_FLAG_ZERO~3_combout\ $end
$var wire 1 0$ \somadorConstante|Add0~14\ $end
$var wire 1 1$ \somadorConstante|Add0~9_sumout\ $end
$var wire 1 2$ \somadorMux|Add0~14\ $end
$var wire 1 3$ \somadorMux|Add0~9_sumout\ $end
$var wire 1 4$ \somadorConstante|Add0~10\ $end
$var wire 1 5$ \somadorConstante|Add0~5_sumout\ $end
$var wire 1 6$ \somadorMux|Add0~10\ $end
$var wire 1 7$ \somadorMux|Add0~5_sumout\ $end
$var wire 1 8$ \somadorConstante|Add0~6\ $end
$var wire 1 9$ \somadorConstante|Add0~1_sumout\ $end
$var wire 1 :$ \somadorMux|Add0~6\ $end
$var wire 1 ;$ \somadorMux|Add0~1_sumout\ $end
$var wire 1 <$ \Banco_Registradores|saidaA[0]~0_combout\ $end
$var wire 1 =$ \Decoder|OUTPUT[1]~0_combout\ $end
$var wire 1 >$ \PC|DOUT\ [31] $end
$var wire 1 ?$ \PC|DOUT\ [30] $end
$var wire 1 @$ \PC|DOUT\ [29] $end
$var wire 1 A$ \PC|DOUT\ [28] $end
$var wire 1 B$ \PC|DOUT\ [27] $end
$var wire 1 C$ \PC|DOUT\ [26] $end
$var wire 1 D$ \PC|DOUT\ [25] $end
$var wire 1 E$ \PC|DOUT\ [24] $end
$var wire 1 F$ \PC|DOUT\ [23] $end
$var wire 1 G$ \PC|DOUT\ [22] $end
$var wire 1 H$ \PC|DOUT\ [21] $end
$var wire 1 I$ \PC|DOUT\ [20] $end
$var wire 1 J$ \PC|DOUT\ [19] $end
$var wire 1 K$ \PC|DOUT\ [18] $end
$var wire 1 L$ \PC|DOUT\ [17] $end
$var wire 1 M$ \PC|DOUT\ [16] $end
$var wire 1 N$ \PC|DOUT\ [15] $end
$var wire 1 O$ \PC|DOUT\ [14] $end
$var wire 1 P$ \PC|DOUT\ [13] $end
$var wire 1 Q$ \PC|DOUT\ [12] $end
$var wire 1 R$ \PC|DOUT\ [11] $end
$var wire 1 S$ \PC|DOUT\ [10] $end
$var wire 1 T$ \PC|DOUT\ [9] $end
$var wire 1 U$ \PC|DOUT\ [8] $end
$var wire 1 V$ \PC|DOUT\ [7] $end
$var wire 1 W$ \PC|DOUT\ [6] $end
$var wire 1 X$ \PC|DOUT\ [5] $end
$var wire 1 Y$ \PC|DOUT\ [4] $end
$var wire 1 Z$ \PC|DOUT\ [3] $end
$var wire 1 [$ \PC|DOUT\ [2] $end
$var wire 1 \$ \PC|DOUT\ [1] $end
$var wire 1 ]$ \PC|DOUT\ [0] $end
$var wire 1 ^$ \ALT_INV_AND_FLAG_ZERO~7_combout\ $end
$var wire 1 _$ \ALT_INV_AND_FLAG_ZERO~6_combout\ $end
$var wire 1 `$ \ALT_INV_AND_FLAG_ZERO~5_combout\ $end
$var wire 1 a$ \ALT_INV_AND_FLAG_ZERO~4_combout\ $end
$var wire 1 b$ \ALT_INV_AND_FLAG_ZERO~2_combout\ $end
$var wire 1 c$ \ALT_INV_AND_FLAG_ZERO~1_combout\ $end
$var wire 1 d$ \ALT_INV_AND_FLAG_ZERO~0_combout\ $end
$var wire 1 e$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 f$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 g$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 h$ \Banco_Registradores|ALT_INV_saidaA[3]~1_combout\ $end
$var wire 1 i$ \Banco_Registradores|ALT_INV_saidaA[0]~0_combout\ $end
$var wire 1 j$ \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 k$ \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 l$ \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 m$ \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 n$ \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 o$ \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 p$ \somadorConstante|ALT_INV_Add0~13_sumout\ $end
$var wire 1 q$ \somadorConstante|ALT_INV_Add0~9_sumout\ $end
$var wire 1 r$ \somadorConstante|ALT_INV_Add0~5_sumout\ $end
$var wire 1 s$ \somadorConstante|ALT_INV_Add0~1_sumout\ $end
$var wire 1 t$ \ULA1|ALT_INV_Add0~125_sumout\ $end
$var wire 1 u$ \ULA1|ALT_INV_Add0~121_sumout\ $end
$var wire 1 v$ \ULA1|ALT_INV_Add0~117_sumout\ $end
$var wire 1 w$ \ULA1|ALT_INV_Add0~113_sumout\ $end
$var wire 1 x$ \ULA1|ALT_INV_Add0~109_sumout\ $end
$var wire 1 y$ \ULA1|ALT_INV_Add0~105_sumout\ $end
$var wire 1 z$ \ULA1|ALT_INV_Add0~101_sumout\ $end
$var wire 1 {$ \ULA1|ALT_INV_Add0~97_sumout\ $end
$var wire 1 |$ \ULA1|ALT_INV_Add0~93_sumout\ $end
$var wire 1 }$ \ULA1|ALT_INV_Add0~89_sumout\ $end
$var wire 1 ~$ \ULA1|ALT_INV_Add0~85_sumout\ $end
$var wire 1 !% \ULA1|ALT_INV_Add0~81_sumout\ $end
$var wire 1 "% \ULA1|ALT_INV_Add0~77_sumout\ $end
$var wire 1 #% \ULA1|ALT_INV_Add0~73_sumout\ $end
$var wire 1 $% \ULA1|ALT_INV_Add0~69_sumout\ $end
$var wire 1 %% \ULA1|ALT_INV_Add0~65_sumout\ $end
$var wire 1 &% \ULA1|ALT_INV_Add0~61_sumout\ $end
$var wire 1 '% \ULA1|ALT_INV_Add0~57_sumout\ $end
$var wire 1 (% \ULA1|ALT_INV_Add0~53_sumout\ $end
$var wire 1 )% \ULA1|ALT_INV_Add0~49_sumout\ $end
$var wire 1 *% \ULA1|ALT_INV_Add0~45_sumout\ $end
$var wire 1 +% \ULA1|ALT_INV_Add0~41_sumout\ $end
$var wire 1 ,% \ULA1|ALT_INV_Add0~37_sumout\ $end
$var wire 1 -% \ULA1|ALT_INV_Add0~33_sumout\ $end
$var wire 1 .% \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 /% \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 0% \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 1% \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 2% \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 3% \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 4% \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 5% \ULA1|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0'!
1(!
x)!
1*!
1+!
1,!
1-!
1.!
1/!
00!
06"
07"
18"
19"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
1X"
1Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
1{"
1|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
1<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
1E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
1p#
1q#
0r#
1s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
1{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
1)$
0*$
0+$
0,$
1-$
1.$
1/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0^$
0_$
0`$
0a$
0b$
1c$
1d$
1e$
1f$
1g$
0h$
1i$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
02%
03%
14%
15%
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
1A
1B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
1a
1b
0c
0d
0"
0#
0$
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
1#!
1$!
0%!
0&!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
1M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
1m!
1n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
12"
13"
04"
05"
x>$
x?$
x@$
xA$
xB$
xC$
xD$
xE$
xF$
xG$
xH$
xI$
xJ$
xK$
xL$
xM$
xN$
xO$
xP$
xQ$
xR$
xS$
xT$
xU$
0V$
0W$
0X$
0Y$
0Z$
0[$
x\$
x]$
1j$
1k$
1l$
1m$
1n$
1o$
$end
#10000
1!
10!
1;#
1[$
0o$
0<#
1=#
1<$
0i$
1>#
1n#
05%
16"
1V"
1P!
1p!
1D
1d
1y"
15"
1&!
#20000
0!
00!
0;#
#30000
1!
10!
1;#
0[$
1Z$
0n$
1o$
1<#
0=#
0>#
1?#
0s#
1^$
1@#
1>#
0?#
0p$
0@#
1B#
1p$
0B#
#40000
0!
00!
0;#
#50000
1!
10!
1;#
1[$
0o$
0<#
1=#
1A#
1C#
1D#
0f$
0g$
0e$
0>#
1?#
1B#
13$
17$
1;$
1F#
0n#
1G#
1o#
1=$
1@#
04%
15%
0o#
1H#
1n#
0p$
05%
14%
0B#
12$
0p#
1I#
1v"
1z"
0y"
13%
0q#
1J#
03$
16$
1s!
14"
05"
1y"
0z"
12%
1$
0&!
1%!
07$
1:$
1r#
15"
04"
0{"
01%
1&!
0%!
0;$
03"
0|"
0$!
02"
1}"
0#!
11"
1"!
#60000
0!
00!
0;#
#70000
1!
10!
1;#
0[$
0Z$
1Y$
0m$
1n$
1o$
1<#
0=#
1>#
0?#
0@#
10$
0A#
0D#
0E#
0<$
1i$
1h$
1f$
1e$
1p$
11$
1@#
00$
0>#
02$
13$
06$
17$
0:$
1;$
0F#
1o#
0H#
0=$
1p#
0I#
1q#
0J#
0G#
0p$
0q$
01$
02%
03%
04%
06"
0V"
08"
09"
0X"
0Y"
1B#
0o#
0r#
0q#
0p#
0n#
0;$
07$
1q$
15%
13%
12%
11%
14%
0P!
0p!
0N!
0M!
0n!
0m!
03$
0D
0B
0A
0d
0b
0a
1|"
1{"
0v"
1z"
12"
13"
0s!
14"
0y"
0{"
0|"
0}"
0z"
1%!
1$!
1#!
0$
05"
03"
02"
01"
04"
0&!
0%!
0$!
0#!
0"!
#80000
0!
00!
0;#
#90000
1!
10!
1;#
1[$
0o$
0<#
1=#
1D#
0f$
1>#
#100000
0!
00!
0;#
#110000
1!
10!
1;#
0[$
1Z$
0n$
1o$
1<#
0=#
0>#
1?#
0@#
10$
1>#
0?#
1p$
1@#
00$
11$
0B#
0q$
0p$
01$
1B#
13$
1q$
03$
#120000
0!
00!
0;#
#130000
1!
10!
1;#
1[$
0o$
0<#
1=#
0>#
1?#
0@#
10$
1p$
11$
0B#
0q$
13$
#140000
0!
00!
0;#
#150000
1!
10!
1;#
0[$
0Z$
0Y$
1X$
0l$
1m$
1n$
1o$
1<#
0=#
1>#
0?#
1@#
00$
01$
14$
1q$
0p$
15$
11$
04$
0@#
0>#
1B#
03$
1p$
0q$
0r$
05$
17$
13$
0B#
1r$
07$
#160000
0!
00!
0;#
#170000
1!
10!
1;#
1[$
0o$
0<#
1=#
1>#
#180000
0!
00!
0;#
#190000
1!
10!
1;#
0[$
1Z$
0n$
1o$
1<#
0=#
0>#
1?#
1@#
1>#
0?#
0p$
0@#
1B#
1p$
0B#
#200000
0!
00!
0;#
#210000
1!
10!
1;#
1[$
0o$
0<#
1=#
0>#
1?#
1@#
0p$
1B#
#220000
0!
00!
0;#
#230000
1!
10!
1;#
0[$
0Z$
1Y$
0m$
1n$
1o$
1<#
0=#
1>#
0?#
0@#
10$
1p$
01$
14$
1@#
00$
0>#
0B#
0p$
1q$
11$
04$
15$
03$
1B#
0r$
0q$
05$
13$
17$
1r$
07$
#240000
0!
00!
0;#
#250000
1!
10!
1;#
1[$
0o$
0<#
1=#
1>#
#260000
0!
00!
0;#
#270000
1!
10!
1;#
0[$
1Z$
0n$
1o$
1<#
0=#
0>#
1?#
0@#
10$
1>#
0?#
1p$
1@#
00$
01$
14$
0B#
1q$
0p$
15$
11$
04$
1B#
03$
0q$
0r$
05$
17$
13$
1r$
07$
#280000
0!
00!
0;#
#290000
1!
10!
1;#
1[$
0o$
0<#
1=#
0>#
1?#
0@#
10$
1p$
01$
14$
0B#
1q$
15$
03$
0r$
17$
#300000
0!
00!
0;#
#310000
1!
10!
1;#
0[$
0Z$
0Y$
0X$
1W$
0k$
1l$
1m$
1n$
1o$
1<#
0=#
1>#
0?#
1@#
00$
11$
04$
05$
18$
1r$
0q$
0p$
19$
15$
08$
01$
0@#
0>#
1B#
13$
07$
1p$
1q$
0r$
0s$
09$
1;$
17$
03$
0B#
1s$
0;$
#320000
0!
00!
0;#
#330000
1!
10!
1;#
1[$
0o$
0<#
1=#
1>#
#340000
0!
00!
0;#
#350000
1!
10!
1;#
0[$
1Z$
0n$
1o$
1<#
0=#
0>#
1?#
1@#
1>#
0?#
0p$
0@#
1B#
1p$
0B#
#360000
0!
00!
0;#
#370000
1!
10!
1;#
1[$
0o$
0<#
1=#
0>#
1?#
1@#
0p$
1B#
#380000
0!
00!
0;#
#390000
1!
10!
1;#
0[$
0Z$
1Y$
0m$
1n$
1o$
1<#
0=#
1>#
0?#
0@#
10$
1p$
11$
1@#
00$
0>#
0B#
0p$
0q$
01$
13$
1B#
1q$
03$
#400000
0!
00!
0;#
#410000
1!
10!
1;#
1[$
0o$
0<#
1=#
1>#
#420000
0!
00!
0;#
#430000
1!
10!
1;#
0[$
1Z$
0n$
1o$
1<#
0=#
0>#
1?#
0@#
10$
1>#
0?#
1p$
1@#
00$
11$
0B#
0q$
0p$
01$
1B#
13$
1q$
03$
#440000
0!
00!
0;#
#450000
1!
10!
1;#
1[$
0o$
0<#
1=#
0>#
1?#
0@#
10$
1p$
11$
0B#
0q$
13$
#460000
0!
00!
0;#
#470000
1!
10!
1;#
0[$
0Z$
0Y$
1X$
0l$
1m$
1n$
1o$
1<#
0=#
1>#
0?#
1@#
00$
01$
14$
1q$
0p$
05$
18$
11$
04$
0@#
0>#
1B#
03$
1p$
0q$
1r$
15$
08$
19$
07$
13$
0B#
0s$
0r$
09$
17$
1;$
1s$
0;$
#480000
0!
00!
0;#
#490000
1!
10!
1;#
1[$
0o$
0<#
1=#
1>#
#500000
0!
00!
0;#
#510000
1!
10!
1;#
0[$
1Z$
0n$
1o$
1<#
0=#
0>#
1?#
1@#
1>#
0?#
0p$
0@#
1B#
1p$
0B#
#520000
0!
00!
0;#
#530000
1!
10!
1;#
1[$
0o$
0<#
1=#
0>#
1?#
1@#
0p$
1B#
#540000
0!
00!
0;#
#550000
1!
10!
1;#
0[$
0Z$
1Y$
0m$
1n$
1o$
1<#
0=#
1>#
0?#
0@#
10$
1p$
01$
14$
1@#
00$
0>#
0B#
0p$
1q$
11$
04$
05$
18$
03$
1B#
1r$
0q$
19$
15$
08$
13$
07$
0r$
0s$
09$
1;$
17$
1s$
0;$
#560000
0!
00!
0;#
#570000
1!
10!
1;#
1[$
0o$
0<#
1=#
1>#
#580000
0!
00!
0;#
#590000
1!
10!
1;#
0[$
1Z$
0n$
1o$
1<#
0=#
0>#
1?#
0@#
10$
1>#
0?#
1p$
1@#
00$
01$
14$
0B#
1q$
0p$
05$
18$
11$
04$
1B#
03$
0q$
1r$
15$
08$
19$
07$
13$
0s$
0r$
09$
17$
1;$
1s$
0;$
#600000
0!
00!
0;#
#610000
1!
10!
1;#
1[$
0o$
0<#
1=#
0>#
1?#
0@#
10$
1p$
01$
14$
0B#
1q$
05$
18$
03$
1r$
19$
07$
0s$
1;$
#620000
0!
00!
0;#
#630000
1!
10!
1;#
0[$
0Z$
0Y$
0X$
0W$
1V$
0j$
1k$
1l$
1m$
1n$
1o$
1<#
0=#
1>#
0?#
1@#
00$
11$
04$
0C#
0D#
15$
08$
09$
1s$
0r$
1f$
1g$
0q$
0p$
19$
05$
01$
0@#
0>#
1B#
13$
17$
0;$
1p$
1q$
1r$
0s$
1;$
07$
03$
0B#
#640000
0!
00!
0;#
#650000
1!
10!
1;#
1[$
0o$
0<#
1=#
1>#
#660000
0!
00!
0;#
#670000
1!
10!
1;#
0[$
1Z$
0n$
1o$
1<#
0=#
0>#
1?#
1@#
1>#
0?#
0p$
0@#
1B#
1p$
0B#
#680000
0!
00!
0;#
#690000
1!
10!
1;#
1[$
0o$
0<#
1=#
1C#
1D#
0f$
0g$
0>#
1?#
1@#
0p$
1B#
#700000
0!
00!
0;#
#710000
1!
10!
1;#
0[$
0Z$
1Y$
0m$
1n$
1o$
1<#
0=#
1>#
0?#
0@#
10$
0D#
1f$
1p$
11$
1@#
00$
0>#
0B#
0p$
0q$
01$
13$
1B#
1q$
03$
#720000
0!
00!
0;#
#730000
1!
10!
1;#
1[$
0o$
0<#
1=#
1D#
0f$
1>#
#740000
0!
00!
0;#
#750000
1!
10!
1;#
0[$
1Z$
0n$
1o$
1<#
0=#
0>#
1?#
0@#
10$
1>#
0?#
1p$
1@#
00$
11$
0B#
0q$
0p$
01$
1B#
13$
1q$
03$
#760000
0!
00!
0;#
#770000
1!
10!
1;#
1[$
0o$
0<#
1=#
0>#
1?#
0@#
10$
1p$
11$
0B#
0q$
13$
#780000
0!
00!
0;#
#790000
1!
10!
1;#
0[$
0Z$
0Y$
1X$
0l$
1m$
1n$
1o$
1<#
0=#
1>#
0?#
1@#
00$
01$
14$
1q$
0p$
15$
11$
04$
0@#
0>#
1B#
03$
1p$
0q$
0r$
05$
17$
13$
0B#
1r$
07$
#800000
0!
00!
0;#
#810000
1!
10!
1;#
1[$
0o$
0<#
1=#
1>#
#820000
0!
00!
0;#
#830000
1!
10!
1;#
0[$
1Z$
0n$
1o$
1<#
0=#
0>#
1?#
1@#
1>#
0?#
0p$
0@#
1B#
1p$
0B#
#840000
0!
00!
0;#
#850000
1!
10!
1;#
1[$
0o$
0<#
1=#
0>#
1?#
1@#
0p$
1B#
#860000
0!
00!
0;#
#870000
1!
10!
1;#
0[$
0Z$
1Y$
0m$
1n$
1o$
1<#
0=#
1>#
0?#
0@#
10$
1p$
01$
14$
1@#
00$
0>#
0B#
0p$
1q$
11$
04$
15$
03$
1B#
0r$
0q$
05$
13$
17$
1r$
07$
#880000
0!
00!
0;#
#890000
1!
10!
1;#
1[$
0o$
0<#
1=#
1>#
#900000
0!
00!
0;#
#910000
1!
10!
1;#
0[$
1Z$
0n$
1o$
1<#
0=#
0>#
1?#
0@#
10$
1>#
0?#
1p$
1@#
00$
01$
14$
0B#
1q$
0p$
15$
11$
04$
1B#
03$
0q$
0r$
05$
17$
13$
1r$
07$
#920000
0!
00!
0;#
#930000
1!
10!
1;#
1[$
0o$
0<#
1=#
0>#
1?#
0@#
10$
1p$
01$
14$
0B#
1q$
15$
03$
0r$
17$
#940000
0!
00!
0;#
#950000
1!
10!
1;#
0[$
0Z$
0Y$
0X$
1W$
0k$
1l$
1m$
1n$
1o$
1<#
0=#
1>#
0?#
1@#
00$
11$
04$
05$
18$
1r$
0q$
0p$
09$
15$
08$
01$
0@#
0>#
1B#
13$
07$
1p$
1q$
0r$
1s$
19$
0;$
17$
03$
0B#
0s$
1;$
#960000
0!
00!
0;#
#970000
1!
10!
1;#
1[$
0o$
0<#
1=#
1>#
#980000
0!
00!
0;#
#990000
1!
10!
1;#
0[$
1Z$
0n$
1o$
1<#
0=#
0>#
1?#
1@#
1>#
0?#
0p$
0@#
1B#
1p$
0B#
#1000000
