// Seed: 3540821163
module module_0 (
    id_1,
    id_2#(
        .id_3 (id_4),
        .id_5 (-1),
        .id_6 (-1),
        .id_7 (1),
        .id_8 (1),
        .id_9 (1),
        .id_10(-1),
        .id_11(-1),
        .id_12(-1)
    ),
    id_13,
    id_14
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = -1;
  logic id_15;
  always id_11 <= -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd13,
    parameter id_13 = 32'd68,
    parameter id_6  = 32'd90,
    parameter id_7  = 32'd95,
    parameter id_8  = 32'd26
) (
    input tri0 id_0
    , id_12,
    output wor id_1,
    inout tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    input wire id_5,
    input wor _id_6,
    input wor _id_7,
    input supply0 _id_8,
    input wor id_9,
    input wor _id_10
);
  wire _id_13;
  wire id_14;
  ;
  assign id_2 = -1;
  wire [(  -1 'd0 -  -1  ) : -1] id_15;
  logic id_16;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_14,
      id_14
  );
  generate
    wire [id_6 : 1  ==  id_13] id_17;
  endgenerate
  wire [id_10 : id_7] id_18;
  parameter id_19 = -1'b0;
  assign (pull1, weak0) id_16[1<1] = 1'b0;
  wire id_20;
  ;
  struct packed {
    logic [-1 : -1] id_21;
    logic [id_8 : 1] id_22;
    logic id_23;
  } id_24;
  always begin : LABEL_0
    id_24.id_21[-1] <= -1'h0;
  end
  logic id_25 = id_7;
endmodule
