
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003566                       # Number of seconds simulated
sim_ticks                                  3565751988                       # Number of ticks simulated
final_tick                               533130131925                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 286653                       # Simulator instruction rate (inst/s)
host_op_rate                                   362623                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 252099                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916044                       # Number of bytes of host memory used
host_seconds                                 14144.24                       # Real time elapsed on the host
sim_insts                                  4054486846                       # Number of instructions simulated
sim_ops                                    5129028763                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       269952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       287488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       132352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        99712                       # Number of bytes read from this memory
system.physmem.bytes_read::total               796416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       264704                       # Number of bytes written to this memory
system.physmem.bytes_written::total            264704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2109                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2246                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1034                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          779                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6222                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2068                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2068                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       394868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     75706892                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       466662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     80624789                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       502559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     37117556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       574353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     27963807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               223351485                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       394868                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       466662                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       502559                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       574353                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1938441                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          74235113                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               74235113                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          74235113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       394868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     75706892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       466662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     80624789                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       502559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     37117556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       574353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     27963807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              297586597                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8550965                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3110697                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553554                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202923                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1253566                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204438                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314347                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8868                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200445                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17055710                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3110697                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518785                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660813                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083697                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        694997                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565459                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        81240                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8433968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.485745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4773155     56.59%     56.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366357      4.34%     60.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317685      3.77%     64.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342785      4.06%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          299997      3.56%     72.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154368      1.83%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101440      1.20%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271307      3.22%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806874     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8433968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363783                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.994595                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3369318                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       651552                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479899                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56324                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876866                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507662                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          867                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20227640                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6353                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876866                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537944                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         298339                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76864                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364241                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279706                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19535337                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          459                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        176120                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76435                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           22                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27126378                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91063662                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91063662                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10319391                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3336                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1739                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           740121                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937131                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007979                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26356                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       276539                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18412304                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3332                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14774115                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28912                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6137246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18740874                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          136                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8433968                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751740                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912935                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3020911     35.82%     35.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1795139     21.28%     57.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1173633     13.92%     71.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       760041      9.01%     80.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       761101      9.02%     89.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       440606      5.22%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339982      4.03%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        76179      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66376      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8433968                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108013     69.07%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21242     13.58%     82.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27118     17.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12140124     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200732      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578467     10.68%     94.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       853195      5.77%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14774115                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.727772                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156378                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010585                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38167486                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24553015                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14357209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14930493                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26719                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       707928                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228079                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876866                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         224474                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16784                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18415636                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29979                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937131                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007979                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1734                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11929                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          888                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          134                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122139                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115413                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237552                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14513769                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484544                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       260344                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312371                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057547                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            827827                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.697325                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14371766                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14357209                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9359014                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26131807                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.679016                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358146                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6176725                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205044                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7557102                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619579                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173445                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3032676     40.13%     40.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042604     27.03%     67.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       835741     11.06%     78.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428265      5.67%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366584      4.85%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179456      2.37%     91.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       198290      2.62%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100798      1.33%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372688      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7557102                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372688                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25600466                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37709948                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4054                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 116997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.855097                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.855097                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.169459                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.169459                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65536919                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19679522                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18982083                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8550965                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3081921                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2507899                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212493                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1300431                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1195413                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          324593                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9104                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3094158                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17096171                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3081921                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1520006                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3756842                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1135079                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        637836                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1513625                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89453                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8406846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.512486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4650004     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          330511      3.93%     59.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          267253      3.18%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          644932      7.67%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          173531      2.06%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          225750      2.69%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164164      1.95%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           91193      1.08%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1859508     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8406846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360418                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.999327                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3237407                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       620105                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3611139                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24647                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        913539                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       524109                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4508                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20429602                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9932                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        913539                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3475131                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         144850                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       125958                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3392316                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       355044                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19704385                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3143                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        146245                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110828                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          113                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27594341                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91980322                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91980322                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16844723                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10749611                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3991                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2240                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           976156                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1841257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       933422                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14849                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       331519                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18616122                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3850                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14764105                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30087                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6468240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19765302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          586                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8406846                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.756200                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885124                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2932215     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1800659     21.42%     56.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1194903     14.21%     70.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       873084     10.39%     80.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       747936      8.90%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       390413      4.64%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       333829      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62851      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70956      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8406846                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86878     71.27%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17642     14.47%     85.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17388     14.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12301275     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209562      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1632      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1469287      9.95%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       782349      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14764105                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.726601                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             121908                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008257                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38087051                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25088280                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14385299                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14886013                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55403                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       732692                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          304                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240086                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        913539                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          64009                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8505                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18619974                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47391                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1841257                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       933422                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2218                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7611                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125971                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120099                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246070                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14528617                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1377211                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       235488                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2140108                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2048474                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            762897                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699062                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14395155                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14385299                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9371053                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26458371                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.682301                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354181                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9867965                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12118917                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6501166                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212599                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7493307                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.617299                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.135991                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2929411     39.09%     39.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2069935     27.62%     66.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       841131     11.23%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       471241      6.29%     84.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       388127      5.18%     89.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158548      2.12%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       188691      2.52%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94181      1.26%     95.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       352042      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7493307                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9867965                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12118917                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1801898                       # Number of memory references committed
system.switch_cpus1.commit.loads              1108564                       # Number of loads committed
system.switch_cpus1.commit.membars               1632                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1741150                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10919716                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246743                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       352042                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25761348                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38154325                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4573                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 144119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9867965                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12118917                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9867965                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.866538                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.866538                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.154018                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.154018                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65358939                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19890747                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18853710                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3264                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8550965                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3145311                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2566004                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       211799                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1333536                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1228721                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          338743                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9495                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3148978                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17284106                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3145311                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1567464                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3839670                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1121262                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        545959                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1554746                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8441508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.539034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.293946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4601838     54.51%     54.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          253255      3.00%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          475900      5.64%     63.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          470434      5.57%     68.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          292812      3.47%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          233516      2.77%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          148031      1.75%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          135875      1.61%     78.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1829847     21.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8441508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367831                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.021305                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3285809                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       539804                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3686422                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22806                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        906660                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       529785                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20736967                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        906660                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3526309                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         102434                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       110772                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3464181                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       331146                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19981109                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        137465                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       101849                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28047839                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93215156                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93215156                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17318677                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10729128                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3544                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1706                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           927529                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1854947                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       941135                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11644                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       346435                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18834237                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3412                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14983480                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28898                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6388797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19568383                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8441508                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.774977                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.894543                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2906507     34.43%     34.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1822520     21.59%     56.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1223098     14.49%     70.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       792058      9.38%     79.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       830307      9.84%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       404027      4.79%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       317217      3.76%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        72267      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73507      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8441508                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          93106     72.26%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18198     14.12%     86.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17543     13.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12535103     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201315      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1706      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1449385      9.67%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       795971      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14983480                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.752256                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             128847                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008599                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38566206                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25226478                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14642279                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15112327                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47203                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       725542                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          175                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       225600                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        906660                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          54108                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9227                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18837652                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        38814                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1854947                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       941135                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1706                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7231                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131688                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118549                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       250237                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14785849                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1383466                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       197624                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2161154                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2095356                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            777688                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.729144                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14647005                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14642279                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9334398                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26789835                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.712354                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348431                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10087258                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12420806                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6416897                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       214137                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7534848                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.648448                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146435                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2871445     38.11%     38.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2105179     27.94%     66.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       876014     11.63%     77.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       434657      5.77%     83.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       435363      5.78%     89.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       176055      2.34%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       178094      2.36%     93.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94991      1.26%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       363050      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7534848                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10087258                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12420806                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1844937                       # Number of memory references committed
system.switch_cpus2.commit.loads              1129402                       # Number of loads committed
system.switch_cpus2.commit.membars               1706                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1792842                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11190234                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       256195                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       363050                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26009501                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38582686                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 109457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10087258                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12420806                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10087258                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.847700                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.847700                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.179663                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.179663                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66424387                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20340562                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19045853                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3412                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8550965                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3215226                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2624438                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215924                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1362687                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1264055                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          332210                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9573                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3332398                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17471594                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3215226                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1596265                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3786585                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1124573                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        492872                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1622720                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83950                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8518743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.536913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.339099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4732158     55.55%     55.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          311278      3.65%     59.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          462475      5.43%     64.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          322207      3.78%     68.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          225271      2.64%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219992      2.58%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          135150      1.59%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          285181      3.35%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1825031     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8518743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376007                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.043231                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3426454                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       517365                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3615499                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        52711                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        906708                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       540344                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20929349                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        906708                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3620111                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51505                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       188969                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3470672                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       280773                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20299936                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        116371                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        95877                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28477591                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94502162                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94502162                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17479899                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10997659                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3624                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1741                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           838577                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1863082                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       950710                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11264                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       292596                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18908409                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3477                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15088353                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30228                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6331700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19385046                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8518743                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.771195                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.916270                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3055539     35.87%     35.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1697157     19.92%     55.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1235776     14.51%     70.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       817159      9.59%     79.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       820933      9.64%     89.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       394805      4.63%     94.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       351526      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        65530      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        80318      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8518743                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82175     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16256     14.08%     85.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17015     14.74%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12619819     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       190113      1.26%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1736      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1485001      9.84%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       791684      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15088353                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.764520                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             115446                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007651                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38841121                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25243630                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14667063                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15203799                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46836                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       727126                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          635                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       228359                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        906708                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27413                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5004                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18911888                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65787                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1863082                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       950710                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1741                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131203                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       117358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       248561                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14808208                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1386219                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       280143                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2158439                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2103081                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            772220                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.731759                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14673484                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14667063                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9501480                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27002402                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.715252                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351875                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10163343                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12528005                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6383905                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3472                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       217493                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7612035                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.645815                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.173501                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2922207     38.39%     38.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2175332     28.58%     66.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       822656     10.81%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459227      6.03%     83.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       390034      5.12%     88.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       174581      2.29%     91.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       166539      2.19%     93.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       114267      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       387192      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7612035                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10163343                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12528005                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1858307                       # Number of memory references committed
system.switch_cpus3.commit.loads              1135956                       # Number of loads committed
system.switch_cpus3.commit.membars               1736                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1817732                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11278397                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       259122                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       387192                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26136753                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38731115                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  32222                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10163343                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12528005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10163343                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.841354                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.841354                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.188561                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.188561                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66507877                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20405301                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19229173                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3472                       # number of misc regfile writes
system.l2.replacements                           6222                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                          1211828                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22606                       # Sample count of references to valid blocks.
system.l2.avg_refs                          53.606476                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            78.607295                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.281861                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1075.027378                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.565192                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1131.002259                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.428970                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    516.392651                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.962629                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    395.290308                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4595.823830                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3852.116168                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2673.116221                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2015.385237                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004798                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000628                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.065614                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000767                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.069031                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000759                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.031518                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000974                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.024127                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.280507                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.235115                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.163154                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.123009                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7753                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5050                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2978                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2615                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   18396                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4911                       # number of Writeback hits
system.l2.Writeback_hits::total                  4911                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7753                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5050                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2978                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2615                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18396                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7753                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5050                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2978                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2615                       # number of overall hits
system.l2.overall_hits::total                   18396                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2109                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2246                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1034                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          779                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6222                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2109                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2246                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1034                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          779                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6222                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2109                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2246                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1034                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          779                       # number of overall misses
system.l2.overall_misses::total                  6222                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       424443                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    100652801                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       681633                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    102317037                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       620749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     48081191                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       696445                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     34851610                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       288325909                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       424443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    100652801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       681633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    102317037                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       620749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     48081191                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       696445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     34851610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        288325909                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       424443                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    100652801                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       681633                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    102317037                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       620749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     48081191                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       696445                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     34851610                       # number of overall miss cycles
system.l2.overall_miss_latency::total       288325909                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9862                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7296                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4012                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3394                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24618                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4911                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4911                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9862                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7296                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4012                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3394                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24618                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9862                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7296                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4012                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3394                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24618                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.213851                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.307840                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.257727                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.229523                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.252742                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.213851                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.307840                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.257727                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.229523                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.252742                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.213851                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.307840                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.257727                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.229523                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.252742                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 38585.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47725.367947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 52433.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45555.225735                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44339.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46500.184720                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 43527.812500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44738.908858                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46339.747509                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 38585.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47725.367947                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 52433.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45555.225735                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44339.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46500.184720                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 43527.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44738.908858                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46339.747509                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 38585.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47725.367947                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 52433.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45555.225735                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44339.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46500.184720                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 43527.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44738.908858                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46339.747509                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2068                       # number of writebacks
system.l2.writebacks::total                      2068                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2246                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1034                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          779                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6222                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6222                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6222                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       360251                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     88605696                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       607436                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     89319038                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       538876                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     42096947                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       604147                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     30349165                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    252481556                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       360251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     88605696                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       607436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     89319038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       538876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     42096947                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       604147                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     30349165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    252481556                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       360251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     88605696                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       607436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     89319038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       538876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     42096947                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       604147                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     30349165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    252481556                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.213851                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.307840                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.257727                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.229523                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.252742                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.213851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.307840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.257727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.229523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.252742                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.213851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.307840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.257727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.229523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.252742                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 32750.090909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42013.132290                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46725.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39768.048976                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38491.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40712.714700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 37759.187500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38959.133504                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40578.842173                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 32750.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42013.132290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46725.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39768.048976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38491.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40712.714700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 37759.187500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 38959.133504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40578.842173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 32750.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42013.132290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46725.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39768.048976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38491.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40712.714700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 37759.187500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 38959.133504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40578.842173                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.965421                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573108                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817737.038113                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.965421                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017573                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882957                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565447                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565447                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565447                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565447                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565447                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565447                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       514095                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       514095                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       514095                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       514095                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       514095                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       514095                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565459                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565459                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565459                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565459                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565459                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565459                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 42841.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 42841.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 42841.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 42841.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 42841.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 42841.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       436113                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       436113                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       436113                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       436113                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       436113                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       436113                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39646.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 39646.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 39646.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 39646.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 39646.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 39646.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9862                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174467568                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10118                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17243.286025                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.888517                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.111483                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898002                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101998                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1165814                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1165814                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1652                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1652                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1942496                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1942496                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1942496                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1942496                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38348                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38348                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38358                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38358                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38358                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38358                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1145219848                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1145219848                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       225247                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       225247                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1145445095                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1145445095                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1145445095                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1145445095                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204162                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204162                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1980854                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1980854                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1980854                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1980854                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031846                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031846                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019364                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019364                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019364                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019364                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29863.874205                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29863.874205                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22524.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22524.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29861.960869                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29861.960869                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29861.960869                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29861.960869                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1697                       # number of writebacks
system.cpu0.dcache.writebacks::total             1697                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28486                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28486                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28496                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28496                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28496                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28496                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9862                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9862                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9862                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9862                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    176460908                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    176460908                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    176460908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    176460908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    176460908                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    176460908                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008190                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008190                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004979                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004979                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004979                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004979                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17893.014399                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17893.014399                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17893.014399                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17893.014399                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17893.014399                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17893.014399                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969266                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006594364                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029424.120968                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969266                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1513609                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1513609                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1513609                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1513609                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1513609                       # number of overall hits
system.cpu1.icache.overall_hits::total        1513609                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       857968                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       857968                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       857968                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       857968                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       857968                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       857968                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1513625                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1513625                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1513625                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1513625                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1513625                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1513625                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        53623                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        53623                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        53623                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        53623                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        53623                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        53623                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       700411                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       700411                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       700411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       700411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       700411                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       700411                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53877.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53877.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53877.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53877.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53877.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53877.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7296                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165473722                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7552                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21911.244968                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.977775                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.022225                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878819                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121181                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1046326                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1046326                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       690070                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        690070                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2134                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2134                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1632                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1632                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1736396                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1736396                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1736396                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1736396                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16113                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16113                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16113                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16113                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16113                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16113                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    540127712                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    540127712                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    540127712                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    540127712                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    540127712                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    540127712                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1062439                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1062439                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       690070                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       690070                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1632                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1632                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1752509                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1752509                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1752509                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1752509                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015166                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015166                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009194                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009194                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009194                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009194                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33521.238255                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33521.238255                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33521.238255                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33521.238255                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33521.238255                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33521.238255                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1483                       # number of writebacks
system.cpu1.dcache.writebacks::total             1483                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8817                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8817                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8817                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8817                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8817                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8817                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7296                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7296                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7296                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7296                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7296                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7296                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    152093971                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    152093971                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    152093971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    152093971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    152093971                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    152093971                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006867                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006867                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004163                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004163                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004163                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004163                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20846.213130                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20846.213130                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20846.213130                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20846.213130                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20846.213130                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20846.213130                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.977247                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004514603                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169577.976242                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.977247                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022399                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1554729                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1554729                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1554729                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1554729                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1554729                       # number of overall hits
system.cpu2.icache.overall_hits::total        1554729                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       830752                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       830752                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       830752                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       830752                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       830752                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       830752                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1554746                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1554746                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1554746                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1554746                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1554746                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1554746                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48867.764706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48867.764706                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48867.764706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48867.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48867.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48867.764706                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       646089                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       646089                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       646089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       646089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       646089                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       646089                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46149.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46149.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4012                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153870305                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4268                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36052.086457                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.920961                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.079039                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862973                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137027                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1054943                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1054943                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       712186                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        712186                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1706                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1706                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1706                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1706                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1767129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1767129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1767129                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1767129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10572                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10572                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10572                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10572                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10572                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10572                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    360932516                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    360932516                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    360932516                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    360932516                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    360932516                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    360932516                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1065515                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1065515                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       712186                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       712186                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1777701                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1777701                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1777701                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1777701                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009922                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009922                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005947                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005947                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005947                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005947                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34140.419599                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34140.419599                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34140.419599                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34140.419599                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34140.419599                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34140.419599                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          883                       # number of writebacks
system.cpu2.dcache.writebacks::total              883                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6560                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6560                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6560                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6560                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6560                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6560                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4012                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4012                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4012                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4012                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     73172435                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     73172435                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     73172435                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     73172435                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     73172435                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     73172435                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003765                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003765                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002257                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002257                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002257                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002257                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18238.393569                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18238.393569                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18238.393569                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18238.393569                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18238.393569                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18238.393569                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.962594                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007973267                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2181760.318182                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.962594                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025581                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1622702                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1622702                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1622702                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1622702                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1622702                       # number of overall hits
system.cpu3.icache.overall_hits::total        1622702                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       869609                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       869609                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       869609                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       869609                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       869609                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       869609                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1622720                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1622720                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1622720                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1622720                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1622720                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1622720                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 48311.611111                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48311.611111                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 48311.611111                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48311.611111                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 48311.611111                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48311.611111                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       748456                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       748456                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       748456                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       748456                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       748456                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       748456                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 46778.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46778.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 46778.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46778.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 46778.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46778.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3394                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148918865                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3650                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              40799.689041                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   214.485200                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    41.514800                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.837833                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.162167                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1055810                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1055810                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       718879                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        718879                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1738                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1736                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1736                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1774689                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1774689                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1774689                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1774689                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7007                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7007                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7007                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7007                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7007                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7007                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    198865515                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    198865515                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    198865515                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    198865515                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    198865515                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    198865515                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1062817                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1062817                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       718879                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       718879                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1781696                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1781696                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1781696                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1781696                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006593                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006593                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003933                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003933                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003933                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003933                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28380.978307                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28380.978307                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28380.978307                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28380.978307                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 28380.978307                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28380.978307                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          848                       # number of writebacks
system.cpu3.dcache.writebacks::total              848                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3613                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3613                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3613                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3613                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3613                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3613                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3394                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3394                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3394                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3394                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3394                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3394                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     60071903                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     60071903                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     60071903                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     60071903                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     60071903                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     60071903                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003193                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003193                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001905                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001905                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001905                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001905                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17699.441072                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17699.441072                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17699.441072                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17699.441072                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17699.441072                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17699.441072                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
