vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../../LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_faddfsub_3_full_dsp_32.vhd" \
"../../../../LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_fadd_3_full_dsp_32.vhd" \
"../../../../LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_fmul_2_max_dsp_32.vhd" \
"../../../../LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_fsub_3_full_dsp_32.vhd" \
"../../../bd/design_1/ip/design_1_fft_0_0/sim/design_1_fft_0_0.vhd" \

nosort
