#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 28 17:38:32 2021
# Process ID: 31655
# Current directory: /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila
# Command line: vivado rm_template.xpr
# Log file: /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/vivado.log
# Journal file: /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/vivado.jou
#-----------------------------------------------------------
start_gui
open_project rm_template.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_design "rm_design"
update_compile_order -fileset sources_1
current_bd_design design_1
set tmpCopyObjs [concat  [get_bd_cells {custom_logic dfx_axi_shutdown_man_1 xlconstant_1 dfx_axi_shutdown_man_0}] [get_bd_intf_ports {M_AXI_HPM0_FPD S_AXI_HP0_FPD}] [get_bd_ports {clk_240MHz clk_100MHz clk_150MHz clk_200MHz rstn intr}] [get_bd_intf_nets {dfx_axi_shutdown_man_0_M_AXI axi_interconnect_1_M00_AXI S00_AXI_1 M_AXI_HPM0_FPD_1}] [get_bd_nets {clk_100MHz ARESETN_1 clk_150MHz_1 proc_sys_reset_0_peripheral_aresetn axi_intc_0_irq xlconstant_1_dout clk_200MHz_1 clk_250MHz_1}]]
current_bd_design rm_design
copy_bd_objs -from_design design_1 / $tmpCopyObjs
make_wrapper -files [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/rm_design/rm_design.bd] -top
add_files -norecurse /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.gen/sources_1/bd/rm_design/hdl/rm_design_wrapper.v
open_bd_design {/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/rm_design/rm_design.bd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/design_1/design_1.bd
file delete -force /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/design_1
file delete -force /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.gen/sources_1/bd/design_1
export_ip_user_files -of_objects  [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/rm_design/rm_design.bd]
catch { config_ip_cache -export [get_ips -all rm_design_xbar_0] }
catch { config_ip_cache -export [get_ips -all rm_design_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all rm_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all rm_design_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all rm_design_floating_point_0_0] }
catch { config_ip_cache -export [get_ips -all rm_design_xbar_1] }
catch { config_ip_cache -export [get_ips -all rm_design_auto_us_0] }
catch { config_ip_cache -export [get_ips -all rm_design_auto_us_1] }
catch { config_ip_cache -export [get_ips -all rm_design_auto_cc_0] }
catch { config_ip_cache -export [get_ips -all rm_design_axi_intc_0_0] }
catch { config_ip_cache -export [get_ips -all rm_design_proc_sys_reset_0_240MHz_0] }
catch { config_ip_cache -export [get_ips -all rm_design_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all rm_design_dfx_axi_shutdown_man_0_0] }
catch { config_ip_cache -export [get_ips -all rm_design_dfx_axi_shutdown_man_1_0] }
export_ip_user_files -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/rm_design/rm_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/rm_design/rm_design.bd]
launch_runs rm_design_system_ila_0_0_synth_1 -jobs 4
wait_on_run rm_design_system_ila_0_0_synth_1
export_simulation -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/rm_design/rm_design.bd] -directory /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.ip_user_files/sim_scripts -ip_user_files_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.ip_user_files -ipstatic_source_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.cache/compile_simlib/modelsim} {questa=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.cache/compile_simlib/questa} {ies=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.cache/compile_simlib/ies} {xcelium=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.cache/compile_simlib/xcelium} {vcs=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.cache/compile_simlib/vcs} {riviera=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
source ./tcl_files/generate_dcp_from_design.tcl
dcp_gen {}
