Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: sys_tim011_anvyl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sys_tim011_anvyl.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sys_tim011_anvyl"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg484

---- Source Options
Top Module Name                    : sys_tim011_anvyl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\ipcore_dir\ram32k8.vhd" into library work
Parsing entity <ram32k8>.
Parsing architecture <ram32k8_a> of entity <ram32k8>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\ff74.vhd" into library work
Parsing entity <ff74>.
Parsing architecture <Behavioral> of entity <ff74>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74s153.vhd" into library work
Parsing entity <sn74s153>.
Parsing architecture <Behavioral> of entity <sn74s153>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls74.vhd" into library work
Parsing entity <sn74ls74>.
Parsing architecture <Behavioral> of entity <sn74ls74>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls374.vhd" into library work
Parsing entity <sn74ls374>.
Parsing architecture <Behavioral> of entity <sn74ls374>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls32.vhd" into library work
Parsing entity <sn74ls32>.
Parsing architecture <Behavioral> of entity <sn74ls32>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls283.vhd" into library work
Parsing entity <sn74ls283>.
Parsing architecture <Behavioral> of entity <sn74ls283>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls244.vhd" into library work
Parsing entity <sn74ls244>.
Parsing architecture <Behavioral> of entity <sn74ls244>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls240.vhd" into library work
Parsing entity <sn74ls240>.
Parsing architecture <Behavioral> of entity <sn74ls240>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls20.vhd" into library work
Parsing entity <sn74ls20>.
Parsing architecture <Behavioral> of entity <sn74ls20>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls157.vhd" into library work
Parsing entity <sn74ls157>.
Parsing architecture <Behavioral> of entity <sn74ls157>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls08.vhd" into library work
Parsing entity <sn74ls08>.
Parsing architecture <Behavioral> of entity <sn74ls08>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74hc4040.vhd" into library work
Parsing entity <sn74hc4040>.
Parsing architecture <Behavioral> of entity <sn74hc4040>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74hc04.vhd" into library work
Parsing entity <sn74hc04>.
Parsing architecture <Behavioral> of entity <sn74hc04>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Mem2Hex\mem2hex_map.vhd" into library work
Parsing package <mem2hex_map>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Mem2Hex\mem2hex_control_unit.vhd" into library work
Parsing entity <mem2hex_control_unit>.
INFO:HDLCompiler:1676 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Mem2Hex\mem2hex_control_unit.vhd" Line 28. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <mem2hex_control_unit>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Mem2Hex\mem2hex_code.vhd" into library work
Parsing package <mem2hex_code>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\debouncer.vhd" into library work
Parsing entity <debouncer>.
Parsing architecture <Behavioral> of entity <debouncer>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\configurabledelayline.vhd" into library work
Parsing entity <configurabledelayline>.
Parsing architecture <Behavioral> of entity <configurabledelayline>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\mem43256.vhd" into library work
Parsing entity <mem43256>.
Parsing architecture <Behavioral> of entity <mem43256>.
WARNING:HDLCompiler:946 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\mem43256.vhd" Line 98: Actual for formal port ena is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\uart_ser2par.vhd" into library work
Parsing entity <uart_ser2par>.
INFO:HDLCompiler:1676 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\uart_ser2par.vhd" Line 37. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <uart_ser2par>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\uart_par2ser.vhd" into library work
Parsing entity <uart_par2ser>.
INFO:HDLCompiler:1676 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\uart_par2ser.vhd" Line 39. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <uart_par2ser>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Mem2Hex\mem2hex.vhd" into library work
Parsing entity <mem2hex>.
INFO:HDLCompiler:1676 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Mem2Hex\mem2hex.vhd" Line 53. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <mem2hex>.
INFO:HDLCompiler:1676 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Mem2Hex\mem2hex.vhd" Line 74. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" into library work
Parsing entity <Grafika>.
Parsing architecture <Structural> of entity <grafika>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\debouncer8channel.vhd" into library work
Parsing entity <debouncer8channel>.
Parsing architecture <Behavioral> of entity <debouncer8channel>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sixdigitsevensegled.vhd" into library work
Parsing entity <sixdigitsevensegled>.
Parsing architecture <structural> of entity <sixdigitsevensegled>.
Parsing VHDL file "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" into library work
Parsing entity <sys_tim011_anvyl>.
Parsing architecture <Structural> of entity <sys_tim011_anvyl>.
INFO:HDLCompiler:1676 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" Line 188. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" Line 273. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" Line 282. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
WARNING:HDLCompiler:946 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" Line 533: Actual for formal port page is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" Line 586: Actual for formal port ioe is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" Line 627: Actual for formal port showdot is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <sys_tim011_anvyl> (architecture <Structural>) from library <work>.

Elaborating entity <sn74hc4040> (architecture <Behavioral>) from library <work>.

Elaborating entity <debouncer8channel> (architecture <Behavioral>) from library <work>.

Elaborating entity <debouncer> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:439 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" Line 264: Formal port char of mode buffer cannot be associated with actual port char of mode out
INFO:HDLCompiler:1408 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Mem2Hex\mem2hex.vhd" Line 53. char is declared here

Elaborating entity <mem2hex> (architecture <Behavioral>) from library <work>.

Elaborating entity <mem2hex_control_unit> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Mem2Hex\mem2hex_control_unit.vhd" Line 80. Case statement is complete. others clause is never selected
INFO:HDLCompiler:1408 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Mem2Hex\mem2hex.vhd" Line 53. char is declared here
WARNING:HDLCompiler:1127 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" Line 541: Assignment to test_dynamic ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" Line 544: Assignment to test_clk ignored, since the identifier is never used

Elaborating entity <sn74ls374> (architecture <Behavioral>) from library <work>.

Elaborating entity <sn74ls283> (architecture <Behavioral>) from library <work>.

Elaborating entity <Grafika> (architecture <Structural>) from library <work>.

Elaborating entity <configurabledelayline> (architecture <Behavioral>) from library <work>.

Elaborating entity <sn74ls08> (architecture <Behavioral>) from library <work>.

Elaborating entity <sn74ls74> (architecture <Behavioral>) from library <work>.

Elaborating entity <ff74> (architecture <Behavioral>) from library <work>.

Elaborating entity <sn74ls240> (architecture <Behavioral>) from library <work>.

Elaborating entity <sn74ls20> (architecture <Behavioral>) from library <work>.

Elaborating entity <sn74ls157> (architecture <Behavioral>) from library <work>.

Elaborating entity <sn74hc04> (architecture <Behavioral>) from library <work>.

Elaborating entity <sn74s153> (architecture <Behavioral>) from library <work>.

Elaborating entity <mem43256> (architecture <Behavioral>) from library <work>.

Elaborating entity <ram32k8> (architecture <ram32k8_a>) from library <work>.

Elaborating entity <sn74ls32> (architecture <Behavioral>) from library <work>.

Elaborating entity <sn74ls244> (architecture <Behavioral>) from library <work>.

Elaborating entity <sixdigitsevensegled> (architecture <structural>) from library <work>.

Elaborating entity <uart_par2ser> (architecture <Behavioral>) from library <work>.

Elaborating entity <uart_ser2par> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" Line 695: Assignment to baudrate_x2 ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sys_tim011_anvyl>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd".
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 403: Output port <q6_2> of the instance <clockgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 403: Output port <q5_3> of the instance <clockgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 403: Output port <q7_4> of the instance <clockgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 403: Output port <q4_5> of the instance <clockgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 403: Output port <q2_7> of the instance <clockgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 403: Output port <q1_9> of the instance <clockgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 403: Output port <q9_12> of the instance <clockgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 403: Output port <q8_13> of the instance <clockgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 438: Output port <q12_1> of the instance <baudgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 438: Output port <q11_15> of the instance <baudgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 455: Output port <q6_2> of the instance <powergen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 455: Output port <q5_3> of the instance <powergen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 455: Output port <q7_4> of the instance <powergen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 455: Output port <q4_5> of the instance <powergen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 455: Output port <q3_6> of the instance <powergen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 455: Output port <q2_7> of the instance <powergen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 455: Output port <q1_9> of the instance <powergen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 455: Output port <q9_12> of the instance <powergen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 455: Output port <q8_13> of the instance <powergen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 455: Output port <q10_14> of the instance <powergen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 455: Output port <q11_15> of the instance <powergen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 519: Output port <debug> of the instance <hexout> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 519: Output port <BUSY> of the instance <hexout> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 556: Output port <c4> of the instance <offset_add_hi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sys_tim011_anvyl.vhd" line 663: Output port <valid> of the instance <rxdinp> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'bgr', unconnected in block 'sys_tim011_anvyl', is tied to its initial value.
    Found 24-bit register for signal <T>.
    Found 16-bit register for signal <prescale_baud>.
    Found 1-bit register for signal <freq4096>.
    Found 16-bit register for signal <prescale_power>.
    Found 1-bit register for signal <freq307200>.
    Found 16-bit subtractor for signal <GND_4_o_GND_4_o_sub_2_OUT<15:0>> created at line 427.
    Found 16-bit subtractor for signal <GND_4_o_GND_4_o_sub_5_OUT<15:0>> created at line 433.
    Found 64x1-bit Read Only RAM for signal <BB9>
    Found 64x1-bit Read Only RAM for signal <BB8>
    Found 64x1-bit Read Only RAM for signal <BB7>
    Found 4-bit 7-to-1 multiplexer for signal <hexdata> created at line 636.
    Found 1-bit 8-to-1 multiplexer for signal <baudrate_x4> created at line 684.
    Found 1-bit 8-to-1 multiplexer for signal <baudrate_x1> created at line 704.
    Summary:
	inferred   3 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <sys_tim011_anvyl> synthesized.

Synthesizing Unit <sn74hc4040>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74hc4040.vhd".
    Found 12-bit register for signal <q>.
    Found 12-bit adder for signal <q[12]_GND_5_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <sn74hc4040> synthesized.

Synthesizing Unit <debouncer8channel>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\debouncer8channel.vhd".
    Summary:
	no macro.
Unit <debouncer8channel> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\debouncer.vhd".
    Found 1-bit register for signal <debounced>.
    Found 8-bit register for signal <shifter>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <debouncer> synthesized.

Synthesizing Unit <mem2hex>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Mem2Hex\mem2hex.vhd".
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property " package_net". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Mem2Hex\mem2hex.vhd" line 124: Output port <ui_nextinstr> of the instance <cu> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <mem_page>.
    Found 13-bit register for signal <mem_addr>.
    Found 8-bit register for signal <CHAR>.
    Found 8-bit register for signal <count>.
    Found 16-bit register for signal <checksum>.
    Found 8-bit register for signal <d>.
    Found 1-bit register for signal <start_pulse>.
    Found 3-bit adder for signal <mem_page[2]_GND_10_o_add_9_OUT> created at line 1241.
    Found 13-bit adder for signal <mem_addr[12]_GND_10_o_add_12_OUT> created at line 1241.
    Found 16-bit adder for signal <checksum_y> created at line 281.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_16_OUT<7:0>> created at line 1308.
    Found 256x6-bit Read Only RAM for signal <n0143>
    Found 64x34-bit Read Only RAM for signal <ui_address[5]_PWR_11_o_wide_mux_2_OUT>
    Found 1-bit 8-to-1 multiplexer for signal <page_match> created at line 163.
    Found 16-bit 7-to-1 multiplexer for signal <checksum_s> created at line 273.
    Found 1-bit 12-to-1 multiplexer for signal <hex<3>> created at line 331.
    Found 1-bit 12-to-1 multiplexer for signal <hex<2>> created at line 331.
    Found 1-bit 12-to-1 multiplexer for signal <hex<1>> created at line 331.
    Found 1-bit 12-to-1 multiplexer for signal <hex<0>> created at line 331.
    Found 1-bit tristate buffer for signal <nRD> created at line 186
    Found 1-bit tristate buffer for signal <ABUS<15>> created at line 193
    Found 1-bit tristate buffer for signal <ABUS<14>> created at line 193
    Found 1-bit tristate buffer for signal <ABUS<13>> created at line 193
    Found 1-bit tristate buffer for signal <ABUS<12>> created at line 193
    Found 1-bit tristate buffer for signal <ABUS<11>> created at line 193
    Found 1-bit tristate buffer for signal <ABUS<10>> created at line 193
    Found 1-bit tristate buffer for signal <ABUS<9>> created at line 193
    Found 1-bit tristate buffer for signal <ABUS<8>> created at line 193
    Found 1-bit tristate buffer for signal <ABUS<7>> created at line 193
    Found 1-bit tristate buffer for signal <ABUS<6>> created at line 193
    Found 1-bit tristate buffer for signal <ABUS<5>> created at line 193
    Found 1-bit tristate buffer for signal <ABUS<4>> created at line 193
    Found 1-bit tristate buffer for signal <ABUS<3>> created at line 193
    Found 1-bit tristate buffer for signal <ABUS<2>> created at line 193
    Found 1-bit tristate buffer for signal <ABUS<1>> created at line 193
    Found 1-bit tristate buffer for signal <ABUS<0>> created at line 193
    Summary:
	inferred   2 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
	inferred  17 Tristate(s).
Unit <mem2hex> synthesized.

Synthesizing Unit <mem2hex_control_unit>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Mem2Hex\mem2hex_control_unit.vhd".
        CODE_DEPTH = 6
        IF_WIDTH = 4
    Found 6-bit register for signal <uPC0>.
    Found 6-bit register for signal <uPC1>.
    Found 6-bit register for signal <uPC2>.
    Found 6-bit register for signal <uPC3>.
    Found 6-bit adder for signal <uPC0[5]_GND_11_o_add_5_OUT> created at line 1241.
    Found 1-bit 16-to-1 multiplexer for signal <condition> created at line 44.
    Found 6-bit comparator not equal for signal <push> created at line 50
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <mem2hex_control_unit> synthesized.

Synthesizing Unit <sn74ls374>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls374.vhd".
    Found 8-bit register for signal <ff>.
    Found 1-bit tristate buffer for signal <Q<7>> created at line 52
    Found 1-bit tristate buffer for signal <Q<6>> created at line 52
    Found 1-bit tristate buffer for signal <Q<5>> created at line 52
    Found 1-bit tristate buffer for signal <Q<4>> created at line 52
    Found 1-bit tristate buffer for signal <Q<3>> created at line 52
    Found 1-bit tristate buffer for signal <Q<2>> created at line 52
    Found 1-bit tristate buffer for signal <Q<1>> created at line 52
    Found 1-bit tristate buffer for signal <Q<0>> created at line 52
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <sn74ls374> synthesized.

Synthesizing Unit <sn74ls283>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls283.vhd".
    Found 6-bit adder for signal <sum> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <sn74ls283> synthesized.

Synthesizing Unit <Grafika>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd".
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 288: Output port <y2_6> of the instance <u2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 304: Output port <q12_1> of the instance <u3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 304: Output port <q10_14> of the instance <u3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 304: Output port <q11_15> of the instance <u3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 337: Output port <nq1_6> of the instance <u10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 337: Output port <nq2_8> of the instance <u10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 353: Output port <c4> of the instance <u11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 377: Output port <q12_1> of the instance <u13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 377: Output port <q11_15> of the instance <u13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 394: Output port <y24_3> of the instance <u14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 394: Output port <y23_5> of the instance <u14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 394: Output port <y21_9> of the instance <u14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 394: Output port <y14_12> of the instance <u14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 394: Output port <y13_14> of the instance <u14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 394: Output port <y12_16> of the instance <u14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 394: Output port <y11_18> of the instance <u14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 472: Output port <y1_2> of the instance <u24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 472: Output port <y3_6> of the instance <u24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 472: Output port <y4_8> of the instance <u24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 517: Output port <y2_6> of the instance <u31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 517: Output port <y3_8> of the instance <u31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\Grafika.vhd" line 517: Output port <y4_11> of the instance <u31> is unconnected or connected to loadless signal.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal u30_d<7:4> may hinder XST clustering optimizations.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Grafika> synthesized.

Synthesizing Unit <configurabledelayline>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\configurabledelayline.vhd".
    Found 15-bit register for signal <line<14:0>>.
    Found 1-bit 16-to-1 multiplexer for signal <signal_out> created at line 59.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <configurabledelayline> synthesized.

Synthesizing Unit <sn74ls08>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls08.vhd".
    Summary:
	no macro.
Unit <sn74ls08> synthesized.

Synthesizing Unit <sn74ls74>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls74.vhd".
    Summary:
	no macro.
Unit <sn74ls74> synthesized.

Synthesizing Unit <ff74>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\ff74.vhd".
    Found 1-bit register for signal <Q>.
    Found 1-bit register for signal <nQ>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ff74> synthesized.

Synthesizing Unit <sn74ls240>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls240.vhd".
    Found 1-bit tristate buffer for signal <y1<4>> created at line 60
    Found 1-bit tristate buffer for signal <y1<3>> created at line 60
    Found 1-bit tristate buffer for signal <y1<2>> created at line 60
    Found 1-bit tristate buffer for signal <y1<1>> created at line 60
    Found 1-bit tristate buffer for signal <y2<4>> created at line 61
    Found 1-bit tristate buffer for signal <y2<3>> created at line 61
    Found 1-bit tristate buffer for signal <y2<2>> created at line 61
    Found 1-bit tristate buffer for signal <y2<1>> created at line 61
    Summary:
	inferred   8 Tristate(s).
Unit <sn74ls240> synthesized.

Synthesizing Unit <sn74ls20>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls20.vhd".
    Summary:
	no macro.
Unit <sn74ls20> synthesized.

Synthesizing Unit <sn74ls157>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls157.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <sn74ls157> synthesized.

Synthesizing Unit <sn74hc04>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74hc04.vhd".
    Summary:
	no macro.
Unit <sn74hc04> synthesized.

Synthesizing Unit <sn74s153>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74s153.vhd".
    Found 1-bit 5-to-1 multiplexer for signal <y1> created at line 52.
    Found 1-bit 5-to-1 multiplexer for signal <y2> created at line 62.
    Summary:
	inferred   2 Multiplexer(s).
Unit <sn74s153> synthesized.

Synthesizing Unit <mem43256>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\mem43256.vhd".
    Found 1-bit tristate buffer for signal <IO<7>> created at line 81
    Found 1-bit tristate buffer for signal <IO<6>> created at line 81
    Found 1-bit tristate buffer for signal <IO<5>> created at line 81
    Found 1-bit tristate buffer for signal <IO<4>> created at line 81
    Found 1-bit tristate buffer for signal <IO<3>> created at line 81
    Found 1-bit tristate buffer for signal <IO<2>> created at line 81
    Found 1-bit tristate buffer for signal <IO<1>> created at line 81
    Found 1-bit tristate buffer for signal <IO<0>> created at line 81
    Summary:
	inferred   8 Tristate(s).
Unit <mem43256> synthesized.

Synthesizing Unit <sn74ls32>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls32.vhd".
    Summary:
	no macro.
Unit <sn74ls32> synthesized.

Synthesizing Unit <sn74ls244>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\sn74ls244.vhd".
    Found 1-bit tristate buffer for signal <y1<4>> created at line 45
    Found 1-bit tristate buffer for signal <y1<3>> created at line 45
    Found 1-bit tristate buffer for signal <y1<2>> created at line 45
    Found 1-bit tristate buffer for signal <y1<1>> created at line 45
    Found 1-bit tristate buffer for signal <y2<4>> created at line 46
    Found 1-bit tristate buffer for signal <y2<3>> created at line 46
    Found 1-bit tristate buffer for signal <y2<2>> created at line 46
    Found 1-bit tristate buffer for signal <y2<1>> created at line 46
    Summary:
	inferred   8 Tristate(s).
Unit <sn74ls244> synthesized.

Synthesizing Unit <sixdigitsevensegled>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Anvyl\sixdigitsevensegled.vhd".
    Found 16x7-bit Read Only RAM for signal <internalseg<6:0>>
    Found 1-bit 7-to-1 multiplexer for signal <internalseg<7>> created at line 62.
    Found 6-bit 8-to-1 multiplexer for signal <anode> created at line 72.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Multiplexer(s).
Unit <sixdigitsevensegled> synthesized.

Synthesizing Unit <uart_par2ser>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\uart_par2ser.vhd".
    Found 4-bit register for signal <bitSel>.
    Found 8-bit register for signal <char>.
    Found 4-bit adder for signal <bitSel[3]_GND_103_o_add_4_OUT> created at line 1241.
    Found 1-bit 14-to-1 multiplexer for signal <txd> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <uart_par2ser> synthesized.

Synthesizing Unit <uart_ser2par>.
    Related source file is "C:\Users\zoltanp\Documents\HexCalc\Sys_TIM-011\Sys_TIM-011\Common\uart_ser2par.vhd".
WARNING:Xst:647 - Input <mode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 43-bit register for signal <sr<42:0>>.
    Found 1-bit register for signal <frame>.
    Found 8-bit register for signal <char>.
    Found 1-bit register for signal <ready>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <uart_ser2par> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x7-bit single-port Read Only RAM                    : 1
 256x6-bit single-port Read Only RAM                   : 1
 64x1-bit single-port Read Only RAM                    : 3
 64x34-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 17
 12-bit adder                                          : 5
 13-bit adder                                          : 1
 16-bit adder                                          : 1
 16-bit subtractor                                     : 2
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 5
 8-bit subtractor                                      : 1
# Registers                                            : 70
 1-bit register                                        : 25
 12-bit register                                       : 5
 13-bit register                                       : 1
 15-bit register                                       : 2
 16-bit register                                       : 3
 24-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 43-bit register                                       : 1
 6-bit register                                        : 4
 8-bit register                                        : 26
# Comparators                                          : 1
 6-bit comparator not equal                            : 1
# Multiplexers                                         : 55
 1-bit 12-to-1 multiplexer                             : 4
 1-bit 14-to-1 multiplexer                             : 1
 1-bit 16-to-1 multiplexer                             : 3
 1-bit 2-to-1 multiplexer                              : 7
 1-bit 5-to-1 multiplexer                              : 2
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 3
 13-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 7-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 8
 4-bit 7-to-1 multiplexer                              : 1
 44-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 6
 6-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
# Tristates                                            : 81
 1-bit tristate buffer                                 : 81
# Xors                                                 : 2
 1-bit xor2                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ram32k8.ngc>.
Loading core <ram32k8> for timing and area information for instance <mem>.
WARNING:Xst:1290 - Hierarchical block <channel_generate[1].di> is unconnected in block <debounce_btn>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <channel_generate[3].di> is unconnected in block <debounce_btn>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <channel_generate[4].di> is unconnected in block <debounce_btn>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <channel_generate[5].di> is unconnected in block <debounce_btn>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <channel_generate[6].di> is unconnected in block <debounce_btn>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <channel_generate[7].di> is unconnected in block <debounce_btn>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <ff_0> (without init value) has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_1> (without init value) has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_2> (without init value) has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_3> (without init value) has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_4> (without init value) has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_5> (without init value) has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_6> (without init value) has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_7> (without init value) has a constant value of 0 in block <u5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_0> (without init value) has a constant value of 0 in block <offset_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_1> (without init value) has a constant value of 0 in block <offset_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_2> (without init value) has a constant value of 0 in block <offset_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_3> (without init value) has a constant value of 0 in block <offset_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_4> (without init value) has a constant value of 0 in block <offset_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_5> (without init value) has a constant value of 0 in block <offset_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_6> (without init value) has a constant value of 0 in block <offset_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_7> (without init value) has a constant value of 0 in block <offset_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_0> (without init value) has a constant value of 0 in block <u4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_1> (without init value) has a constant value of 0 in block <u4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_2> (without init value) has a constant value of 0 in block <u4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_3> (without init value) has a constant value of 0 in block <u4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_4> (without init value) has a constant value of 0 in block <u4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_5> (without init value) has a constant value of 0 in block <u4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_6> (without init value) has a constant value of 0 in block <u4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ff_7> (without init value) has a constant value of 0 in block <u4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <u5> is unconnected in block <video>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u14> is unconnected in block <video>.
   It will be removed from the design.

Synthesizing (advanced) Unit <mem2hex>.
The following registers are absorbed into counter <mem_page>: 1 register on signal <mem_page>.
The following registers are absorbed into counter <mem_addr>: 1 register on signal <mem_addr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n0143> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 6-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PAGE>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ui_address[5]_PWR_11_o_wide_mux_2_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 34-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ui_address>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mem2hex> synthesized (advanced).

Synthesizing (advanced) Unit <sixdigitsevensegled>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_internalseg<6:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hexdata>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <internalseg>   |          |
    -----------------------------------------------------------------------
Unit <sixdigitsevensegled> synthesized (advanced).

Synthesizing (advanced) Unit <sn74hc4040>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <sn74hc4040> synthesized (advanced).

Synthesizing (advanced) Unit <sys_tim011_anvyl>.
The following registers are absorbed into counter <prescale_baud>: 1 register on signal <prescale_baud>.
The following registers are absorbed into counter <prescale_power>: 1 register on signal <prescale_power>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BB9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(switch<3:2>,BB4,BB3,"10")> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <BB9>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BB8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(switch<3:2>,BB4,BB3,"01")> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <BB8>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BB7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(switch<3:2>,BB4,BB3,"00")> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <BB7>           |          |
    -----------------------------------------------------------------------
Unit <sys_tim011_anvyl> synthesized (advanced).

Synthesizing (advanced) Unit <uart_par2ser>.
The following registers are absorbed into counter <bitSel>: 1 register on signal <bitSel>.
Unit <uart_par2ser> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x7-bit single-port distributed Read Only RAM        : 1
 256x6-bit single-port distributed Read Only RAM       : 1
 64x1-bit single-port distributed Read Only RAM        : 3
 64x34-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 1
 6-bit adder                                           : 5
 8-bit subtractor                                      : 1
# Counters                                             : 10
 12-bit up counter                                     : 5
 13-bit up counter                                     : 1
 16-bit down counter                                   : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 370
 Flip-Flops                                            : 370
# Comparators                                          : 1
 6-bit comparator not equal                            : 1
# Multiplexers                                         : 70
 1-bit 12-to-1 multiplexer                             : 4
 1-bit 14-to-1 multiplexer                             : 1
 1-bit 16-to-1 multiplexer                             : 3
 1-bit 2-to-1 multiplexer                              : 24
 1-bit 5-to-1 multiplexer                              : 2
 1-bit 7-to-1 multiplexer                              : 5
 1-bit 8-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 8
 44-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 3
 6-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 2
 1-bit xor2                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <sr_39> of sequential type is unconnected in block <uart_ser2par>.
WARNING:Xst:2677 - Node <sr_40> of sequential type is unconnected in block <uart_ser2par>.
WARNING:Xst:2677 - Node <sr_41> of sequential type is unconnected in block <uart_ser2par>.
WARNING:Xst:2677 - Node <sr_42> of sequential type is unconnected in block <uart_ser2par>.
WARNING:Xst:1710 - FF/Latch <CHAR_7> (without init value) has a constant value of 0 in block <mem2hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u13/q_11> of sequential type is unconnected in block <Grafika>.
WARNING:Xst:2677 - Node <u13/q_12> of sequential type is unconnected in block <Grafika>.
WARNING:Xst:2677 - Node <u3/q_10> of sequential type is unconnected in block <Grafika>.
WARNING:Xst:2677 - Node <u3/q_11> of sequential type is unconnected in block <Grafika>.
WARNING:Xst:2677 - Node <u3/q_12> of sequential type is unconnected in block <Grafika>.
WARNING:Xst:2677 - Node <baudgen/q_11> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <baudgen/q_12> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    nQ in unit <ff74>
    Q in unit <ff74>
    line_14 in unit <configurabledelayline>
    line_13 in unit <configurabledelayline>
    line_12 in unit <configurabledelayline>
    line_11 in unit <configurabledelayline>
    line_10 in unit <configurabledelayline>
    line_9 in unit <configurabledelayline>
    line_8 in unit <configurabledelayline>
    line_7 in unit <configurabledelayline>
    line_6 in unit <configurabledelayline>
    line_5 in unit <configurabledelayline>
    line_4 in unit <configurabledelayline>
    line_3 in unit <configurabledelayline>
    line_2 in unit <configurabledelayline>
    line_1 in unit <configurabledelayline>
    line_0 in unit <configurabledelayline>
    shifter_7 in unit <debouncer>
    shifter_6 in unit <debouncer>
    shifter_5 in unit <debouncer>
    shifter_4 in unit <debouncer>
    shifter_3 in unit <debouncer>
    shifter_2 in unit <debouncer>
    shifter_1 in unit <debouncer>
    shifter_0 in unit <debouncer>

WARNING:Xst:2042 - Unit mem2hex: 17 internal tristates are replaced by logic (pull-up yes): ABUS<0>, ABUS<10>, ABUS<11>, ABUS<12>, ABUS<13>, ABUS<14>, ABUS<15>, ABUS<1>, ABUS<2>, ABUS<3>, ABUS<4>, ABUS<5>, ABUS<6>, ABUS<7>, ABUS<8>, ABUS<9>, nRD.
WARNING:Xst:2042 - Unit sn74ls244: 8 internal tristates are replaced by logic (pull-up yes): y1<1>, y1<2>, y1<3>, y1<4>, y2<1>, y2<2>, y2<3>, y2<4>.
WARNING:Xst:2042 - Unit sn74ls374: 8 internal tristates are replaced by logic (pull-up yes): Q<0>, Q<1>, Q<2>, Q<3>, Q<4>, Q<5>, Q<6>, Q<7>.
WARNING:Xst:2042 - Unit mem43256: 8 internal tristates are replaced by logic (pull-up yes): IO<0>, IO<1>, IO<2>, IO<3>, IO<4>, IO<5>, IO<6>, IO<7>.
WARNING:Xst:1710 - FF/Latch <video/u5/ff_7> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video/u5/ff_6> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video/u5/ff_5> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video/u5/ff_4> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video/u5/ff_3> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video/u5/ff_2> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video/u5/ff_1> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video/u5/ff_0> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <offset_reg/ff_7> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <offset_reg/ff_6> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <offset_reg/ff_5> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <offset_reg/ff_4> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <offset_reg/ff_3> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <offset_reg/ff_2> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <offset_reg/ff_1> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <offset_reg/ff_0> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <video/u4/ff_7> in Unit <sys_tim011_anvyl> is equivalent to the following 7 FFs/Latches, which will be removed : <video/u4/ff_6> <video/u4/ff_5> <video/u4/ff_4> <video/u4/ff_3> <video/u4/ff_2> <video/u4/ff_1> <video/u4/ff_0> 
WARNING:Xst:1710 - FF/Latch <video/u4/ff_7> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <debouncer8channel> ...

Optimizing unit <sys_tim011_anvyl> ...

Optimizing unit <debouncer> ...

Optimizing unit <uart_ser2par> ...

Optimizing unit <mem2hex> ...

Optimizing unit <mem2hex_control_unit> ...

Optimizing unit <uart_par2ser> ...

Optimizing unit <configurabledelayline> ...

Optimizing unit <ff74> ...
WARNING:Xst:1710 - FF/Latch <txdout/char_7> (without init value) has a constant value of 0 in block <sys_tim011_anvyl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[7].di/debounced> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[7].di/shifter_7> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[7].di/shifter_6> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[7].di/shifter_5> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[7].di/shifter_4> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[7].di/shifter_3> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[7].di/shifter_2> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[7].di/shifter_1> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[7].di/shifter_0> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[6].di/debounced> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[6].di/shifter_7> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[6].di/shifter_6> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[6].di/shifter_5> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[6].di/shifter_4> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[6].di/shifter_3> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[6].di/shifter_2> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[6].di/shifter_1> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[6].di/shifter_0> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[5].di/debounced> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[5].di/shifter_7> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[5].di/shifter_6> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[5].di/shifter_5> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[5].di/shifter_4> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[5].di/shifter_3> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[5].di/shifter_2> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[5].di/shifter_1> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[5].di/shifter_0> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[4].di/debounced> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[4].di/shifter_7> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[4].di/shifter_6> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[4].di/shifter_5> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[4].di/shifter_4> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[4].di/shifter_3> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[4].di/shifter_2> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[4].di/shifter_1> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[4].di/shifter_0> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[3].di/debounced> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[3].di/shifter_7> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[3].di/shifter_6> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[3].di/shifter_5> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[3].di/shifter_4> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[3].di/shifter_3> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[3].di/shifter_2> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[3].di/shifter_1> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[3].di/shifter_0> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[1].di/debounced> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[1].di/shifter_7> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[1].di/shifter_6> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[1].di/shifter_5> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[1].di/shifter_4> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[1].di/shifter_3> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[1].di/shifter_2> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[1].di/shifter_1> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <debounce_btn/channel_generate[1].di/shifter_0> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <hexout/checksum_15> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <hexout/checksum_14> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <hexout/checksum_13> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <hexout/checksum_12> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <hexout/checksum_11> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <hexout/checksum_10> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <hexout/checksum_9> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <hexout/checksum_8> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <video/u10/ff1/nQ> of sequential type is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:2677 - Node <video/u10/ff2/nQ> of sequential type is unconnected in block <sys_tim011_anvyl>.

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay330uF/line_13> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay330uF/line_14> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay330uF/line_12> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay330uF/line_7> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay330uF/line_8> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay330uF/line_9> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay330uF/line_10> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay330uF/line_11> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay330uF/line_5> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay330uF/line_6> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay330uF/line_4> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay565ns/line_13> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay565ns/line_14> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay565ns/line_12> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay565ns/line_7> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay565ns/line_8> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay565ns/line_9> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay565ns/line_10> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay565ns/line_11> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay565ns/line_5> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay565ns/line_6> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay330uF/line_0> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay330uF/line_1> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay330uF/line_2> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay330uF/line_3> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay565ns/line_1> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay565ns/line_2> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay565ns/line_3> is unconnected in block <sys_tim011_anvyl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <video/delay565ns/line_4> is unconnected in block <sys_tim011_anvyl>.
Found area constraint ratio of 100 (+ 5) on block sys_tim011_anvyl, actual ratio is 2.
FlipFlop video/u10/ff2/Q has been replicated 2 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 434
 Flip-Flops                                            : 434

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sys_tim011_anvyl.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 804
#      GND                         : 2
#      INV                         : 43
#      LUT1                        : 50
#      LUT2                        : 110
#      LUT3                        : 142
#      LUT4                        : 62
#      LUT5                        : 29
#      LUT6                        : 157
#      MUXCY                       : 97
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 106
# FlipFlops/Latches                : 445
#      FD                          : 69
#      FDC                         : 165
#      FDCE                        : 22
#      FDE                         : 28
#      FDP                         : 126
#      FDR                         : 19
#      FDRE                        : 6
#      LDC                         : 10
# RAMS                             : 16
#      RAMB16BWER                  : 16
# Clock Buffers                    : 6
#      BUFG                        : 4
#      BUFGP                       : 2
# IO Buffers                       : 43
#      IBUF                        : 12
#      OBUF                        : 31

Device utilization summary:
---------------------------

Selected Device : 6slx45csg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             443  out of  54576     0%  
 Number of Slice LUTs:                  593  out of  27288     2%  
    Number used as Logic:               593  out of  27288     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    704
   Number with an unused Flip Flop:     261  out of    704    37%  
   Number with an unused LUT:           111  out of    704    15%  
   Number of fully used LUT-FF pairs:   332  out of    704    47%  
   Number of unique control sets:        60

IO Utilization: 
 Number of IOs:                          89
 Number of bonded IOBs:                  45  out of    320    14%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of    116    13%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                               | Clock buffer(FF name)                                                                                                                   | Load  |
---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
rxdinp/ready                                                                                                               | BUFG                                                                                                                                    | 24    |
CLK                                                                                                                        | BUFGP                                                                                                                                   | 34    |
freq307200                                                                                                                 | NONE(baudgen/q_1)                                                                                                                       | 10    |
freq4096                                                                                                                   | NONE(powergen/q_1)                                                                                                                      | 12    |
BB1                                                                                                                        | BUFGP                                                                                                                                   | 12    |
video/delay565ns/line_0                                                                                                    | NONE(video/u3/q_9)                                                                                                                      | 9     |
clockgen/q_3                                                                                                               | NONE(video/u13/q_10)                                                                                                                    | 28    |
video/u13/q_2                                                                                                              | NONE(video/u41/ff_7)                                                                                                                    | 17    |
baudrate_x4(Mmux_baudrate_x4_2_f7:O)                                                                                       | BUFG(*)(rxdinp/char_7)                                                                                                                  | 49    |
hexclk(Mmux_hexclk11:O)                                                                                                    | BUFG(*)(hexout/mem_addr_12)                                                                                                             | 71    |
debounce_btn/channel_generate[0].di/debounced                                                                              | NONE(hexout/start_pulse)                                                                                                                | 1     |
txdout/bitClk(txdout/Mmux_bitClk11:O)                                                                                      | NONE(*)(txdout/bitSel_3)                                                                                                                | 4     |
LED_0_OBUF(hexout/TXDSEND<30>1:O)                                                                                          | NONE(*)(txdout/char_6)                                                                                                                  | 7     |
video/u30/mem/N1                                                                                                           | NONE(video/u30/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 16    |
baudgen/q_4                                                                                                                | BUFG                                                                                                                                    | 170   |
debounce_sw/channel_generate[7].di/reset_signal_in_AND_5_o(debounce_sw/channel_generate[7].di/reset_signal_in_AND_5_o1:O)  | NONE(*)(debounce_sw/channel_generate[7].di/shifter_7_LDC)                                                                               | 1     |
debounce_sw/channel_generate[6].di/reset_signal_in_AND_5_o(debounce_sw/channel_generate[6].di/reset_signal_in_AND_5_o1:O)  | NONE(*)(debounce_sw/channel_generate[6].di/shifter_7_LDC)                                                                               | 1     |
debounce_sw/channel_generate[5].di/reset_signal_in_AND_5_o(debounce_sw/channel_generate[5].di/reset_signal_in_AND_5_o1:O)  | NONE(*)(debounce_sw/channel_generate[5].di/shifter_7_LDC)                                                                               | 1     |
debounce_sw/channel_generate[4].di/reset_signal_in_AND_5_o(debounce_sw/channel_generate[4].di/reset_signal_in_AND_5_o1:O)  | NONE(*)(debounce_sw/channel_generate[4].di/shifter_7_LDC)                                                                               | 1     |
debounce_sw/channel_generate[3].di/reset_signal_in_AND_5_o(debounce_sw/channel_generate[3].di/reset_signal_in_AND_5_o1:O)  | NONE(*)(debounce_sw/channel_generate[3].di/shifter_7_LDC)                                                                               | 1     |
debounce_sw/channel_generate[2].di/reset_signal_in_AND_5_o(debounce_sw/channel_generate[2].di/reset_signal_in_AND_5_o1:O)  | NONE(*)(debounce_sw/channel_generate[2].di/shifter_7_LDC)                                                                               | 1     |
debounce_sw/channel_generate[1].di/reset_signal_in_AND_5_o(debounce_sw/channel_generate[1].di/reset_signal_in_AND_5_o1:O)  | NONE(*)(debounce_sw/channel_generate[1].di/shifter_7_LDC)                                                                               | 1     |
debounce_sw/channel_generate[0].di/reset_signal_in_AND_5_o(debounce_sw/channel_generate[0].di/reset_signal_in_AND_5_o1:O)  | NONE(*)(debounce_sw/channel_generate[0].di/shifter_7_LDC)                                                                               | 1     |
debounce_btn/channel_generate[2].di/reset_signal_in_AND_5_o(debounce_btn/channel_generate[2].di/reset_signal_in_AND_5_o1:O)| NONE(*)(debounce_btn/channel_generate[2].di/shifter_7_LDC)                                                                              | 1     |
debounce_btn/channel_generate[0].di/reset_signal_in_AND_5_o(debounce_btn/channel_generate[0].di/reset_signal_in_AND_5_o1:O)| NONE(*)(debounce_btn/channel_generate[0].di/shifter_7_LDC)                                                                              | 1     |
video/u3/q_6                                                                                                               | NONE(video/u10/ff2/Q)                                                                                                                   | 3     |
---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 14 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.976ns (Maximum Frequency: 125.377MHz)
   Minimum input arrival time before clock: 6.389ns
   Maximum output required time after clock: 7.671ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'rxdinp/ready'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            T_0 (FF)
  Destination:       T_8 (FF)
  Source Clock:      rxdinp/ready rising
  Destination Clock: rxdinp/ready rising

  Data Path: T_0 to T_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  T_0 (T_0)
     FDC:D                     0.102          T_8
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.235ns (frequency: 236.133MHz)
  Total number of paths / destination ports: 818 / 53
-------------------------------------------------------------------------
Delay:               4.235ns (Levels of Logic = 2)
  Source:            prescale_power_7 (FF)
  Destination:       prescale_power_3 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: prescale_power_7 to prescale_power_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  prescale_power_7 (prescale_power_7)
     LUT6:I0->O            1   0.203   0.944  GND_4_o_prescale_power[15]_equal_4_o<15>2 (GND_4_o_prescale_power[15]_equal_4_o<15>1)
     LUT6:I0->O           17   0.203   1.027  GND_4_o_prescale_power[15]_equal_4_o<15>3 (GND_4_o_prescale_power[15]_equal_4_o)
     FDR:R                     0.430          prescale_power_3
    ----------------------------------------
    Total                      4.235ns (1.283ns logic, 2.952ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'freq307200'
  Clock period: 1.875ns (frequency: 533.262MHz)
  Total number of paths / destination ports: 55 / 10
-------------------------------------------------------------------------
Delay:               1.875ns (Levels of Logic = 11)
  Source:            baudgen/q_1 (FF)
  Destination:       baudgen/q_10 (FF)
  Source Clock:      freq307200 falling
  Destination Clock: freq307200 falling

  Data Path: baudgen/q_1 to baudgen/q_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  baudgen/q_1 (baudgen/q_1)
     INV:I->O              1   0.206   0.000  baudgen/Mcount_q_lut<0>_INV_0 (baudgen/Mcount_q_lut<0>)
     MUXCY:S->O            1   0.172   0.000  baudgen/Mcount_q_cy<0> (baudgen/Mcount_q_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  baudgen/Mcount_q_cy<1> (baudgen/Mcount_q_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  baudgen/Mcount_q_cy<2> (baudgen/Mcount_q_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  baudgen/Mcount_q_cy<3> (baudgen/Mcount_q_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  baudgen/Mcount_q_cy<4> (baudgen/Mcount_q_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  baudgen/Mcount_q_cy<5> (baudgen/Mcount_q_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  baudgen/Mcount_q_cy<6> (baudgen/Mcount_q_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  baudgen/Mcount_q_cy<7> (baudgen/Mcount_q_cy<7>)
     MUXCY:CI->O           0   0.019   0.000  baudgen/Mcount_q_cy<8> (baudgen/Mcount_q_cy<8>)
     XORCY:CI->O           1   0.180   0.000  baudgen/Mcount_q_xor<9> (Result<9>2)
     FDC:D                     0.102          baudgen/q_10
    ----------------------------------------
    Total                      1.875ns (1.259ns logic, 0.616ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'freq4096'
  Clock period: 1.876ns (frequency: 533.091MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               1.876ns (Levels of Logic = 13)
  Source:            powergen/q_1 (FF)
  Destination:       powergen/q_12 (FF)
  Source Clock:      freq4096 falling
  Destination Clock: freq4096 falling

  Data Path: powergen/q_1 to powergen/q_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  powergen/q_1 (powergen/q_1)
     INV:I->O              1   0.206   0.000  powergen/Mcount_q_lut<0>_INV_0 (powergen/Mcount_q_lut<0>)
     MUXCY:S->O            1   0.172   0.000  powergen/Mcount_q_cy<0> (powergen/Mcount_q_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  powergen/Mcount_q_cy<1> (powergen/Mcount_q_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  powergen/Mcount_q_cy<2> (powergen/Mcount_q_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  powergen/Mcount_q_cy<3> (powergen/Mcount_q_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  powergen/Mcount_q_cy<4> (powergen/Mcount_q_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  powergen/Mcount_q_cy<5> (powergen/Mcount_q_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  powergen/Mcount_q_cy<6> (powergen/Mcount_q_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  powergen/Mcount_q_cy<7> (powergen/Mcount_q_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  powergen/Mcount_q_cy<8> (powergen/Mcount_q_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  powergen/Mcount_q_cy<9> (powergen/Mcount_q_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  powergen/Mcount_q_cy<10> (powergen/Mcount_q_cy<10>)
     XORCY:CI->O           1   0.180   0.000  powergen/Mcount_q_xor<11> (Result<11>3)
     FDC:D                     0.102          powergen/q_12
    ----------------------------------------
    Total                      1.876ns (1.297ns logic, 0.579ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BB1'
  Clock period: 2.111ns (frequency: 473.743MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.111ns (Levels of Logic = 3)
  Source:            clockgen/q_11 (FF)
  Destination:       clockgen/q_12 (FF)
  Source Clock:      BB1 falling
  Destination Clock: BB1 falling

  Data Path: clockgen/q_11 to clockgen/q_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.447   1.005  clockgen/q_11 (clockgen/q_11)
     LUT1:I0->O            1   0.205   0.000  clockgen/Mcount_q_cy<10>_rt (clockgen/Mcount_q_cy<10>_rt)
     MUXCY:S->O            0   0.172   0.000  clockgen/Mcount_q_cy<10> (clockgen/Mcount_q_cy<10>)
     XORCY:CI->O           1   0.180   0.000  clockgen/Mcount_q_xor<11> (Result<11>4)
     FDC:D                     0.102          clockgen/q_12
    ----------------------------------------
    Total                      2.111ns (1.106ns logic, 1.005ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'video/delay565ns/line_0'
  Clock period: 2.815ns (frequency: 355.202MHz)
  Total number of paths / destination ports: 63 / 18
-------------------------------------------------------------------------
Delay:               2.815ns (Levels of Logic = 1)
  Source:            video/u3/q_9 (FF)
  Destination:       video/u3/q_9 (FF)
  Source Clock:      video/delay565ns/line_0 falling
  Destination Clock: video/delay565ns/line_0 falling

  Data Path: video/u3/q_9 to video/u3/q_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.907  video/u3/q_9 (video/u3/q_9)
     LUT2:I0->O            9   0.203   0.829  video/u2/y4_111 (video/u2_11)
     FDC:CLR                   0.430          video/u3/q_1
    ----------------------------------------
    Total                      2.815ns (1.080ns logic, 1.735ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockgen/q_3'
  Clock period: 7.530ns (frequency: 132.797MHz)
  Total number of paths / destination ports: 477 / 278
-------------------------------------------------------------------------
Delay:               3.765ns (Levels of Logic = 3)
  Source:            video/u13/q_2 (FF)
  Destination:       video/u30/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      clockgen/q_3 falling
  Destination Clock: clockgen/q_3 rising

  Data Path: video/u13/q_2 to video/u30/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             28   0.447   1.235  video/u13/q_2 (video/u13/q_2)
     LUT4:I3->O            3   0.205   0.651  video/u19/Mmux_y31 (video/u19_y<3>)
     begin scope: 'video/u30/mem:addra<14>'
     LUT2:I1->O            8   0.205   0.802  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out11 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena)
     RAMB16BWER:ENA            0.220          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      3.765ns (1.077ns logic, 2.688ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'baudrate_x4'
  Clock period: 3.679ns (frequency: 271.809MHz)
  Total number of paths / destination ports: 141 / 57
-------------------------------------------------------------------------
Delay:               3.679ns (Levels of Logic = 2)
  Source:            rxdinp/sr_1 (FF)
  Destination:       rxdinp/char_7 (FF)
  Source Clock:      baudrate_x4 rising
  Destination Clock: baudrate_x4 rising

  Data Path: rxdinp/sr_1 to rxdinp/char_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.447   0.981  rxdinp/sr_1 (rxdinp/sr_1)
     LUT6:I0->O            2   0.203   0.721  rxdinp/_n0042_inv1 (rxdinp/_n0042_inv1)
     LUT2:I0->O            8   0.203   0.802  rxdinp/_n0042_inv2 (rxdinp/_n0042_inv)
     FDE:CE                    0.322          rxdinp/char_0
    ----------------------------------------
    Total                      3.679ns (1.175ns logic, 2.504ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hexclk'
  Clock period: 7.976ns (frequency: 125.377MHz)
  Total number of paths / destination ports: 16707 / 124
-------------------------------------------------------------------------
Delay:               7.976ns (Levels of Logic = 5)
  Source:            hexout/cu/uPC0_4 (FF)
  Destination:       hexout/cu/uPC1_5 (FF)
  Source Clock:      hexclk rising
  Destination Clock: hexclk rising

  Data Path: hexout/cu/uPC0_4 to hexout/cu/uPC1_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            36   0.447   1.693  hexout/cu/uPC0_4 (hexout/cu/uPC0_4)
     LUT6:I1->O           26   0.203   1.207  hexout_Mram_ui_address[5]_PWR_11_o_wide_mux_2_OUT331 (nBUSREQ)
     LUT5:I4->O            1   0.205   0.580  hexout/cu/Mmux_condition21 (hexout/cu/Mmux_condition2)
     LUT5:I4->O           15   0.205   0.982  hexout/cu/Mmux_condition211 (hexout/cu/condition)
     LUT6:I5->O           19   0.205   1.072  hexout/cu/_n0064<5> (hexout/cu/_n0064)
     LUT4:I3->O            3   0.205   0.650  hexout/cu/_n0085_inv1 (hexout/cu/_n0085_inv)
     FDE:CE                    0.322          hexout/cu/uPC1_2
    ----------------------------------------
    Total                      7.976ns (1.792ns logic, 6.184ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'txdout/bitClk'
  Clock period: 2.163ns (frequency: 462.406MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.163ns (Levels of Logic = 1)
  Source:            txdout/bitSel_0 (FF)
  Destination:       txdout/bitSel_0 (FF)
  Source Clock:      txdout/bitClk rising
  Destination Clock: txdout/bitClk rising

  Data Path: txdout/bitSel_0 to txdout/bitSel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.829  txdout/bitSel_0 (txdout/bitSel_0)
     INV:I->O              1   0.206   0.579  txdout/Mcount_bitSel_xor<0>11_INV_0 (txdout/Result<0>)
     FDC:D                     0.102          txdout/bitSel_0
    ----------------------------------------
    Total                      2.163ns (0.755ns logic, 1.408ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'baudgen/q_4'
  Clock period: 4.363ns (frequency: 229.190MHz)
  Total number of paths / destination ports: 609 / 150
-------------------------------------------------------------------------
Delay:               4.363ns (Levels of Logic = 4)
  Source:            debounce_sw/channel_generate[6].di/shifter_4_C_4 (FF)
  Destination:       debounce_sw/channel_generate[6].di/debounced (FF)
  Source Clock:      baudgen/q_4 rising
  Destination Clock: baudgen/q_4 rising

  Data Path: debounce_sw/channel_generate[6].di/shifter_4_C_4 to debounce_sw/channel_generate[6].di/debounced
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  debounce_sw/channel_generate[6].di/shifter_4_C_4 (debounce_sw/channel_generate[6].di/shifter_4_C_4)
     LUT3:I1->O            3   0.203   1.015  debounce_sw/channel_generate[6].di/shifter_41 (debounce_sw/channel_generate[6].di/shifter_4)
     LUT6:I0->O            1   0.203   0.580  debounce_sw/channel_generate[6].di/all1<7>_SW0 (N15)
     LUT6:I5->O            1   0.205   0.684  debounce_sw/channel_generate[6].di/all1<7> (debounce_sw/channel_generate[6].di/all1)
     LUT3:I1->O            1   0.203   0.000  debounce_sw/channel_generate[6].di/debounced_rstpot (debounce_sw/channel_generate[6].di/debounced_rstpot)
     FD:D                      0.102          debounce_sw/channel_generate[6].di/debounced
    ----------------------------------------
    Total                      4.363ns (1.363ns logic, 3.000ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rxdinp/ready'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.679ns (Levels of Logic = 1)
  Source:            BTN<3> (PAD)
  Destination:       T_0 (FF)
  Destination Clock: rxdinp/ready rising

  Data Path: BTN<3> to T_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.027  BTN_3_IBUF (BTN_3_IBUF)
     FDC:CLR                   0.430          T_0
    ----------------------------------------
    Total                      3.679ns (1.652ns logic, 2.027ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'freq307200'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.679ns (Levels of Logic = 1)
  Source:            BTN<3> (PAD)
  Destination:       baudgen/q_1 (FF)
  Destination Clock: freq307200 falling

  Data Path: BTN<3> to baudgen/q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.027  BTN_3_IBUF (BTN_3_IBUF)
     FDC:CLR                   0.430          baudgen/q_1
    ----------------------------------------
    Total                      3.679ns (1.652ns logic, 2.027ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'freq4096'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.679ns (Levels of Logic = 1)
  Source:            BTN<3> (PAD)
  Destination:       powergen/q_1 (FF)
  Destination Clock: freq4096 falling

  Data Path: BTN<3> to powergen/q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.027  BTN_3_IBUF (BTN_3_IBUF)
     FDC:CLR                   0.430          powergen/q_1
    ----------------------------------------
    Total                      3.679ns (1.652ns logic, 2.027ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BB1'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.679ns (Levels of Logic = 1)
  Source:            BTN<3> (PAD)
  Destination:       clockgen/q_1 (FF)
  Destination Clock: BB1 falling

  Data Path: BTN<3> to clockgen/q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.027  BTN_3_IBUF (BTN_3_IBUF)
     FDC:CLR                   0.430          clockgen/q_1
    ----------------------------------------
    Total                      3.679ns (1.652ns logic, 2.027ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'baudrate_x4'
  Total number of paths / destination ports: 60 / 50
-------------------------------------------------------------------------
Offset:              6.389ns (Levels of Logic = 4)
  Source:            BTN<3> (PAD)
  Destination:       rxdinp/char_7 (FF)
  Destination Clock: baudrate_x4 rising

  Data Path: BTN<3> to rxdinp/char_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.132  BTN_3_IBUF (BTN_3_IBUF)
     LUT2:I0->O            1   0.203   0.580  rxdinp/_n0042_inv1_SW0 (N49)
     LUT6:I5->O            2   0.205   0.721  rxdinp/_n0042_inv1 (rxdinp/_n0042_inv1)
     LUT2:I0->O            8   0.203   0.802  rxdinp/_n0042_inv2 (rxdinp/_n0042_inv)
     FDE:CE                    0.322          rxdinp/char_0
    ----------------------------------------
    Total                      6.389ns (2.155ns logic, 4.234ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hexclk'
  Total number of paths / destination ports: 53 / 53
-------------------------------------------------------------------------
Offset:              4.990ns (Levels of Logic = 2)
  Source:            BTN<3> (PAD)
  Destination:       hexout/cu/uPC3_5 (FF)
  Destination Clock: hexclk rising

  Data Path: BTN<3> to hexout/cu/uPC3_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.392  BTN_3_IBUF (BTN_3_IBUF)
     LUT6:I0->O            6   0.203   0.744  hexout/cu/_n0067<1>1 (hexout/cu/_n0067)
     FDRE:R                    0.430          hexout/cu/uPC3_0
    ----------------------------------------
    Total                      4.990ns (1.855ns logic, 3.135ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debounce_btn/channel_generate[0].di/debounced'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.565ns (Levels of Logic = 2)
  Source:            BTN<3> (PAD)
  Destination:       hexout/start_pulse (FF)
  Destination Clock: debounce_btn/channel_generate[0].di/debounced rising

  Data Path: BTN<3> to hexout/start_pulse
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.132  BTN_3_IBUF (BTN_3_IBUF)
     LUT2:I0->O            1   0.203   0.579  hexout/reset_m2h_uinstruction[31]_OR_45_o1 (hexout/reset_m2h_uinstruction[31]_OR_45_o)
     FDC:CLR                   0.430          hexout/start_pulse
    ----------------------------------------
    Total                      4.565ns (1.855ns logic, 2.710ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'txdout/bitClk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.679ns (Levels of Logic = 1)
  Source:            BTN<3> (PAD)
  Destination:       txdout/bitSel_3 (FF)
  Destination Clock: txdout/bitClk rising

  Data Path: BTN<3> to txdout/bitSel_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.027  BTN_3_IBUF (BTN_3_IBUF)
     FDC:CLR                   0.430          txdout/bitSel_0
    ----------------------------------------
    Total                      3.679ns (1.652ns logic, 2.027ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debounce_sw/channel_generate[7].di/reset_signal_in_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.815ns (Levels of Logic = 2)
  Source:            BTN<3> (PAD)
  Destination:       debounce_sw/channel_generate[7].di/shifter_7_LDC (LATCH)
  Destination Clock: debounce_sw/channel_generate[7].di/reset_signal_in_AND_5_o falling

  Data Path: BTN<3> to debounce_sw/channel_generate[7].di/shifter_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.132  BTN_3_IBUF (BTN_3_IBUF)
     LUT2:I0->O            9   0.203   0.829  debounce_sw/channel_generate[7].di/reset_signal_in_AND_6_o1 (debounce_sw/channel_generate[7].di/reset_signal_in_AND_6_o)
     LDC:CLR                   0.430          debounce_sw/channel_generate[7].di/shifter_7_LDC
    ----------------------------------------
    Total                      4.815ns (1.855ns logic, 2.960ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'baudgen/q_4'
  Total number of paths / destination ports: 340 / 180
-------------------------------------------------------------------------
Offset:              4.815ns (Levels of Logic = 2)
  Source:            BTN<3> (PAD)
  Destination:       debounce_sw/channel_generate[7].di/shifter_7_C_7 (FF)
  Destination Clock: baudgen/q_4 rising

  Data Path: BTN<3> to debounce_sw/channel_generate[7].di/shifter_7_C_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.132  BTN_3_IBUF (BTN_3_IBUF)
     LUT2:I0->O            9   0.203   0.829  debounce_sw/channel_generate[7].di/reset_signal_in_AND_6_o1 (debounce_sw/channel_generate[7].di/reset_signal_in_AND_6_o)
     FDC:CLR                   0.430          debounce_sw/channel_generate[7].di/shifter_7_C_7
    ----------------------------------------
    Total                      4.815ns (1.855ns logic, 2.960ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debounce_sw/channel_generate[6].di/reset_signal_in_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.815ns (Levels of Logic = 2)
  Source:            BTN<3> (PAD)
  Destination:       debounce_sw/channel_generate[6].di/shifter_7_LDC (LATCH)
  Destination Clock: debounce_sw/channel_generate[6].di/reset_signal_in_AND_5_o falling

  Data Path: BTN<3> to debounce_sw/channel_generate[6].di/shifter_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.132  BTN_3_IBUF (BTN_3_IBUF)
     LUT2:I0->O            9   0.203   0.829  debounce_sw/channel_generate[6].di/reset_signal_in_AND_6_o1 (debounce_sw/channel_generate[6].di/reset_signal_in_AND_6_o)
     LDC:CLR                   0.430          debounce_sw/channel_generate[6].di/shifter_7_LDC
    ----------------------------------------
    Total                      4.815ns (1.855ns logic, 2.960ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debounce_sw/channel_generate[5].di/reset_signal_in_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.815ns (Levels of Logic = 2)
  Source:            BTN<3> (PAD)
  Destination:       debounce_sw/channel_generate[5].di/shifter_7_LDC (LATCH)
  Destination Clock: debounce_sw/channel_generate[5].di/reset_signal_in_AND_5_o falling

  Data Path: BTN<3> to debounce_sw/channel_generate[5].di/shifter_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.132  BTN_3_IBUF (BTN_3_IBUF)
     LUT2:I0->O            9   0.203   0.829  debounce_sw/channel_generate[5].di/reset_signal_in_AND_6_o1 (debounce_sw/channel_generate[5].di/reset_signal_in_AND_6_o)
     LDC:CLR                   0.430          debounce_sw/channel_generate[5].di/shifter_7_LDC
    ----------------------------------------
    Total                      4.815ns (1.855ns logic, 2.960ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debounce_sw/channel_generate[4].di/reset_signal_in_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.815ns (Levels of Logic = 2)
  Source:            BTN<3> (PAD)
  Destination:       debounce_sw/channel_generate[4].di/shifter_7_LDC (LATCH)
  Destination Clock: debounce_sw/channel_generate[4].di/reset_signal_in_AND_5_o falling

  Data Path: BTN<3> to debounce_sw/channel_generate[4].di/shifter_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.132  BTN_3_IBUF (BTN_3_IBUF)
     LUT2:I0->O            9   0.203   0.829  debounce_sw/channel_generate[4].di/reset_signal_in_AND_6_o1 (debounce_sw/channel_generate[4].di/reset_signal_in_AND_6_o)
     LDC:CLR                   0.430          debounce_sw/channel_generate[4].di/shifter_7_LDC
    ----------------------------------------
    Total                      4.815ns (1.855ns logic, 2.960ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debounce_sw/channel_generate[3].di/reset_signal_in_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.815ns (Levels of Logic = 2)
  Source:            BTN<3> (PAD)
  Destination:       debounce_sw/channel_generate[3].di/shifter_7_LDC (LATCH)
  Destination Clock: debounce_sw/channel_generate[3].di/reset_signal_in_AND_5_o falling

  Data Path: BTN<3> to debounce_sw/channel_generate[3].di/shifter_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.132  BTN_3_IBUF (BTN_3_IBUF)
     LUT2:I0->O            9   0.203   0.829  debounce_sw/channel_generate[3].di/reset_signal_in_AND_6_o1 (debounce_sw/channel_generate[3].di/reset_signal_in_AND_6_o)
     LDC:CLR                   0.430          debounce_sw/channel_generate[3].di/shifter_7_LDC
    ----------------------------------------
    Total                      4.815ns (1.855ns logic, 2.960ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debounce_sw/channel_generate[2].di/reset_signal_in_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.815ns (Levels of Logic = 2)
  Source:            BTN<3> (PAD)
  Destination:       debounce_sw/channel_generate[2].di/shifter_7_LDC (LATCH)
  Destination Clock: debounce_sw/channel_generate[2].di/reset_signal_in_AND_5_o falling

  Data Path: BTN<3> to debounce_sw/channel_generate[2].di/shifter_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.132  BTN_3_IBUF (BTN_3_IBUF)
     LUT2:I0->O            9   0.203   0.829  debounce_sw/channel_generate[2].di/reset_signal_in_AND_6_o1 (debounce_sw/channel_generate[2].di/reset_signal_in_AND_6_o)
     LDC:CLR                   0.430          debounce_sw/channel_generate[2].di/shifter_7_LDC
    ----------------------------------------
    Total                      4.815ns (1.855ns logic, 2.960ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debounce_sw/channel_generate[1].di/reset_signal_in_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.815ns (Levels of Logic = 2)
  Source:            BTN<3> (PAD)
  Destination:       debounce_sw/channel_generate[1].di/shifter_7_LDC (LATCH)
  Destination Clock: debounce_sw/channel_generate[1].di/reset_signal_in_AND_5_o falling

  Data Path: BTN<3> to debounce_sw/channel_generate[1].di/shifter_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.132  BTN_3_IBUF (BTN_3_IBUF)
     LUT2:I0->O            9   0.203   0.829  debounce_sw/channel_generate[1].di/reset_signal_in_AND_6_o1 (debounce_sw/channel_generate[1].di/reset_signal_in_AND_6_o)
     LDC:CLR                   0.430          debounce_sw/channel_generate[1].di/shifter_7_LDC
    ----------------------------------------
    Total                      4.815ns (1.855ns logic, 2.960ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debounce_sw/channel_generate[0].di/reset_signal_in_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.815ns (Levels of Logic = 2)
  Source:            BTN<3> (PAD)
  Destination:       debounce_sw/channel_generate[0].di/shifter_7_LDC (LATCH)
  Destination Clock: debounce_sw/channel_generate[0].di/reset_signal_in_AND_5_o falling

  Data Path: BTN<3> to debounce_sw/channel_generate[0].di/shifter_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.132  BTN_3_IBUF (BTN_3_IBUF)
     LUT2:I0->O            9   0.203   0.829  debounce_sw/channel_generate[0].di/reset_signal_in_AND_6_o1 (debounce_sw/channel_generate[0].di/reset_signal_in_AND_6_o)
     LDC:CLR                   0.430          debounce_sw/channel_generate[0].di/shifter_7_LDC
    ----------------------------------------
    Total                      4.815ns (1.855ns logic, 2.960ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debounce_btn/channel_generate[2].di/reset_signal_in_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.815ns (Levels of Logic = 2)
  Source:            BTN<3> (PAD)
  Destination:       debounce_btn/channel_generate[2].di/shifter_7_LDC (LATCH)
  Destination Clock: debounce_btn/channel_generate[2].di/reset_signal_in_AND_5_o falling

  Data Path: BTN<3> to debounce_btn/channel_generate[2].di/shifter_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.132  BTN_3_IBUF (BTN_3_IBUF)
     LUT2:I0->O            9   0.203   0.829  debounce_btn/channel_generate[2].di/reset_signal_in_AND_6_o1 (debounce_btn/channel_generate[2].di/reset_signal_in_AND_6_o)
     LDC:CLR                   0.430          debounce_btn/channel_generate[2].di/shifter_7_LDC
    ----------------------------------------
    Total                      4.815ns (1.855ns logic, 2.960ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debounce_btn/channel_generate[0].di/reset_signal_in_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.815ns (Levels of Logic = 2)
  Source:            BTN<3> (PAD)
  Destination:       debounce_btn/channel_generate[0].di/shifter_7_LDC (LATCH)
  Destination Clock: debounce_btn/channel_generate[0].di/reset_signal_in_AND_5_o falling

  Data Path: BTN<3> to debounce_btn/channel_generate[0].di/shifter_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           171   1.222   2.132  BTN_3_IBUF (BTN_3_IBUF)
     LUT2:I0->O            9   0.203   0.829  debounce_btn/channel_generate[0].di/reset_signal_in_AND_6_o1 (debounce_btn/channel_generate[0].di/reset_signal_in_AND_6_o)
     LDC:CLR                   0.430          debounce_btn/channel_generate[0].di/shifter_7_LDC
    ----------------------------------------
    Total                      4.815ns (1.855ns logic, 2.960ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BB1'
  Total number of paths / destination ports: 192 / 21
-------------------------------------------------------------------------
Offset:              7.272ns (Levels of Logic = 4)
  Source:            clockgen/q_11 (FF)
  Destination:       SEG<2> (PAD)
  Source Clock:      BB1 falling

  Data Path: clockgen/q_11 to SEG<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.447   1.349  clockgen/q_11 (clockgen/q_11)
     LUT6:I1->O            5   0.203   0.819  mux1111 (mux1111)
     LUT2:I0->O            3   0.203   0.898  mux1113 (hexdata<1>)
     LUT6:I2->O            1   0.203   0.579  leds/Mram_internalseg<6:0>21 (SEG_2_OBUF)
     OBUF:I->O                 2.571          SEG_2_OBUF (SEG<2>)
    ----------------------------------------
    Total                      7.272ns (3.627ns logic, 3.645ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rxdinp/ready'
  Total number of paths / destination ports: 168 / 7
-------------------------------------------------------------------------
Offset:              6.787ns (Levels of Logic = 4)
  Source:            T_9 (FF)
  Destination:       SEG<2> (PAD)
  Source Clock:      rxdinp/ready rising

  Data Path: T_9 to SEG<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.447   0.864  T_9 (T_9)
     LUT6:I2->O            5   0.203   0.819  mux1111 (mux1111)
     LUT2:I0->O            3   0.203   0.898  mux1113 (hexdata<1>)
     LUT6:I2->O            1   0.203   0.579  leds/Mram_internalseg<6:0>21 (SEG_2_OBUF)
     OBUF:I->O                 2.571          SEG_2_OBUF (SEG<2>)
    ----------------------------------------
    Total                      6.787ns (3.627ns logic, 3.160ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'baudgen/q_4'
  Total number of paths / destination ports: 21 / 10
-------------------------------------------------------------------------
Offset:              5.906ns (Levels of Logic = 4)
  Source:            debounce_sw/channel_generate[2].di/debounced (FF)
  Destination:       JA2 (PAD)
  Source Clock:      baudgen/q_4 rising

  Data Path: debounce_sw/channel_generate[2].di/debounced to JA2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   1.079  debounce_sw/channel_generate[2].di/debounced (debounce_sw/channel_generate[2].di/debounced)
     LUT6:I0->O            1   0.203   0.684  txdout/Mmux_p_bit1 (txdout/p_bit)
     LUT5:I3->O            1   0.203   0.000  txdout/bitSel<3>1_G (N139)
     MUXF7:I1->O           1   0.140   0.579  txdout/bitSel<3>1 (JA2_OBUF)
     OBUF:I->O                 2.571          JA2_OBUF (JA2)
    ----------------------------------------
    Total                      5.906ns (3.564ns logic, 2.342ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockgen/q_3'
  Total number of paths / destination ports: 23 / 10
-------------------------------------------------------------------------
Offset:              7.671ns (Levels of Logic = 4)
  Source:            video/u13/q_2 (FF)
  Destination:       BB7 (PAD)
  Source Clock:      clockgen/q_3 falling

  Data Path: video/u13/q_2 to BB7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             28   0.447   1.579  video/u13/q_2 (video/u13/q_2)
     LUT6:I1->O            1   0.203   0.924  video/u1/y1_31 (video/u1/y1_3)
     LUT5:I0->O            5   0.203   0.962  video/u1/y1_32 (BB3_OBUF)
     LUT4:I0->O            1   0.203   0.579  Mram_BB711 (BB7_OBUF)
     OBUF:I->O                 2.571          BB7_OBUF (BB7)
    ----------------------------------------
    Total                      7.671ns (3.627ns logic, 4.044ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'video/u13/q_2'
  Total number of paths / destination ports: 50 / 7
-------------------------------------------------------------------------
Offset:              6.919ns (Levels of Logic = 4)
  Source:            video/u40/ff_2 (FF)
  Destination:       BB7 (PAD)
  Source Clock:      video/u13/q_2 rising

  Data Path: video/u40/ff_2 to BB7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.827  video/u40/ff_2 (video/u40/ff_2)
     LUT6:I2->O            1   0.203   0.924  video/u1/y1_31 (video/u1/y1_3)
     LUT5:I0->O            5   0.203   0.962  video/u1/y1_32 (BB3_OBUF)
     LUT4:I0->O            1   0.203   0.579  Mram_BB711 (BB7_OBUF)
     OBUF:I->O                 2.571          BB7_OBUF (BB7)
    ----------------------------------------
    Total                      6.919ns (3.627ns logic, 3.292ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'video/delay565ns/line_0'
  Total number of paths / destination ports: 10 / 7
-------------------------------------------------------------------------
Offset:              6.014ns (Levels of Logic = 3)
  Source:            video/u3/q_9 (FF)
  Destination:       BB7 (PAD)
  Source Clock:      video/delay565ns/line_0 falling

  Data Path: video/u3/q_9 to BB7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.050  video/u3/q_9 (video/u3/q_9)
     LUT5:I1->O            5   0.203   0.962  video/u1/y1_32 (BB3_OBUF)
     LUT4:I0->O            1   0.203   0.579  Mram_BB711 (BB7_OBUF)
     OBUF:I->O                 2.571          BB7_OBUF (BB7)
    ----------------------------------------
    Total                      6.014ns (3.424ns logic, 2.590ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'video/u3/q_6'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.382ns (Levels of Logic = 2)
  Source:            video/u10/ff2/Q (FF)
  Destination:       BB10 (PAD)
  Source Clock:      video/u3/q_6 rising

  Data Path: video/u10/ff2/Q to BB10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.580  video/u10/ff2/Q (video/u10/ff2/Q)
     LUT2:I1->O            1   0.205   0.579  Mxor_BB10_xo<0>1 (BB10_OBUF)
     OBUF:I->O                 2.571          BB10_OBUF (BB10)
    ----------------------------------------
    Total                      4.382ns (3.223ns logic, 1.159ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hexclk'
  Total number of paths / destination ports: 42 / 3
-------------------------------------------------------------------------
Offset:              6.908ns (Levels of Logic = 3)
  Source:            hexout/cu/uPC0_4 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      hexclk rising

  Data Path: hexout/cu/uPC0_4 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            36   0.447   1.693  hexout/cu/uPC0_4 (hexout/cu/uPC0_4)
     LUT6:I1->O            5   0.203   0.962  hexout_Mram_ui_address[5]_PWR_11_o_wide_mux_2_OUT301 (hexout/ui_address[5]_PWR_11_o_wide_mux_2_OUT<30>)
     LUT4:I0->O            9   0.203   0.829  hexout/TXDSEND<30>1 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      6.908ns (3.424ns logic, 3.484ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'txdout/bitClk'
  Total number of paths / destination ports: 9 / 1
-------------------------------------------------------------------------
Offset:              5.898ns (Levels of Logic = 4)
  Source:            txdout/bitSel_0 (FF)
  Destination:       JA2 (PAD)
  Source Clock:      txdout/bitClk rising

  Data Path: txdout/bitSel_0 to JA2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  txdout/bitSel_0 (txdout/bitSel_0)
     LUT6:I1->O            1   0.203   0.580  txdout/Mmux_txd_7 (txdout/Mmux_txd_7)
     LUT5:I4->O            1   0.205   0.000  txdout/bitSel<3>1_G (N139)
     MUXF7:I1->O           1   0.140   0.579  txdout/bitSel<3>1 (JA2_OBUF)
     OBUF:I->O                 2.571          JA2_OBUF (JA2)
    ----------------------------------------
    Total                      5.898ns (3.566ns logic, 2.332ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LED_0_OBUF'
  Total number of paths / destination ports: 14 / 1
-------------------------------------------------------------------------
Offset:              6.915ns (Levels of Logic = 5)
  Source:            txdout/char_1 (FF)
  Destination:       JA2 (PAD)
  Source Clock:      LED_0_OBUF rising

  Data Path: txdout/char_1 to JA2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  txdout/char_1 (txdout/char_1)
     LUT5:I0->O            1   0.203   0.924  txdout/Mmux_p_bit1_SW0 (N83)
     LUT6:I1->O            1   0.203   0.684  txdout/Mmux_p_bit1 (txdout/p_bit)
     LUT5:I3->O            1   0.203   0.000  txdout/bitSel<3>1_G (N139)
     MUXF7:I1->O           1   0.140   0.579  txdout/bitSel<3>1 (JA2_OBUF)
     OBUF:I->O                 2.571          JA2_OBUF (JA2)
    ----------------------------------------
    Total                      6.915ns (3.767ns logic, 3.148ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BB1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BB1            |         |         |    2.111|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.235|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock LED_0_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hexclk         |    1.128|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock baudgen/q_4
-----------------------------------------------------------+---------+---------+---------+---------+
                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------+---------+---------+---------+---------+
baudgen/q_4                                                |    4.363|         |         |         |
debounce_btn/channel_generate[0].di/reset_signal_in_AND_5_o|         |    4.780|         |         |
debounce_btn/channel_generate[2].di/reset_signal_in_AND_5_o|         |    4.780|         |         |
debounce_sw/channel_generate[0].di/reset_signal_in_AND_5_o |         |    4.780|         |         |
debounce_sw/channel_generate[1].di/reset_signal_in_AND_5_o |         |    4.780|         |         |
debounce_sw/channel_generate[2].di/reset_signal_in_AND_5_o |         |    4.780|         |         |
debounce_sw/channel_generate[3].di/reset_signal_in_AND_5_o |         |    4.780|         |         |
debounce_sw/channel_generate[4].di/reset_signal_in_AND_5_o |         |    4.780|         |         |
debounce_sw/channel_generate[5].di/reset_signal_in_AND_5_o |         |    4.780|         |         |
debounce_sw/channel_generate[6].di/reset_signal_in_AND_5_o |         |    4.780|         |         |
debounce_sw/channel_generate[7].di/reset_signal_in_AND_5_o |         |    4.135|         |         |
-----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock baudrate_x4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
baudrate_x4    |    3.679|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clockgen/q_3
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clockgen/q_3           |    3.719|    3.765|    2.712|         |
hexclk                 |    5.861|         |         |         |
video/delay565ns/line_0|         |    3.392|         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock debounce_btn/channel_generate[0].di/debounced
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hexclk         |    4.199|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock freq307200
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
freq307200     |         |         |    1.875|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock freq4096
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
freq4096       |         |         |    1.876|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hexclk
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
baudgen/q_4                                  |    7.218|         |         |         |
debounce_btn/channel_generate[0].di/debounced|    5.795|         |         |         |
hexclk                                       |    7.976|         |         |         |
txdout/bitClk                                |    7.082|         |         |         |
video/u13/q_2                                |         |    1.579|         |         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rxdinp/ready
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
baudrate_x4    |    1.128|         |         |         |
rxdinp/ready   |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock txdout/bitClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
txdout/bitClk  |    2.163|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock video/delay565ns/line_0
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
video/delay565ns/line_0|         |         |    2.815|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock video/u13/q_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clockgen/q_3   |    2.839|    1.322|    2.839|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock video/u3/q_6
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
video/delay565ns/line_0|         |    2.535|         |         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.62 secs
 
--> 

Total memory usage is 243628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  210 (   0 filtered)
Number of infos    :   57 (   0 filtered)

