;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	MOV 10, @2
	SPL 0, <-2
	ADD 210, 30
	SUB -207, <-120
	SPL 101, 90
	ADD 30, 9
	JMN -0, <-0
	JMN -0, <-0
	SUB @121, 103
	MOV 0, 402
	SUB #1, -0
	SUB #1, -0
	SPL <-127, 100
	DJN 0, #2
	ADD 30, 9
	SUB 101, 90
	ADD 210, 30
	CMP 210, 30
	SPL 0, <-2
	SUB <0, @2
	SUB 700, 3
	SUB 700, 3
	JMN 0, #2
	SUB 0, 0
	SUB 0, 0
	SUB 700, 3
	ADD 210, 30
	SUB 100, 300
	ADD 130, 9
	SUB <0, @2
	JMN -0, <-0
	JMN -0, <-0
	JMN -0, <-0
	SUB 0, 200
	SUB #72, @200
	CMP 300, 90
	ADD 210, 30
	CMP -207, <-120
	ADD 210, 30
	CMP -207, <-120
	ADD 210, 30
	ADD 30, 0
	ADD 210, 30
	ADD 210, 30
	DJN -1, @-20
