{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758546683740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758546683745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 22 15:11:23 2025 " "Processing started: Mon Sep 22 15:11:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758546683745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758546683745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDL_TP2_EX2_diviseur_freq -c diviseur_freq " "Command: quartus_map --read_settings_files=on --write_settings_files=off HDL_TP2_EX2_diviseur_freq -c diviseur_freq" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758546683745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758546684126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758546684127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file diviseur_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 diviseur_freq " "Found entity 1: diviseur_freq" {  } { { "diviseur_freq.v" "" { Text "C:/quartus/HDL_TP2_EX2/diviseur_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758546691489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758546691489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_blink.bdf 1 1 " "Found 1 design units, including 1 entities, in source file led_blink.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 led_blink " "Found entity 1: led_blink" {  } { { "led_blink.bdf" "" { Schematic "C:/quartus/HDL_TP2_EX2/led_blink.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758546691491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758546691491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_blink " "Elaborating entity \"led_blink\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758546691512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur_freq diviseur_freq:inst4 " "Elaborating entity \"diviseur_freq\" for hierarchy \"diviseur_freq:inst4\"" {  } { { "led_blink.bdf" "inst4" { Schematic "C:/quartus/HDL_TP2_EX2/led_blink.bdf" { { 24 520 664 104 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758546691517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 diviseur_freq.v(19) " "Verilog HDL assignment warning at diviseur_freq.v(19): truncated value with size 32 to match size of target (24)" {  } { { "diviseur_freq.v" "" { Text "C:/quartus/HDL_TP2_EX2/diviseur_freq.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758546691518 "|led_blink|diviseur_freq:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 diviseur_freq.v(22) " "Verilog HDL assignment warning at diviseur_freq.v(22): truncated value with size 32 to match size of target (1)" {  } { { "diviseur_freq.v" "" { Text "C:/quartus/HDL_TP2_EX2/diviseur_freq.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758546691518 "|led_blink|diviseur_freq:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 diviseur_freq.v(24) " "Verilog HDL assignment warning at diviseur_freq.v(24): truncated value with size 32 to match size of target (1)" {  } { { "diviseur_freq.v" "" { Text "C:/quartus/HDL_TP2_EX2/diviseur_freq.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758546691518 "|led_blink|diviseur_freq:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur_freq diviseur_freq:inst " "Elaborating entity \"diviseur_freq\" for hierarchy \"diviseur_freq:inst\"" {  } { { "led_blink.bdf" "inst" { Schematic "C:/quartus/HDL_TP2_EX2/led_blink.bdf" { { 224 520 664 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758546691525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 diviseur_freq.v(19) " "Verilog HDL assignment warning at diviseur_freq.v(19): truncated value with size 32 to match size of target (24)" {  } { { "diviseur_freq.v" "" { Text "C:/quartus/HDL_TP2_EX2/diviseur_freq.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758546691526 "|led_blink|diviseur_freq:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 diviseur_freq.v(22) " "Verilog HDL assignment warning at diviseur_freq.v(22): truncated value with size 32 to match size of target (1)" {  } { { "diviseur_freq.v" "" { Text "C:/quartus/HDL_TP2_EX2/diviseur_freq.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758546691526 "|led_blink|diviseur_freq:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 diviseur_freq.v(24) " "Verilog HDL assignment warning at diviseur_freq.v(24): truncated value with size 32 to match size of target (1)" {  } { { "diviseur_freq.v" "" { Text "C:/quartus/HDL_TP2_EX2/diviseur_freq.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758546691526 "|led_blink|diviseur_freq:inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758546691924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758546692336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758546692336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758546692407 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758546692407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758546692407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758546692407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758546692448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 22 15:11:32 2025 " "Processing ended: Mon Sep 22 15:11:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758546692448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758546692448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758546692448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758546692448 ""}
