# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Class_Report2.srcs/sources_1/new/dig_to_sseg.sv" \
"../../../../Class_Report2.srcs/sources_1/new/timer.sv" \
"../../../../Class_Report2.srcs/sources_1/new/top_timer.sv" \
"../../../../Class_Report2.srcs/sim_1/new/timer_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
