{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 11:49:07 2022 " "Info: Processing started: Mon Nov 21 11:49:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off animation -c animation " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off animation -c animation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide C:/Users/PYashmed/Desktop/CDAR/animation/animation.v " "Warning: Entity \"divide\" obtained from \"C:/Users/PYashmed/Desktop/CDAR/animation/animation.v\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file animation.v" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Info: Found entity 1: animation" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 dotmatric " "Info: Found entity 2: dotmatric" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 177 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cnt8 " "Info: Found entity 3: cnt8" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 211 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 bicolor_dot_matrix " "Info: Found entity 4: bicolor_dot_matrix" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 225 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 changemode " "Info: Found entity 5: changemode" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 250 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 divide " "Info: Found entity 6: divide" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 289 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1hz animation.v(199) " "Warning (10236): Verilog HDL Implicit Net warning at animation.v(199): created implicit net for \"clk1hz\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "animation " "Info: Elaborating entity \"animation\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "animation.v(88) " "Info (10264): Verilog HDL Case Statement information at animation.v(88): all case item expressions in this case statement are onehot" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 88 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "animation.v(108) " "Info (10264): Verilog HDL Case Statement information at animation.v(108): all case item expressions in this case statement are onehot" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 108 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "animation.v(123) " "Info (10264): Verilog HDL Case Statement information at animation.v(123): all case item expressions in this case statement are onehot" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 123 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dotmatric dotmatric:u1 " "Info: Elaborating entity \"dotmatric\" for hierarchy \"dotmatric:u1\"" {  } { { "animation.v" "u1" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 dotmatric:u1\|cnt8:u1 " "Info: Elaborating entity \"cnt8\" for hierarchy \"dotmatric:u1\|cnt8:u1\"" {  } { { "animation.v" "u1" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicolor_dot_matrix dotmatric:u1\|bicolor_dot_matrix:u2 " "Info: Elaborating entity \"bicolor_dot_matrix\" for hierarchy \"dotmatric:u1\|bicolor_dot_matrix:u2\"" {  } { { "animation.v" "u2" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 195 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "off animation.v(230) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(230): variable \"off\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cat animation.v(235) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(235): variable \"cat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cat animation.v(236) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(236): variable \"cat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dog animation.v(238) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(238): variable \"dog\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dog animation.v(239) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(239): variable \"dog\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mouse animation.v(241) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(241): variable \"mouse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mouse animation.v(242) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(242): variable \"mouse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r animation.v(229) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(229): inferring latch(es) for variable \"r\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g animation.v(229) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(229): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[0\] animation.v(229) " "Info (10041): Inferred latch for \"g\[0\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[1\] animation.v(229) " "Info (10041): Inferred latch for \"g\[1\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[2\] animation.v(229) " "Info (10041): Inferred latch for \"g\[2\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[3\] animation.v(229) " "Info (10041): Inferred latch for \"g\[3\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[4\] animation.v(229) " "Info (10041): Inferred latch for \"g\[4\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[5\] animation.v(229) " "Info (10041): Inferred latch for \"g\[5\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[6\] animation.v(229) " "Info (10041): Inferred latch for \"g\[6\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[7\] animation.v(229) " "Info (10041): Inferred latch for \"g\[7\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] animation.v(229) " "Info (10041): Inferred latch for \"r\[0\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] animation.v(229) " "Info (10041): Inferred latch for \"r\[1\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] animation.v(229) " "Info (10041): Inferred latch for \"r\[2\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] animation.v(229) " "Info (10041): Inferred latch for \"r\[3\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] animation.v(229) " "Info (10041): Inferred latch for \"r\[4\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] animation.v(229) " "Info (10041): Inferred latch for \"r\[5\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] animation.v(229) " "Info (10041): Inferred latch for \"r\[6\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] animation.v(229) " "Info (10041): Inferred latch for \"r\[7\]\" at animation.v(229)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changemode dotmatric:u1\|changemode:u3 " "Info: Elaborating entity \"changemode\" for hierarchy \"dotmatric:u1\|changemode:u3\"" {  } { { "animation.v" "u3" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 204 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide dotmatric:u1\|divide:u4 " "Info: Elaborating entity \"divide\" for hierarchy \"dotmatric:u1\|divide:u4\"" {  } { { "animation.v" "u4" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 208 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(300) " "Warning (10230): Verilog HDL assignment warning at animation.v(300): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(317) " "Warning (10230): Verilog HDL assignment warning at animation.v(317): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide divide:u2 " "Info: Elaborating entity \"divide\" for hierarchy \"divide:u2\"" {  } { { "animation.v" "u2" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(300) " "Warning (10230): Verilog HDL assignment warning at animation.v(300): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(317) " "Warning (10230): Verilog HDL assignment warning at animation.v(317): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[1\] dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[1\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[0\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[3\] dotmatric:u1\|bicolor_dot_matrix:u2\|r\[2\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[3\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[2\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[5\] dotmatric:u1\|bicolor_dot_matrix:u2\|r\[4\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[5\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[4\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|r\[7\] dotmatric:u1\|bicolor_dot_matrix:u2\|r\[6\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[7\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|r\[6\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[1\] dotmatric:u1\|bicolor_dot_matrix:u2\|g\[0\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[1\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[0\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[3\] dotmatric:u1\|bicolor_dot_matrix:u2\|g\[2\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[3\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[2\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[5\] dotmatric:u1\|bicolor_dot_matrix:u2\|g\[4\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[5\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[4\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dotmatric:u1\|bicolor_dot_matrix:u2\|g\[7\] dotmatric:u1\|bicolor_dot_matrix:u2\|g\[6\] " "Info: Duplicate LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[7\]\" merged with LATCH primitive \"dotmatric:u1\|bicolor_dot_matrix:u2\|g\[6\]\"" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 229 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "animation.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/animation/animation.v" 268 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "animal~8 " "Info: Register \"animal~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "animal~9 " "Info: Register \"animal~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Info: Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Info: Implemented 116 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4412 " "Info: Peak virtual memory: 4412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 11:49:08 2022 " "Info: Processing ended: Mon Nov 21 11:49:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
