// Seed: 3976496587
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6,
    output id_7
);
  logic id_8;
  assign id_2 = id_3;
  logic id_9;
  type_15(
      id_1, id_8, 1
  );
endmodule
