// Seed: 3798546278
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always id_3 = (-1);
  wire id_20;
endmodule
module module_1 (
    input tri0 id_0
);
  tri0 id_2;
  assign id_3 = id_0;
  if (id_2) always id_2 = ~1'h0;
  else assign id_2 = 1;
  id_4(
      -1
  );
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_2,
      id_2,
      id_5,
      id_2,
      id_5,
      id_5,
      id_2,
      id_5,
      id_2,
      id_2,
      id_5,
      id_2,
      id_2,
      id_5
  );
  wire id_6;
  assign id_3 = 1;
endmodule
