library verilog;
use verilog.vl_types.all;
entity adder4_tb is
end adder4_tb;
