

================================================================
== Vitis HLS Report for 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3'
================================================================
* Date:           Tue Jun 25 13:53:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Layer_Norm.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.857 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_3  |        ?|        ?|         4|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     211|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     181|    -|
|Register         |        -|     -|     169|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     169|     392|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |stream_a_addr_2_fu_236_p2         |         +|   0|  0|  39|          32|           1|
    |stream_b_addr_2_fu_299_p2         |         +|   0|  0|  39|          32|           1|
    |stream_c_addr_2_fu_320_p2         |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_195                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op55_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op71_write_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op79_write_state5    |       and|   0|  0|   2|           1|           1|
    |stream_a_done_1_fu_242_p2         |      icmp|   0|  0|  20|          32|          32|
    |stream_b_done_1_fu_305_p2         |      icmp|   0|  0|  20|          32|          32|
    |stream_c_done_1_fu_326_p2         |      icmp|   0|  0|  20|          32|          32|
    |or_ln47_1_fu_225_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln47_fu_219_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln57_1_fu_277_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln57_fu_271_p2                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln47_fu_213_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln57_fu_265_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 211|         209|         119|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  20|          4|    1|          4|
    |ap_done_int                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_phi_mux_stream_c_done_phi_fu_157_p4        |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_stream_c_done_2_reg_165  |  14|          3|    1|          3|
    |data_copy_a1_blk_n                            |   9|          2|    1|          2|
    |data_copy_b2_blk_n                            |   9|          2|    1|          2|
    |data_copy_c3_blk_n                            |   9|          2|    1|          2|
    |ram_V_address0                                |  20|          4|    9|         36|
    |stream_a_addr_fu_66                           |   9|          2|   32|         64|
    |stream_a_done_fu_54                           |  14|          3|    1|          3|
    |stream_b_addr_fu_62                           |   9|          2|   32|         64|
    |stream_b_done_fu_50                           |  14|          3|    1|          3|
    |stream_c_addr_fu_58                           |   9|          2|   32|         64|
    |stream_c_done_reg_153                         |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 181|         39|  117|        257|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   3|   0|    3|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_stream_c_done_2_reg_165  |   1|   0|    1|          0|
    |or_ln47_reg_384                               |   1|   0|    1|          0|
    |or_ln57_reg_393                               |   1|   0|    1|          0|
    |ram_depth_1_cast_reg_377                      |  27|   0|   32|          5|
    |stream_a_addr_fu_66                           |  32|   0|   32|          0|
    |stream_a_done_fu_54                           |   1|   0|    1|          0|
    |stream_b_addr_fu_62                           |  32|   0|   32|          0|
    |stream_b_done_fu_50                           |   1|   0|    1|          0|
    |stream_c_addr_1_reg_397                       |  32|   0|   32|          0|
    |stream_c_addr_fu_58                           |  32|   0|   32|          0|
    |stream_c_done_2_reg_165                       |   1|   0|    1|          0|
    |stream_c_done_reg_153                         |   1|   0|    1|          0|
    |tmp_1_reg_407                                 |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 169|   0|  174|          5|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+-----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3|  return value|
|data_copy_a1_din             |  out|  256|     ap_fifo|                                                                  data_copy_a1|       pointer|
|data_copy_a1_num_data_valid  |   in|    5|     ap_fifo|                                                                  data_copy_a1|       pointer|
|data_copy_a1_fifo_cap        |   in|    5|     ap_fifo|                                                                  data_copy_a1|       pointer|
|data_copy_a1_full_n          |   in|    1|     ap_fifo|                                                                  data_copy_a1|       pointer|
|data_copy_a1_write           |  out|    1|     ap_fifo|                                                                  data_copy_a1|       pointer|
|data_copy_c3_din             |  out|  256|     ap_fifo|                                                                  data_copy_c3|       pointer|
|data_copy_c3_num_data_valid  |   in|    5|     ap_fifo|                                                                  data_copy_c3|       pointer|
|data_copy_c3_fifo_cap        |   in|    5|     ap_fifo|                                                                  data_copy_c3|       pointer|
|data_copy_c3_full_n          |   in|    1|     ap_fifo|                                                                  data_copy_c3|       pointer|
|data_copy_c3_write           |  out|    1|     ap_fifo|                                                                  data_copy_c3|       pointer|
|data_copy_b2_din             |  out|  256|     ap_fifo|                                                                  data_copy_b2|       pointer|
|data_copy_b2_num_data_valid  |   in|    5|     ap_fifo|                                                                  data_copy_b2|       pointer|
|data_copy_b2_fifo_cap        |   in|    5|     ap_fifo|                                                                  data_copy_b2|       pointer|
|data_copy_b2_full_n          |   in|    1|     ap_fifo|                                                                  data_copy_b2|       pointer|
|data_copy_b2_write           |  out|    1|     ap_fifo|                                                                  data_copy_b2|       pointer|
|ram_V_address0               |  out|    9|   ap_memory|                                                                         ram_V|         array|
|ram_V_ce0                    |  out|    1|   ap_memory|                                                                         ram_V|         array|
|ram_V_q0                     |   in|  256|   ap_memory|                                                                         ram_V|         array|
|ram_depth_1                  |   in|   27|     ap_none|                                                                   ram_depth_1|        scalar|
+-----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

