# HDL-logic-gates

an assortment of standard logical gates (AND, OR, XOR, NOT, MUX, DMUX) implemented in the HDL hardware description language (for nand2tetris), both for elementwise gate operations, and bus operations.
