<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p989" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_989{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_989{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_989{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_989{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_989{left:96px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t6_989{left:96px;bottom:1017px;letter-spacing:0.14px;word-spacing:-0.48px;}
#t7_989{left:96px;bottom:977px;letter-spacing:0.14px;}
#t8_989{left:168px;bottom:977px;letter-spacing:0.13px;word-spacing:0.01px;}
#t9_989{left:96px;bottom:942px;letter-spacing:0.13px;word-spacing:-0.48px;}
#ta_989{left:96px;bottom:921px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tb_989{left:96px;bottom:899px;letter-spacing:0.13px;word-spacing:-0.8px;}
#tc_989{left:96px;bottom:878px;letter-spacing:0.12px;word-spacing:-0.48px;}
#td_989{left:96px;bottom:856px;letter-spacing:0.13px;word-spacing:-0.54px;}
#te_989{left:96px;bottom:817px;letter-spacing:0.14px;}
#tf_989{left:168px;bottom:817px;letter-spacing:0.15px;word-spacing:-0.16px;}
#tg_989{left:96px;bottom:782px;letter-spacing:0.12px;word-spacing:-0.51px;}
#th_989{left:96px;bottom:760px;letter-spacing:0.11px;word-spacing:-0.45px;}
#ti_989{left:96px;bottom:739px;letter-spacing:0.11px;word-spacing:-0.47px;}
#tj_989{left:96px;bottom:717px;letter-spacing:0.12px;word-spacing:-0.53px;}
#tk_989{left:96px;bottom:682px;letter-spacing:0.14px;word-spacing:-0.64px;}
#tl_989{left:96px;bottom:652px;}
#tm_989{left:124px;bottom:652px;letter-spacing:0.11px;word-spacing:-0.31px;}
#tn_989{left:124px;bottom:630px;letter-spacing:0.14px;word-spacing:0.03px;}
#to_989{left:124px;bottom:609px;letter-spacing:0.15px;word-spacing:-0.46px;}
#tp_989{left:96px;bottom:581px;}
#tq_989{left:124px;bottom:581px;letter-spacing:0.14px;word-spacing:2.64px;}
#tr_989{left:124px;bottom:560px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ts_989{left:96px;bottom:533px;}
#tt_989{left:124px;bottom:533px;letter-spacing:0.14px;word-spacing:1.39px;}
#tu_989{left:124px;bottom:511px;letter-spacing:0.12px;word-spacing:2.49px;}
#tv_989{left:124px;bottom:490px;letter-spacing:0.05px;}
#tw_989{left:96px;bottom:450px;letter-spacing:0.14px;}
#tx_989{left:168px;bottom:450px;letter-spacing:0.16px;word-spacing:0.04px;}
#ty_989{left:96px;bottom:415px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tz_989{left:96px;bottom:393px;letter-spacing:0.1px;word-spacing:-0.78px;}
#t10_989{left:96px;bottom:372px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t11_989{left:96px;bottom:351px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t12_989{left:96px;bottom:329px;letter-spacing:0.1px;word-spacing:-0.42px;}
#t13_989{left:96px;bottom:308px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t14_989{left:96px;bottom:273px;letter-spacing:0.1px;word-spacing:-0.45px;}
#t15_989{left:96px;bottom:251px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t16_989{left:96px;bottom:230px;letter-spacing:0.13px;word-spacing:-0.65px;}
#t17_989{left:96px;bottom:209px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t18_989{left:733px;bottom:209px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t19_989{left:96px;bottom:187px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1a_989{left:293px;bottom:187px;letter-spacing:0.09px;}
#t1b_989{left:312px;bottom:187px;letter-spacing:0.09px;word-spacing:-0.39px;}
#t1c_989{left:634px;bottom:187px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1d_989{left:96px;bottom:166px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t1e_989{left:96px;bottom:144px;letter-spacing:0.12px;word-spacing:-0.52px;}
#t1f_989{left:96px;bottom:123px;letter-spacing:-0.12px;word-spacing:0.57px;}
#t1g_989{left:160px;bottom:123px;}
#t1h_989{left:166px;bottom:123px;letter-spacing:0.09px;word-spacing:-0.41px;}
#t1i_989{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_989{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_989{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_989{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_989{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_989{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_989{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_989{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_989{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s9_989{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts989" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg989Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg989" style="-webkit-user-select: none;"><object width="935" height="1210" data="989/989.svg" type="image/svg+xml" id="pdf989" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_989" class="t s1_989">Secure Virtual Machine </span><span id="t2_989" class="t s2_989">534 </span>
<span id="t3_989" class="t s3_989">24593—Rev. 3.41—June 2023 </span><span id="t4_989" class="t s3_989">AMD64 Technology </span>
<span id="t5_989" class="t s4_989">INTERRUPT_SHADOW field indicates whether the guest is currently in an interrupt shadow. This </span>
<span id="t6_989" class="t s4_989">information is saved on #VMEXIT and loaded on VMRUN. </span>
<span id="t7_989" class="t s5_989">15.21.6 </span><span id="t8_989" class="t s5_989">Virtual Interrupt Intercept </span>
<span id="t9_989" class="t s4_989">When virtualizing interrupt handling, a VMM typically needs only gain control when new interrupts </span>
<span id="ta_989" class="t s4_989">for a guest arrive or are generated, and when the guest issues an EOI (end-of-interrupt). In some </span>
<span id="tb_989" class="t s4_989">circumstances, it may also be necessary for the VMM to gain control at the moment interrupts become </span>
<span id="tc_989" class="t s4_989">enabled in the guest (i.e., just before the guest takes a virtual interrupt). The VMM can do so by </span>
<span id="td_989" class="t s4_989">enabling the VINTR intercept. </span>
<span id="te_989" class="t s5_989">15.21.7 </span><span id="tf_989" class="t s5_989">Interrupt Masking in Local APIC </span>
<span id="tg_989" class="t s4_989">When guests have direct access to devices, interrupts arriving at the local APIC can usually be </span>
<span id="th_989" class="t s4_989">dismissed only by the guest that owns the device causing the interrupt. To prevent one guest from </span>
<span id="ti_989" class="t s4_989">blocking other guests’ interrupts (by never processing their own), the VMM can mask pending </span>
<span id="tj_989" class="t s4_989">interrupts in the local APIC, so they do not participate in the prioritization of other interrupts. </span>
<span id="tk_989" class="t s4_989">SVM introduces the following APIC features: </span>
<span id="tl_989" class="t s6_989">• </span><span id="tm_989" class="t s4_989">A 256-bit IER (interrupt enable) register is added to the local APIC. This register resets to all ones </span>
<span id="tn_989" class="t s4_989">(enabling all 256 vectors). Software can read and write the IER by means of the memory-mapped </span>
<span id="to_989" class="t s4_989">APIC page. </span>
<span id="tp_989" class="t s6_989">• </span><span id="tq_989" class="t s4_989">Only vectors that are enabled in the IER participate in the APIC computation of the highest- </span>
<span id="tr_989" class="t s4_989">priority pending interrupt. </span>
<span id="ts_989" class="t s6_989">• </span><span id="tt_989" class="t s4_989">The VMM can issue specific end-of-interrupt (EOI) commands to the local APIC, allowing the </span>
<span id="tu_989" class="t s4_989">VMM to clear pending interrupts in any order, rather than always targeting the interrupt with </span>
<span id="tv_989" class="t s4_989">highest-priority. </span>
<span id="tw_989" class="t s5_989">15.21.8 </span><span id="tx_989" class="t s5_989">INIT Support </span>
<span id="ty_989" class="t s4_989">The INIT signal interrupts the processor at the next instruction boundary and causes an unconditional </span>
<span id="tz_989" class="t s4_989">control transfer. INIT reinitializes the control registers, segment registers and GP registers in a manner </span>
<span id="t10_989" class="t s4_989">similar to RESET, but does not alter the contents of most MSRs, caches or numeric coprocessor (x87 </span>
<span id="t11_989" class="t s4_989">or SSE) state, and then transfers control to the same instruction address as RESET (physical address </span>
<span id="t12_989" class="t s4_989">FFFFFFF0h). Unlike RESET, INIT is not expected to be visible to the memory controller, and hence </span>
<span id="t13_989" class="t s4_989">will not trigger automatic clearing of trusted memory pages by memory controller hardware. </span>
<span id="t14_989" class="t s4_989">To maintain the security of such pages, the VMM can request that INITs be redirected and turned into </span>
<span id="t15_989" class="t s4_989">#SX exceptions by setting the R_INIT bit in the VM_CR MSR (see Section 15.30.1). This allows the </span>
<span id="t16_989" class="t s4_989">VMM to gain control when an INIT is requested and scrub any sensitive context. The VMM may then </span>
<span id="t17_989" class="t s4_989">disable the redirection of INIT and cause the platform to reassert INIT (see the relevant </span><span id="t18_989" class="t s7_989">BIOS and </span>
<span id="t19_989" class="t s7_989">Kernel Developer’s Guide </span><span id="t1a_989" class="t s4_989">or </span><span id="t1b_989" class="t s7_989">Processor Programming Reference Manual </span><span id="t1c_989" class="t s4_989">for details), at which point </span>
<span id="t1d_989" class="t s4_989">the processor will respond in the normal manner. The actions initiated by the INIT pin may also be </span>
<span id="t1e_989" class="t s4_989">initiated by an incoming APIC INIT interrupt; the mechanisms described here apply in either case. </span>
<span id="t1f_989" class="t s4_989">Table 15</span><span id="t1g_989" class="t s8_989">-</span><span id="t1h_989" class="t s4_989">12 summarizes the handling of INITs. </span>
<span id="t1i_989" class="t s9_989">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
