#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028f9836bd80 .scope module, "tb_sreg_sipo_9x16_bit" "tb_sreg_sipo_9x16_bit" 2 4;
 .timescale -12 -12;
P_0000028f98212e60 .param/l "N_IN" 0 2 7, +C4<00000000000000000000000000001001>;
P_0000028f98212e98 .param/l "WIDTH" 0 2 8, +C4<00000000000000000000000000010000>;
v0000028f982129b0_0 .var "clk", 0 0;
v0000028f98212a50_0 .var "in_serial", 15 0;
v0000028f98212af0_0 .var "load", 0 0;
v0000028f98212b90_0 .net "out_parallel", 143 0, v0000028f9836a940_0;  1 drivers
v0000028f98212c30_0 .var "rst", 0 0;
S_0000028f9836a710 .scope module, "uut" "sreg_sipo_9x16_bit" 2 17, 3 1 0, S_0000028f9836bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 16 "in_serial";
    .port_info 4 /INPUT 144 "in_parallel";
    .port_info 5 /OUTPUT 144 "out_parallel";
P_0000028f9824ef50 .param/l "N_IN" 0 3 2, +C4<00000000000000000000000000001001>;
P_0000028f9824ef88 .param/l "WIDTH" 0 3 3, +C4<00000000000000000000000000010000>;
v0000028f98212fb0_0 .net "clk", 0 0, v0000028f982129b0_0;  1 drivers
o0000028f9824f008 .functor BUFZ 144, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000028f982131d0_0 .net "in_parallel", 143 0, o0000028f9824f008;  0 drivers
v0000028f9824ead0_0 .net "in_serial", 15 0, v0000028f98212a50_0;  1 drivers
v0000028f9836a8a0_0 .net "load", 0 0, v0000028f98212af0_0;  1 drivers
v0000028f9836a940_0 .var "out_parallel", 143 0;
v0000028f98212870_0 .net "rst", 0 0, v0000028f98212c30_0;  1 drivers
v0000028f98212910_0 .var "sreg", 143 0;
E_0000028f9824d450 .event posedge, v0000028f98212870_0, v0000028f98212fb0_0;
    .scope S_0000028f9836a710;
T_0 ;
    %wait E_0000028f9824d450;
    %load/vec4 v0000028f98212870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 144;
    %assign/vec4 v0000028f98212910_0, 0;
    %pushi/vec4 0, 0, 144;
    %assign/vec4 v0000028f9836a940_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028f9836a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000028f98212910_0;
    %assign/vec4 v0000028f9836a940_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000028f98212910_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0000028f9824ead0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028f98212910_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028f9836bd80;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0000028f982129b0_0;
    %inv;
    %store/vec4 v0000028f982129b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028f9836bd80;
T_2 ;
    %vpi_call 2 32 "$dumpfile", "tb_sreg_sipo_9x16_bit.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028f9836bd80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f982129b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f98212c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f98212af0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028f98212a50_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f98212c30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028f98212a50_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028f98212a50_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028f98212a50_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028f98212a50_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028f98212a50_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028f98212a50_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028f98212a50_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000028f98212a50_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000028f98212a50_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f98212af0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_sreg_sipo_9x16_bit.v";
    "./sreg_sipo_9x16_bit.v";
