#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jul 20 09:54:29 2016
# Process ID: 6036
# Log file: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/vivado.log
# Journal file: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Tyler/Desktop/Downloads/finalProject_ECEN_160L (1)/finalProject_ECEN_160L' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:1]
INFO: [HDL 9-1065] Parsing verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/clogb2.vh" included at line 40. [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:40]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v:1]
[Wed Jul 20 09:55:15 2016] Launched synth_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/synth_2/runme.log
launch_runs impl_2
[Wed Jul 20 09:55:52 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/constrs_1/imports/Labs/Basys3_XDC.xdc]
Finished Parsing XDC File [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/constrs_1/imports/Labs/Basys3_XDC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1096.098 ; gain = 322.063
launch_runs impl_2 -to_step write_bitstream
[Wed Jul 20 09:56:47 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183740102A
set_property PROGRAM.FILE {C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/finalProject.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/finalProject.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:1]
INFO: [HDL 9-1065] Parsing verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/clogb2.vh" included at line 40. [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:40]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v:1]
[Wed Jul 20 10:15:06 2016] Launched synth_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:1]
INFO: [HDL 9-1065] Parsing verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/clogb2.vh" included at line 40. [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:40]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v:1]
[Wed Jul 20 10:17:19 2016] Launched synth_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:1]
INFO: [HDL 9-1065] Parsing verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/clogb2.vh" included at line 40. [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:40]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v:1]
[Wed Jul 20 10:17:55 2016] Launched synth_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/synth_2/runme.log
launch_runs impl_2
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Wed Jul 20 10:19:34 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Wed Jul 20 10:20:24 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/finalProject.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Wed Jul 20 10:22:37 2016] Launched synth_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/synth_2/runme.log
[Wed Jul 20 10:22:37 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Wed Jul 20 10:24:08 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Wed Jul 20 10:24:45 2016] Launched synth_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/synth_2/runme.log
[Wed Jul 20 10:24:45 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/finalProject.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Wed Jul 20 11:25:43 2016] Launched synth_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/synth_2/runme.log
[Wed Jul 20 11:25:43 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Wed Jul 20 11:27:05 2016] Launched synth_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/synth_2/runme.log
[Wed Jul 20 11:27:05 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:1]
INFO: [HDL 9-1065] Parsing verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/clogb2.vh" included at line 40. [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:40]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v:1]
[Wed Jul 20 11:31:39 2016] Launched synth_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/synth_2/runme.log
launch_runs impl_2
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Wed Jul 20 11:32:16 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Wed Jul 20 11:33:05 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/finalProject.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:1]
INFO: [HDL 9-1065] Parsing verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/clogb2.vh" included at line 40. [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:40]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v:1]
[Wed Jul 20 12:26:59 2016] Launched synth_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/synth_2/runme.log
launch_runs impl_2
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Wed Jul 20 12:27:30 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Wed Jul 20 12:28:19 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/finalProject.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:1]
INFO: [HDL 9-1065] Parsing verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/clogb2.vh" included at line 40. [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:40]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v:1]
[Wed Jul 20 12:49:11 2016] Launched synth_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/finalProjectFiles/7segment.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Instruction_Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Hawker_files/Program_ROM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:1]
INFO: [HDL 9-1065] Parsing verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/clogb2.vh" included at line 40. [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/debouncer.v:40]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/new/finalProject.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v" into library work [C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.srcs/sources_1/imports/Debouncer Files/meta_harden.v:1]
[Wed Jul 20 12:49:50 2016] Launched synth_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/synth_2/runme.log
launch_runs impl_2
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Wed Jul 20 12:50:24 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Wed Jul 20 12:51:16 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/finalProject.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Wed Jul 20 13:03:48 2016] Launched synth_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/synth_2/runme.log
[Wed Jul 20 13:03:48 2016] Launched impl_2...
Run output will be captured here: C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/tsmith4/Desktop/Final Final/finalProject_ECEN_160L/finalProject_ECEN_160L.runs/impl_2/finalProject.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 20 13:11:46 2016...
