<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg484-1" LaunchTime="1656725147">
  <File Type="BITSTR-BMM" Name="lab2_top_v3_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="lab2_top_v3_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="lab2_top_v3_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="lab2_top_v3_power_routed.rpt"/>
  <File Type="PA-TCL" Name="lab2_top_v3.tcl"/>
  <File Type="OPT-TIMING" Name="lab2_top_v3_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="lab2_top_v3_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="lab2_top_v3_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="lab2_top_v3_reports.tcl"/>
  <File Type="OPT-DRC" Name="lab2_top_v3_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="lab2_top_v3.hwdef"/>
  <File Type="PWROPT-DCP" Name="lab2_top_v3_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="lab2_top_v3_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="lab2_top_v3_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="lab2_top_v3_placed.dcp"/>
  <File Type="PLACE-IO" Name="lab2_top_v3_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="lab2_top_v3_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="lab2_top_v3_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="lab2_top_v3_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="lab2_top_v3_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="lab2_top_v3_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="lab2_top_v3_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="lab2_top_v3.bgn"/>
  <File Type="PLACE-TIMING" Name="lab2_top_v3_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="lab2_top_v3_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="lab2_top_v3.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="lab2_top_v3_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="lab2_top_v3_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="lab2_top_v3_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="lab2_top_v3.msk"/>
  <File Type="PHYSOPT-TIMING" Name="lab2_top_v3_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="lab2_top_v3_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="lab2_top_v3_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="lab2_top_v3_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="lab2_top_v3_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="lab2_top_v3_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="lab2_top_v3.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="lab2_top_v3_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="lab2_top_v3.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="lab2_top_v3_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="lab2_top_v3_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="lab2_top_v3.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="lab2_top_v3_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="lab2_top_v3_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="lab2_top_v3_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="lab2_top_v3_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="lab2_top_v3_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="lab2_top_v3_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="lab2_top_v3_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="lab2_top_v3_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="lab2_top_v3_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="lab2_top_v3_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="lab2_top_v3_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="lab2_top_v3_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="lab2_top_v3_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="lab2_top_v3_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="lab2_top_v3_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="lab2_top_v3_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="lab2_top_v3_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="lab2_top_v3_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="lab2_top_v3_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="lab2_top_v3.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="lab2_top_v3_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="lab2_top_v3.rbt"/>
  <File Type="BITSTR-NKY" Name="lab2_top_v3.nky"/>
  <File Type="BG-DRC" Name="lab2_top_v3.drc"/>
  <File Type="RDI-RDI" Name="lab2_top_v3.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab2_top_level_module_v2/lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd"/>
        <Attr Name="ImportTime" Val="1652651795"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/imports/lab1/lab1_parteC/lab1_parteC.srcs/sources_1/new/PowerOnReset.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab2_top_level_module_v2/lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/imports/lab1/lab1_parteC/lab1_parteC.srcs/sources_1/new/PowerOnReset.vhd"/>
        <Attr Name="ImportTime" Val="1655345305"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2/lab2_reset_async_sync/lab2_reset_async_sync.srcs/sources_1/new/PowerOnReset.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab2_top_level_module_v2/lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_reset_async_sync/lab2_reset_async_sync.srcs/sources_1/new/PowerOnReset.vhd"/>
        <Attr Name="ImportTime" Val="1655345396"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2/counter_3Bits/counter_3Bits.srcs/sources_1/new/counter_3Bits.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab2_top_level_module_v2/lab2_top_level_module_v2.srcs/sources_1/imports/lab2/counter_3Bits/counter_3Bits.srcs/sources_1/new/counter_3Bits.vhd"/>
        <Attr Name="ImportTime" Val="1655345270"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/imports/sources_1/imports/new/counter_Nbits.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab2_top_level_module_v2/lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/imports/sources_1/imports/new/counter_Nbits.vhd"/>
        <Attr Name="ImportTime" Val="1654874112"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/imports/sources_1/new/divisor_frecuencia.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab2_top_level_module_v2/lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/imports/sources_1/new/divisor_frecuencia.vhd"/>
        <Attr Name="ImportTime" Val="1654874097"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2/lab2_FSM/lab2_FSM.srcs/sources_1/new/lab2_FSM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab2_top_level_module_v2/lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_FSM/lab2_FSM.srcs/sources_1/new/lab2_FSM.vhd"/>
        <Attr Name="ImportTime" Val="1655145105"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2/lab2_ROM_inf/lab2_ROM_inf.srcs/sources_1/new/package_inf_rom.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab2_top_level_module_v2/lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_ROM_inf/lab2_ROM_inf.srcs/sources_1/new/package_inf_rom.vhd"/>
        <Attr Name="ImportTime" Val="1654533823"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2/lab2_ROM_inf/lab2_ROM_inf.srcs/sources_1/new/lab2_ROM_inf.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab2_top_level_module_v2/lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_ROM_inf/lab2_ROM_inf.srcs/sources_1/new/lab2_ROM_inf.vhd"/>
        <Attr Name="ImportTime" Val="1654533738"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/lab2_top_v3.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2/lab2_bloque_sumador/lab2_bloque_sumador.srcs/sources_1/new/lad2_bloque_sumador.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab2_top_level_module_v2/lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_bloque_sumador/lab2_bloque_sumador.srcs/sources_1/new/lad2_bloque_sumador.vhd"/>
        <Attr Name="ImportTime" Val="1655345340"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab2_top_level_module_v2/lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd"/>
        <Attr Name="ImportTime" Val="1652884025"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/lab2_comparador_salida.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab2_top_level_module_v2/lab2_top_level_module_v2.srcs/sources_1/imports/lab2/lab2_comparador_salida/lab2_comparador_salida.srcs/sources_1/new/lab2_comparador_salida.vhd"/>
        <Attr Name="ImportTime" Val="1655346676"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/lab2_dual_port_ram_gen.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/lab2_ROM_gen.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/coe_rom/coe_rom_b.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/reg_8bits.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/single_ram.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/debouncer.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/counter_22bits.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/FF_D_en.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_0_ROM_B/blk_mem_gen_0_ROM_B.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/lab2_ROM_D_inf.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="lab2_top_v3"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/zedboard_master_XDC_RevC_D_v3.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/zedboard_master_XDC_RevC_D_v3.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="blk_mem_gen_0_RAM"/>
</GenRun>
