// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out 
 ( a, b, out ;

 // The inputs of the AND gate can change, but theANDof a and b never changes. 
 );

endmodule
