<html><head><title>module ti.catalog.c6000.TMS320CDRA447</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> *  Copyright (c) 2010 by Texas Instruments and others.
</span>     3    <span class="comment"> *  All rights reserved. This program and the accompanying materials
</span>     4    <span class="comment"> *  are made available under the terms of the Eclipse Public License v1.0
</span>     5    <span class="comment"> *  which accompanies this distribution, and is available at
</span>     6    <span class="comment"> *  http://www.eclipse.org/legal/epl-v10.html
</span>     7    <span class="comment"> *
</span>     8    <span class="comment"> *  Contributors:
</span>     9    <span class="comment"> *      Texas Instruments - initial implementation
</span>    10    <span class="comment"> *
</span>    11    <span class="comment"> * */</span>
    12    
    13    <span class="comment">/*
</span>    14    <span class="comment"> *  ======== TMS320CDRA447.xdc ========
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> */</span>
    17    
    18    <span class="xdoc">/*!
</span>    19    <span class="xdoc"> *  ======== TMS320CDRA447 ========
</span>    20    <span class="xdoc"> *  The DRA447 device data sheet module.
</span>    21    <span class="xdoc"> *
</span>    22    <span class="xdoc"> *  This module implements the xdc.platform.ICpuDataSheet interface and is 
</span>    23    <span class="xdoc"> *  used by platforms to obtain "data sheet" information about this device.
</span>    24    <span class="xdoc"> */</span>
    25    <span class=key>metaonly</span> <span class=key>module</span> TMS320CDRA447 <span class=key>inherits</span> ITMS320CDRA44x
    26    {
    27    
    28        <span class=key>override</span> <span class=key>config</span> <span class=key>long</span> cacheSizeL2[string] = [
    29            [<span class="string">"0k"</span>,  0x00000],
    30            [<span class="string">"32k"</span>, 0x08000],
    31            [<span class="string">"64k"</span>, 0x10000],
    32            [<span class="string">"128k"</span>, 0x20000]
    33        ];
    34    
    35        <span class=key>override</span> <span class=key>readonly</span> <span class=key>config</span> ti.catalog.c6000.ICacheInfo.CacheDesc cacheMap[string] =  [
    36                 [<span class="string">'l1PMode'</span>,{desc:<span class="string">"L1P Cache"</span>,
    37                             map : [[<span class="string">"0k"</span>,0x0000],
    38                                    [<span class="string">"4k"</span>,0x1000],
    39                                    [<span class="string">"8k"</span>,0x2000],
    40                                    [<span class="string">"16k"</span>,0x4000],
    41                                    [<span class="string">"32k"</span>,0x8000]],
    42                             defaultValue: <span class="string">"0k"</span>,
    43                             memorySection: <span class="string">"L1PSRAM"</span>}],
    44             
    45                     [<span class="string">'l1DMode'</span>,{desc:<span class="string">"L1D Cache"</span>,
    46                             map : [[<span class="string">"0k"</span>,0x0000],
    47                                    [<span class="string">"4k"</span>,0x1000],
    48                                    [<span class="string">"8k"</span>,0x2000],
    49                                    [<span class="string">"16k"</span>,0x4000],
    50                                    [<span class="string">"32k"</span>,0x8000]],
    51                             defaultValue: <span class="string">"0k"</span>,
    52                             memorySection: <span class="string">"L1DSRAM"</span>}],
    53                         
    54                 [<span class="string">'l2Mode'</span>,{desc:<span class="string">"L2 Cache"</span>,
    55                             map : [[<span class="string">"0k"</span>,0x0000],
    56                                    [<span class="string">"32k"</span>,0x8000],
    57                                    [<span class="string">"64k"</span>,0x10000],
    58                                    ],
    59                             defaultValue: <span class="string">"0k"</span>,
    60                             memorySection: <span class="string">"IRAM"</span>}], 
    61    
    62        ];
    63    
    64    <span class=key>instance</span>:
    65    
    66        <span class="xdoc">/*!
</span>    67    <span class="xdoc">     *  ======== memMap ========
</span>    68    <span class="xdoc">     *  The default memory map for this device
</span>    69    <span class="xdoc">     */</span>
    70        <span class=key>override</span> <span class=key>config</span> xdc.platform.IPlatform.Memory memMap[string] = [
    71            [<span class="string">"IRAM"</span>, {
    72                comment:    <span class="string">"Internal 128KB UMAP0 memory"</span>,
    73                name:       <span class="string">"IRAM"</span>,
    74                base:       0x11800000,
    75                len:        0x00020000,
    76                space:      <span class="string">"code/data"</span>,
    77                access:     <span class="string">"RWX"</span>
    78            }],
    79            
    80            [<span class="string">"L1PSRAM"</span>, {
    81                comment:    <span class="string">"Internal 32KB RAM/CACHE L1 program memory"</span>,
    82                name:       <span class="string">"L1PSRAM"</span>,
    83                base:       0x11E08000,
    84                len:        0x00008000,
    85                space:      <span class="string">"code"</span>,
    86                access:     <span class="string">"RWX"</span>
    87            }],
    88    
    89            [<span class="string">"L1DSRAM"</span>, {
    90                comment:    <span class="string">"Internal 80KB RAM/CACHE L1 data memory"</span>,
    91                name:       <span class="string">"L1DSRAM"</span>,
    92                base:       0x11F04000,
    93                len:        0x00014000,
    94                space:      <span class="string">"data"</span>,
    95                access:     <span class="string">"RW"</span>
    96            }],
    97    
    98            [<span class="string">"ARM_RAM"</span>, {
    99                comment:    <span class="string">"Internal ARM RAM memory"</span>,
   100                name:       <span class="string">"ARM_RAM"</span>,
   101                base:       0x10008000,
   102                len:        0x00004000,
   103                space:      <span class="string">"data"</span>,
   104                access:     <span class="string">"RW"</span>
   105            }],
   106        ];
   107    
   108    };
   109    <span class="comment">/*
</span>   110    <span class="comment"> *  @(#) ti.catalog.c6000; 1, 0, 0, 0,226; 2-23-2010 16:50:40; /db/ztree/library/trees/platform/platform-k32x/src/
</span>   111    <span class="comment"> */</span>
   112    
</pre>
</body></html>
