// Seed: 1342704795
module module_0 (
    output supply1 id_0,
    input tri0 id_1
    , id_12,
    input wor id_2,
    input tri1 id_3,
    output uwire id_4,
    output wand id_5
    , id_13,
    input tri id_6,
    output tri id_7,
    output supply1 id_8,
    input supply0 id_9,
    output wire id_10
);
  assign id_13 = id_1;
  assign id_5  = id_6;
  id_14(
      .id_0(id_2), .id_1(id_7), .id_2(id_6), .id_3(id_4 == 1 + id_8)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output tri id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri1 id_5
);
  assign id_2 = 1'h0 == 1'h0;
  module_0(
      id_2, id_0, id_0, id_1, id_2, id_3, id_4, id_3, id_2, id_5, id_3
  );
  assign id_2 = ~id_4;
  assign id_3 = 1 < id_4;
endmodule
