// Seed: 3829379710
macromodule module_0 (
    input wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri0 id_4,
    output supply0 id_5
);
  logic id_7;
  ;
  module_2 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input wor id_2,
    output wor id_3,
    input supply1 id_4,
    output supply1 id_5,
    input tri id_6
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_6,
      id_3,
      id_5,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  assign module_0.id_1 = 0;
  input wire id_1;
endmodule
