

================================================================
== Vitis HLS Report for 'decision_function_74'
================================================================
* Date:           Thu Jan 23 13:47:45 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_235 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_236 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_237 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_238 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_239 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_240 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read_236, i18 883" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_714 = icmp_slt  i18 %p_read1221, i18 58" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_714' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_715 = icmp_slt  i18 %p_read_235, i18 248" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_715' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_716 = icmp_slt  i18 %p_read2029, i18 36353" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_716' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_717 = icmp_slt  i18 %p_read_240, i18 20" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_717' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_718 = icmp_slt  i18 %p_read_238, i18 10930" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_718' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_719 = icmp_slt  i18 %p_read1120, i18 174" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_719' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_720 = icmp_slt  i18 %p_read716, i18 259825" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_720' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_721 = icmp_slt  i18 %p_read817, i18 464" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_721' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_722 = icmp_slt  i18 %p_read1019, i18 38026" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_722' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_723 = icmp_slt  i18 %p_read_239, i18 433" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_723' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_724 = icmp_slt  i18 %p_read_236, i18 970" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_724' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_725 = icmp_slt  i18 %p_read918, i18 13" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_725' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_726 = icmp_slt  i18 %p_read110, i18 21688" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_726' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_727 = icmp_slt  i18 %p_read_237, i18 970" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_727' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_728 = icmp_slt  i18 %p_read312, i18 18661" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_728' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %p_read1221, i32 5, i32 17" [firmware/BDT.h:86]   --->   Operation 45 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.67ns)   --->   "%icmp_ln86_729 = icmp_slt  i13 %tmp, i13 1" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_729' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_730 = icmp_slt  i18 %p_read110, i18 241255" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_730' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_731 = icmp_slt  i18 %p_read514, i18 23306" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_731' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_732 = icmp_slt  i18 %p_read1221, i18 73" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_732' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_733 = icmp_slt  i18 %p_read413, i18 8796" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_733' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_734 = icmp_slt  i18 %p_read918, i18 30" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_734' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_735 = icmp_slt  i18 %p_read2029, i18 46593" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_735' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_736 = icmp_slt  i18 %p_read716, i18 260486" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_736' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_737 = icmp_slt  i18 %p_read615, i18 376" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_737' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_738 = icmp_slt  i18 %p_read_237, i18 917" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_738' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_739 = icmp_slt  i18 %p_read_239, i18 275" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_739' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_740 = icmp_slt  i18 %p_read615, i18 952" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_740' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_741 = icmp_slt  i18 %p_read, i18 507" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_741' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.13ns)   --->   "%icmp_ln86_742 = icmp_slt  i18 %p_read1221, i18 87" [firmware/BDT.h:86]   --->   Operation 59 'icmp' 'icmp_ln86_742' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.13ns)   --->   "%icmp_ln86_743 = icmp_slt  i18 %p_read211, i18 144" [firmware/BDT.h:86]   --->   Operation 60 'icmp' 'icmp_ln86_743' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_714, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_337 = xor i1 %icmp_ln86_714, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_337' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_337" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102_879 = and i1 %icmp_ln86_716, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_879' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_127)   --->   "%xor_ln104_339 = xor i1 %icmp_ln86_716, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_339' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_127 = and i1 %and_ln102, i1 %xor_ln104_339" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104_127' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_883 = and i1 %icmp_ln86_720, i1 %and_ln102_879" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_883' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_343 = xor i1 %icmp_ln86_720, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_343' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%and_ln102_884 = and i1 %icmp_ln86_721, i1 %and_ln104_127" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_884' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_892 = and i1 %icmp_ln86_729, i1 %xor_ln104_343" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_892' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_893 = and i1 %and_ln102_892, i1 %and_ln102_879" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_893' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_883, i1 %and_ln102_893" [firmware/BDT.h:117]   --->   Operation 72 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 73 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 73 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns)   --->   "%and_ln102_880 = and i1 %icmp_ln86_717, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_880' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_128)   --->   "%xor_ln104_340 = xor i1 %icmp_ln86_717, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104_340' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_128 = and i1 %and_ln104, i1 %xor_ln104_340" [firmware/BDT.h:104]   --->   Operation 76 'and' 'and_ln104_128' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_698)   --->   "%xor_ln104_344 = xor i1 %icmp_ln86_721, i1 1" [firmware/BDT.h:104]   --->   Operation 77 'xor' 'xor_ln104_344' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%and_ln102_885 = and i1 %icmp_ln86_722, i1 %and_ln102_880" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_885' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_694)   --->   "%and_ln102_891 = and i1 %icmp_ln86_728, i1 %and_ln102_883" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_891' <Predicate = (and_ln102_883 & and_ln102_879 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_696)   --->   "%and_ln102_894 = and i1 %icmp_ln86_730, i1 %and_ln102_884" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_894' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_698)   --->   "%and_ln102_895 = and i1 %icmp_ln86_731, i1 %xor_ln104_344" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_895' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_698)   --->   "%and_ln102_896 = and i1 %and_ln102_895, i1 %and_ln104_127" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_896' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_694)   --->   "%xor_ln117 = xor i1 %and_ln102_891, i1 1" [firmware/BDT.h:117]   --->   Operation 83 'xor' 'xor_ln117' <Predicate = (and_ln102_883 & and_ln102_879 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_694)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 84 'zext' 'zext_ln117' <Predicate = (and_ln102_883 & and_ln102_879 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_694)   --->   "%select_ln117 = select i1 %and_ln102_883, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117' <Predicate = (and_ln102_879 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_694)   --->   "%select_ln117_693 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_693' <Predicate = (and_ln102_879 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_694)   --->   "%zext_ln117_76 = zext i2 %select_ln117_693" [firmware/BDT.h:117]   --->   Operation 87 'zext' 'zext_ln117_76' <Predicate = (and_ln102_879 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_696)   --->   "%or_ln117_626 = or i1 %and_ln102_879, i1 %and_ln102_894" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_626' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_694 = select i1 %and_ln102_879, i3 %zext_ln117_76, i3 4" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_694' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.97ns)   --->   "%or_ln117_627 = or i1 %and_ln102_879, i1 %and_ln102_884" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_627' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_696)   --->   "%select_ln117_695 = select i1 %or_ln117_626, i3 %select_ln117_694, i3 5" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_695' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_698)   --->   "%or_ln117_628 = or i1 %or_ln117_627, i1 %and_ln102_896" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_628' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_696 = select i1 %or_ln117_627, i3 %select_ln117_695, i3 6" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_696' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_698)   --->   "%select_ln117_697 = select i1 %or_ln117_628, i3 %select_ln117_696, i3 7" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_697' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_698)   --->   "%zext_ln117_77 = zext i3 %select_ln117_697" [firmware/BDT.h:117]   --->   Operation 95 'zext' 'zext_ln117_77' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_698 = select i1 %and_ln102, i4 %zext_ln117_77, i4 8" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_698' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.97ns)   --->   "%or_ln117_630 = or i1 %and_ln102, i1 %and_ln102_885" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_630' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 98 [1/1] (0.97ns)   --->   "%and_ln102_878 = and i1 %icmp_ln86_715, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_878' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_126)   --->   "%xor_ln104_338 = xor i1 %icmp_ln86_715, i1 1" [firmware/BDT.h:104]   --->   Operation 99 'xor' 'xor_ln104_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_126 = and i1 %xor_ln104_338, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 100 'and' 'and_ln104_126' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.97ns)   --->   "%and_ln102_881 = and i1 %icmp_ln86_718, i1 %and_ln102_878" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_881' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_702)   --->   "%xor_ln104_345 = xor i1 %icmp_ln86_722, i1 1" [firmware/BDT.h:104]   --->   Operation 102 'xor' 'xor_ln104_345' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns)   --->   "%and_ln102_886 = and i1 %icmp_ln86_723, i1 %and_ln104_128" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_886' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%and_ln102_887 = and i1 %icmp_ln86_724, i1 %and_ln102_881" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_887' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_700)   --->   "%and_ln102_897 = and i1 %icmp_ln86_732, i1 %and_ln102_885" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_897' <Predicate = (icmp_ln86 & or_ln117_630)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_702)   --->   "%and_ln102_898 = and i1 %icmp_ln86_733, i1 %xor_ln104_345" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_898' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_702)   --->   "%and_ln102_899 = and i1 %and_ln102_898, i1 %and_ln102_880" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_899' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_704)   --->   "%and_ln102_900 = and i1 %icmp_ln86_734, i1 %and_ln102_886" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_900' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_700)   --->   "%or_ln117_629 = or i1 %and_ln102, i1 %and_ln102_897" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_629' <Predicate = (icmp_ln86 & or_ln117_630)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_700)   --->   "%select_ln117_699 = select i1 %or_ln117_629, i4 %select_ln117_698, i4 9" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_699' <Predicate = (icmp_ln86 & or_ln117_630)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_702)   --->   "%or_ln117_631 = or i1 %or_ln117_630, i1 %and_ln102_899" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_631' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_700 = select i1 %or_ln117_630, i4 %select_ln117_699, i4 10" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_700' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.97ns)   --->   "%or_ln117_632 = or i1 %and_ln102, i1 %and_ln102_880" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_632' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_702)   --->   "%select_ln117_701 = select i1 %or_ln117_631, i4 %select_ln117_700, i4 11" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_701' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_704)   --->   "%or_ln117_633 = or i1 %or_ln117_632, i1 %and_ln102_900" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_633' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_702 = select i1 %or_ln117_632, i4 %select_ln117_701, i4 12" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_702' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.97ns)   --->   "%or_ln117_634 = or i1 %or_ln117_632, i1 %and_ln102_886" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_634' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_704)   --->   "%select_ln117_703 = select i1 %or_ln117_633, i4 %select_ln117_702, i4 13" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_703' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_704 = select i1 %or_ln117_634, i4 %select_ln117_703, i4 14" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_704' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_129)   --->   "%xor_ln104_341 = xor i1 %icmp_ln86_718, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_129 = and i1 %and_ln102_878, i1 %xor_ln104_341" [firmware/BDT.h:104]   --->   Operation 121 'and' 'and_ln104_129' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.97ns)   --->   "%and_ln102_882 = and i1 %icmp_ln86_719, i1 %and_ln104_126" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_882' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_130)   --->   "%xor_ln104_342 = xor i1 %icmp_ln86_719, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_130 = and i1 %and_ln104_126, i1 %xor_ln104_342" [firmware/BDT.h:104]   --->   Operation 124 'and' 'and_ln104_130' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_706)   --->   "%xor_ln104_346 = xor i1 %icmp_ln86_723, i1 1" [firmware/BDT.h:104]   --->   Operation 125 'xor' 'xor_ln104_346' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_710)   --->   "%xor_ln104_347 = xor i1 %icmp_ln86_724, i1 1" [firmware/BDT.h:104]   --->   Operation 126 'xor' 'xor_ln104_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.97ns)   --->   "%and_ln102_888 = and i1 %icmp_ln86_725, i1 %and_ln104_129" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_888' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_706)   --->   "%and_ln102_901 = and i1 %icmp_ln86_735, i1 %xor_ln104_346" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_901' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_706)   --->   "%and_ln102_902 = and i1 %and_ln102_901, i1 %and_ln104_128" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_902' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_708)   --->   "%and_ln102_903 = and i1 %icmp_ln86_736, i1 %and_ln102_887" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_710)   --->   "%and_ln102_904 = and i1 %icmp_ln86_737, i1 %xor_ln104_347" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_710)   --->   "%and_ln102_905 = and i1 %and_ln102_904, i1 %and_ln102_881" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_706)   --->   "%or_ln117_635 = or i1 %or_ln117_634, i1 %and_ln102_902" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_635' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_706)   --->   "%select_ln117_705 = select i1 %or_ln117_635, i4 %select_ln117_704, i4 15" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_705' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_706)   --->   "%zext_ln117_78 = zext i4 %select_ln117_705" [firmware/BDT.h:117]   --->   Operation 135 'zext' 'zext_ln117_78' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_708)   --->   "%or_ln117_636 = or i1 %icmp_ln86, i1 %and_ln102_903" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_706 = select i1 %icmp_ln86, i5 %zext_ln117_78, i5 16" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_706' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.97ns)   --->   "%or_ln117_637 = or i1 %icmp_ln86, i1 %and_ln102_887" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_637' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_708)   --->   "%select_ln117_707 = select i1 %or_ln117_636, i5 %select_ln117_706, i5 17" [firmware/BDT.h:117]   --->   Operation 139 'select' 'select_ln117_707' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_710)   --->   "%or_ln117_638 = or i1 %or_ln117_637, i1 %and_ln102_905" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_708 = select i1 %or_ln117_637, i5 %select_ln117_707, i5 18" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_708' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.97ns)   --->   "%or_ln117_639 = or i1 %icmp_ln86, i1 %and_ln102_881" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_639' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_710)   --->   "%select_ln117_709 = select i1 %or_ln117_638, i5 %select_ln117_708, i5 19" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_709' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_710 = select i1 %or_ln117_639, i5 %select_ln117_709, i5 20" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_710' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.97ns)   --->   "%or_ln117_641 = or i1 %or_ln117_639, i1 %and_ln102_888" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_641' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln117_643 = or i1 %icmp_ln86, i1 %and_ln102_878" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_643' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_714)   --->   "%xor_ln104_348 = xor i1 %icmp_ln86_725, i1 1" [firmware/BDT.h:104]   --->   Operation 147 'xor' 'xor_ln104_348' <Predicate = (or_ln117_643)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.97ns)   --->   "%and_ln102_889 = and i1 %icmp_ln86_726, i1 %and_ln102_882" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_889' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_712)   --->   "%and_ln102_906 = and i1 %icmp_ln86_738, i1 %and_ln102_888" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_906' <Predicate = (or_ln117_641 & or_ln117_643)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_714)   --->   "%and_ln102_907 = and i1 %icmp_ln86_739, i1 %xor_ln104_348" [firmware/BDT.h:102]   --->   Operation 150 'and' 'and_ln102_907' <Predicate = (or_ln117_643)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_714)   --->   "%and_ln102_908 = and i1 %and_ln102_907, i1 %and_ln104_129" [firmware/BDT.h:102]   --->   Operation 151 'and' 'and_ln102_908' <Predicate = (or_ln117_643)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_716)   --->   "%and_ln102_909 = and i1 %icmp_ln86_740, i1 %and_ln102_889" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_712)   --->   "%or_ln117_640 = or i1 %or_ln117_639, i1 %and_ln102_906" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_640' <Predicate = (or_ln117_641 & or_ln117_643)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_712)   --->   "%select_ln117_711 = select i1 %or_ln117_640, i5 %select_ln117_710, i5 21" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_711' <Predicate = (or_ln117_641 & or_ln117_643)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_714)   --->   "%or_ln117_642 = or i1 %or_ln117_641, i1 %and_ln102_908" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_642' <Predicate = (or_ln117_643)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_712 = select i1 %or_ln117_641, i5 %select_ln117_711, i5 22" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_712' <Predicate = (or_ln117_643)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_714)   --->   "%select_ln117_713 = select i1 %or_ln117_642, i5 %select_ln117_712, i5 23" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_713' <Predicate = (or_ln117_643)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_716)   --->   "%or_ln117_644 = or i1 %or_ln117_643, i1 %and_ln102_909" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_714 = select i1 %or_ln117_643, i5 %select_ln117_713, i5 24" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_714' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.97ns)   --->   "%or_ln117_645 = or i1 %or_ln117_643, i1 %and_ln102_889" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_645' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_716)   --->   "%select_ln117_715 = select i1 %or_ln117_644, i5 %select_ln117_714, i5 25" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_715' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_716 = select i1 %or_ln117_645, i5 %select_ln117_715, i5 26" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_716' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_718)   --->   "%xor_ln104_349 = xor i1 %icmp_ln86_726, i1 1" [firmware/BDT.h:104]   --->   Operation 163 'xor' 'xor_ln104_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.97ns)   --->   "%and_ln102_890 = and i1 %icmp_ln86_727, i1 %and_ln104_130" [firmware/BDT.h:102]   --->   Operation 164 'and' 'and_ln102_890' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_718)   --->   "%and_ln102_910 = and i1 %icmp_ln86_741, i1 %xor_ln104_349" [firmware/BDT.h:102]   --->   Operation 165 'and' 'and_ln102_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_718)   --->   "%and_ln102_911 = and i1 %and_ln102_910, i1 %and_ln102_882" [firmware/BDT.h:102]   --->   Operation 166 'and' 'and_ln102_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_720)   --->   "%and_ln102_912 = and i1 %icmp_ln86_742, i1 %and_ln102_890" [firmware/BDT.h:102]   --->   Operation 167 'and' 'and_ln102_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_718)   --->   "%or_ln117_646 = or i1 %or_ln117_645, i1 %and_ln102_911" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.97ns)   --->   "%or_ln117_647 = or i1 %or_ln117_643, i1 %and_ln102_882" [firmware/BDT.h:117]   --->   Operation 169 'or' 'or_ln117_647' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_718)   --->   "%select_ln117_717 = select i1 %or_ln117_646, i5 %select_ln117_716, i5 27" [firmware/BDT.h:117]   --->   Operation 170 'select' 'select_ln117_717' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_720)   --->   "%or_ln117_648 = or i1 %or_ln117_647, i1 %and_ln102_912" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_718 = select i1 %or_ln117_647, i5 %select_ln117_717, i5 28" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_718' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.97ns)   --->   "%or_ln117_649 = or i1 %or_ln117_647, i1 %and_ln102_890" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_649' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_720)   --->   "%select_ln117_719 = select i1 %or_ln117_648, i5 %select_ln117_718, i5 29" [firmware/BDT.h:117]   --->   Operation 174 'select' 'select_ln117_719' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_720 = select i1 %or_ln117_649, i5 %select_ln117_719, i5 30" [firmware/BDT.h:117]   --->   Operation 175 'select' 'select_ln117_720' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 176 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_350 = xor i1 %icmp_ln86_727, i1 1" [firmware/BDT.h:104]   --->   Operation 177 'xor' 'xor_ln104_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_913 = and i1 %icmp_ln86_743, i1 %xor_ln104_350" [firmware/BDT.h:102]   --->   Operation 178 'and' 'and_ln102_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_914 = and i1 %and_ln102_913, i1 %and_ln104_130" [firmware/BDT.h:102]   --->   Operation 179 'and' 'and_ln102_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_650 = or i1 %or_ln117_649, i1 %and_ln102_914" [firmware/BDT.h:117]   --->   Operation 180 'or' 'or_ln117_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_721 = select i1 %or_ln117_650, i5 %select_ln117_720, i5 31" [firmware/BDT.h:117]   --->   Operation 181 'select' 'select_ln117_721' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 3913, i5 1, i12 793, i5 2, i12 160, i5 3, i12 3, i5 4, i12 252, i5 5, i12 106, i5 6, i12 4008, i5 7, i12 221, i5 8, i12 4062, i5 9, i12 3932, i5 10, i12 4062, i5 11, i12 165, i5 12, i12 32, i5 13, i12 4040, i5 14, i12 4074, i5 15, i12 177, i5 16, i12 3748, i5 17, i12 240, i5 18, i12 744, i5 19, i12 3929, i5 20, i12 4063, i5 21, i12 351, i5 22, i12 3794, i5 23, i12 119, i5 24, i12 4011, i5 25, i12 372, i5 26, i12 321, i5 27, i12 1599, i5 28, i12 3976, i5 29, i12 46, i5 30, i12 1987, i5 31, i12 331, i12 0, i5 %select_ln117_721" [firmware/BDT.h:118]   --->   Operation 182 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 183 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read_236', firmware/BDT.h:86) on port 'p_read17' (firmware/BDT.h:86) [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [42]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [75]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_879', firmware/BDT.h:102) [81]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_883', firmware/BDT.h:102) [93]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [135]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_891', firmware/BDT.h:102) [109]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_693', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_694', firmware/BDT.h:117) [140]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_695', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_696', firmware/BDT.h:117) [144]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_697', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_698', firmware/BDT.h:117) [148]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_897', firmware/BDT.h:102) [115]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_629', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_699', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_700', firmware/BDT.h:117) [152]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_701', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_702', firmware/BDT.h:117) [156]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_703', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_704', firmware/BDT.h:117) [160]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_346', firmware/BDT.h:104) [100]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_901', firmware/BDT.h:102) [119]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_902', firmware/BDT.h:102) [120]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_635', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_705', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_706', firmware/BDT.h:117) [164]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_707', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_708', firmware/BDT.h:117) [168]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_709', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_710', firmware/BDT.h:117) [172]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_906', firmware/BDT.h:102) [124]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_640', firmware/BDT.h:117) [171]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_711', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_712', firmware/BDT.h:117) [176]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_713', firmware/BDT.h:117) [178]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_714', firmware/BDT.h:117) [180]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_715', firmware/BDT.h:117) [182]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_716', firmware/BDT.h:117) [184]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_647', firmware/BDT.h:117) [185]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_718', firmware/BDT.h:117) [188]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_719', firmware/BDT.h:117) [190]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_720', firmware/BDT.h:117) [192]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_350', firmware/BDT.h:104) [108]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_913', firmware/BDT.h:102) [131]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_914', firmware/BDT.h:102) [132]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_650', firmware/BDT.h:117) [191]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_721', firmware/BDT.h:117) [193]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [194]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
