$date
	Sat Mar 18 07:47:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module clk_divider $end
$var wire 1 ! clk_mode $end
$var wire 1 " internal_clk_fgpa $end
$var reg 1 # clk_out $end
$var reg 1 $ slow_clk $end
$var integer 32 % divider [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
z"
z!
$end
