#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 26 14:34:03 2020
# Process ID: 9660
# Current directory: H:/ELC2137/DL202010_MMYX/Lab 6/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3224 H:\ELC2137\DL202010_MMYX\Lab 6\lab6\lab6.xpr
# Log file: H:/ELC2137/DL202010_MMYX/Lab 6/lab6/vivado.log
# Journal file: H:/ELC2137/DL202010_MMYX/Lab 6/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVivado/Vivado/2018.3/data/ip'.
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 26 14:36:50 2020] Launched synth_1...
Run output will be captured here: H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/synth_1/runme.log
[Wed Feb 26 14:36:50 2020] Launched impl_1...
Run output will be captured here: H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 26 14:38:43 2020] Launched impl_1...
Run output will be captured here: H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_1/runme.log
update_files -from_files {{H:/ELC2137/DL202010_MMYX/Lab 6/lab6/sseg.xdc}} -to_files {{H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.srcs/constrs_1/imports/lab6/sseg.xdc}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.srcs/constrs_1/imports/lab6/sseg.xdc' with file 'H:/ELC2137/DL202010_MMYX/Lab 6/lab6/sseg.xdc'.
INFO: [filemgmt 20-1080] Importing file from 'H:/ELC2137/DL202010_MMYX/Lab 6/lab6/sseg.xdc' to 'H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.srcs/constrs_1/imports/lab6/sseg.xdc'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 26 14:41:13 2020] Launched synth_1...
Run output will be captured here: H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/synth_1/runme.log
[Wed Feb 26 14:41:13 2020] Launched impl_1...
Run output will be captured here: H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_1/runme.log
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj sseg_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5d322c5664b8463292bdb978746ad623 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg_test_behav xil_defaultlib.sseg_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg_test_behav -key {Behavioral:sim_3:Functional:sseg_test} -tclbatch {sseg_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 330 ns : File "H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.srcs/sim_3/new/sseg1_test.sv" Line 76
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1903.863 ; gain = 25.016
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_test' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj sseg_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.srcs/sources_1/new/mux2_4b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.srcs/sources_1/new/sseg1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.srcs/sim_3/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5d322c5664b8463292bdb978746ad623 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg_test_behav xil_defaultlib.sseg_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1
Compiling module xil_defaultlib.sseg_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source H:/ELC2137/DL202010_MMYX/Lab -notrace
couldn't read file "H:/ELC2137/DL202010_MMYX/Lab": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 26 14:43:58 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg_test_behav -key {Behavioral:sim_3:Functional:sseg_test} -tclbatch {sseg_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 490 ns : File "H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.srcs/sim_3/new/sseg1_test.sv" Line 76
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1903.863 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 26 14:51:29 2020] Launched impl_1...
Run output will be captured here: H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1903.863 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0F1FA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 26 14:52:10 2020] Launched impl_1...
Run output will be captured here: H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 26 14:54:40 2020] Launched impl_1...
Run output will be captured here: H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Feb 26 14:55:33 2020] Launched impl_1...
Run output will be captured here: H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.srcs/sources_1/new/mux2_4b.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.srcs/sim_3/new/sseg1_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.srcs/sources_1/new/sseg1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.srcs/sources_1/new/mux2_4b.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.srcs/sim_3/new/sseg1_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.srcs/sources_1/new/sseg1.sv:]
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a35tcpg236-1
current_run [get_runs synth_2]
set_property top sseg1 [current_fileset]
launch_runs synth_2 -jobs 6
[Wed Feb 26 15:05:37 2020] Launched synth_2...
Run output will be captured here: H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/synth_2/runme.log
launch_runs impl_2 -jobs 6
[Wed Feb 26 15:06:14 2020] Launched impl_2...
Run output will be captured here: H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Wed Feb 26 15:07:18 2020] Launched impl_2...
Run output will be captured here: H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_2/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Wed Feb 26 15:15:38 2020] Launched synth_2...
Run output will be captured here: H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/synth_2/runme.log
[Wed Feb 26 15:15:38 2020] Launched impl_2...
Run output will be captured here: H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_2/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_2/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_2/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_2/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_2/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_2/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_2/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_2/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_2/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {H:/ELC2137/DL202010_MMYX/Lab 6/lab6/lab6.runs/impl_2/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 17:17:42 2020...
