<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-01T16:12:01.490-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'filt_stream_int_stream_axis_0_shift_reg_9' is power-on initialization." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-01T16:12:00.911-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'filt_stream_int_stream_axis_0_shift_reg_8' is power-on initialization." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-01T16:12:00.895-0400" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
