// -----------------------------------------------------------------------------
// Simulation: HW4
// -----------------------------------------------------------------------------

../00_TESTBENCH/tb_RSA.v
/share1/tech/ADFP/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v
../04_APR/output/RSA_APR.v