/* Generated by Yosys 0.47+149 (git sha1 384c19119, clang++ 18.1.8 -fPIC -O3) */

module spec2(clk, b_0, b_2, a_0, d_2, e_2, f_0, g_2, h_2, i_2, j_2, k_2, d_0, m_2, n_2, o_2);
input clk;
wire clk;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  input a_0;
  wire a_0;
  input b_0;
  wire b_0;
  input b_2;
  wire b_2;
  input clk;
  wire clk;
  output d_0;
  reg d_0 = 1'h0;
  output d_2;
  wire d_2;
  output e_2;
  wire e_2;
  output f_0;
  wire f_0;
  output g_2;
  wire g_2;
  output h_2;
  wire h_2;
  output i_2;
  wire i_2;
  output j_2;
  wire j_2;
  output k_2;
  wire k_2;
  output m_2;
  wire m_2;
  output n_2;
  wire n_2;
  output o_2;
  wire o_2;
  assign _00_ = b_2 & d_0;
  assign _01_ = _06_ & _00_;
  assign _03_ = _09_ & _02_;
  assign _06_ = a_0 & b_0;
  assign _07_ = b_2 & _05_;
  assign _08_ = _06_ & _07_;
  always @(posedge clk)
    d_0 <= _04_;
  assign _02_ = ~_01_;
  assign _04_ = ~_03_;
  assign _05_ = ~d_0;
  assign _09_ = ~_08_;
  assign n_2 = d_0;
  assign m_2 = d_0;
  assign k_2 = d_0;
  assign j_2 = d_0;
  assign i_2 = 1'h0;
  assign h_2 = 1'h0;
  assign g_2 = 1'h0;
  assign f_0 = 1'h0;
  assign e_2 = 1'h0;
  assign d_2 = 1'h0;
  assign o_2 = d_0;
endmodule
