// Seed: 3087099518
`resetall
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  logic id_3;
  assign {(1), id_3} = (1'd0 || 1 || 1 || id_3#(
      .id_3(""),
      .id_3(1)
  )) ? 1 : id_3 ? id_3 : 1 ? id_3 : id_3 ? id_3 : id_3;
  assign id_1 = 1;
  logic id_4 = 1;
endmodule
