
# Messages from "go new"

Creating project directory 'H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\sobel_filter'. (PRJ-1)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Completed transformation 'compile' on solution 'mean_vga.v2': elapsed time 3.98 seconds, memory usage 156856kB, peak memory usage 288120kB (SOL-9)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v5' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)

# Messages from "go analyze"

Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v6': elapsed time 1.86 seconds, memory usage 235948kB, peak memory usage 311384kB (SOL-9)

# Messages from "go compile"

Starting transformation 'compile' on solution 'solution.v6' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'mean_vga' specified by directive (CIN-52)
Synthesizing routine 'mean_vga' (CIN-13)
Inlining routine 'mean_vga' (CIN-14)
Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining routine 'abs' (CIN-14)
Inlining routine 'abs' (CIN-14)
Optimizing block '/mean_vga' ... (CIN-4)
Inout port 'vin' is only used as an input. (OPT-10)
Inout port 'vout' is only used as an output. (OPT-11)
Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/MAC3' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC2' iterated at most 3 times. (LOOP-2)
Design 'mean_vga' was read (SOL-1)
Optimizing partition '/mean_vga': (Total ops = 551, Real ops = 118, Vars = 130) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 551, Real ops = 118, Vars = 128) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 535, Real ops = 110, Vars = 130) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 535, Real ops = 110, Vars = 132) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 535, Real ops = 110, Vars = 132) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 535, Real ops = 110, Vars = 130) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 495, Real ops = 108, Vars = 115) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 477, Real ops = 106, Vars = 114) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 477, Real ops = 106, Vars = 114) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 477, Real ops = 106, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 477, Real ops = 106, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 459, Real ops = 106, Vars = 147) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 613, Real ops = 96, Vars = 26) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 613, Real ops = 96, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 613, Real ops = 96, Vars = 26) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 613, Real ops = 96, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 613, Real ops = 96, Vars = 26) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 613, Real ops = 96, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 613, Real ops = 96, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 613, Real ops = 96, Vars = 26) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 447, Real ops = 87, Vars = 33) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 358, Real ops = 74, Vars = 24) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 358, Real ops = 74, Vars = 26) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 354, Real ops = 74, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 350, Real ops = 74, Vars = 24) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 350, Real ops = 74, Vars = 26) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 350, Real ops = 74, Vars = 24) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 350, Real ops = 74, Vars = 26) (SOL-10)
Completed transformation 'compile' on solution 'mean_vga.v14': elapsed time 6.41 seconds, memory usage 244820kB, peak memory usage 311384kB (SOL-9)
Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)

# Messages from "go architect"

Starting transformation 'architect' on solution 'mean_vga.v14' (SOL-8)
Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/MAC3' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/ACC2' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
Optimizing partition '/mean_vga/core': (Total ops = 981, Real ops = 203, Vars = 24) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 868, Real ops = 166, Vars = 42) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 877, Real ops = 166, Vars = 41) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 865, Real ops = 165, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 865, Real ops = 165, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 949, Real ops = 191, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 844, Real ops = 160, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 844, Real ops = 160, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 772, Real ops = 144, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 748, Real ops = 144, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 748, Real ops = 144, Vars = 39) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 748, Real ops = 144, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 748, Real ops = 144, Vars = 39) (SOL-10)
I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
Optimizing partition '/mean_vga': (Total ops = 750, Real ops = 144, Vars = 39) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 750, Real ops = 144, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 751, Real ops = 144, Vars = 49) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 747, Real ops = 144, Vars = 48) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 748, Real ops = 192, Vars = 36) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 746, Real ops = 192, Vars = 36) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 746, Real ops = 192, Vars = 41) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 748, Real ops = 192, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 748, Real ops = 192, Vars = 38) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 748, Real ops = 192, Vars = 43) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 748, Real ops = 192, Vars = 38) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 748, Real ops = 192, Vars = 43) (SOL-10)
Design 'mean_vga' contains '364' real operations. (SOL-11)
Optimizing partition '/mean_vga/core': (Total ops = 1032, Real ops = 198, Vars = 204) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 747, Real ops = 194, Vars = 37) (SOL-10)
Completed transformation 'architect' on solution 'mean_vga.v14': elapsed time 19.25 seconds, memory usage 247020kB, peak memory usage 311384kB (SOL-9)

# Messages from "go allocate"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
Starting transformation 'allocate' on solution 'mean_vga.v14' (SOL-8)
Select qualified components for data operations ... (CRAAS-3)
Apply resource constraints on data operations ... (CRAAS-4)
Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4705.80, 0.00, 4705.80 (CRAAS-11)
Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4636.51, 0.00, 4636.51 (CRAAS-10)
Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4636.51, 0.00, 4636.51 (CRAAS-12)
Completed transformation 'allocate' on solution 'mean_vga.v14': elapsed time 8.69 seconds, memory usage 250696kB, peak memory usage 311384kB (SOL-9)
