Classic Timing Analyzer report for main
Wed May 08 15:52:34 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                           ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------+-----------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                           ; To                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------+-----------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.733 ns                         ; first_operand[1]                               ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.968 ns                         ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]  ; Result[2]                                                       ; clk_in     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.398 ns                        ; first_operand[1]                               ; Result[2]                                                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.651 ns                        ; first_operand[0]                               ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 270.12 MHz ( period = 3.702 ns ) ; lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                ;                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------+-----------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                            ; To                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 270.12 MHz ( period = 3.702 ns )               ; lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.670 ns                ;
; N/A   ; 270.12 MHz ( period = 3.702 ns )               ; lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.670 ns                ;
; N/A   ; 270.12 MHz ( period = 3.702 ns )               ; lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.670 ns                ;
; N/A   ; 283.93 MHz ( period = 3.522 ns )               ; lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                 ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; 283.93 MHz ( period = 3.522 ns )               ; lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                 ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; 283.93 MHz ( period = 3.522 ns )               ; lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                 ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; 294.64 MHz ( period = 3.394 ns )               ; lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; 294.64 MHz ( period = 3.394 ns )               ; lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; 294.64 MHz ( period = 3.394 ns )               ; lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; 294.64 MHz ( period = 3.394 ns )               ; lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; 294.64 MHz ( period = 3.394 ns )               ; lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; 294.64 MHz ( period = 3.394 ns )               ; lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; 294.64 MHz ( period = 3.394 ns )               ; lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; 311.14 MHz ( period = 3.214 ns )               ; lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                 ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; 311.14 MHz ( period = 3.214 ns )               ; lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                 ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; 311.14 MHz ( period = 3.214 ns )               ; lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                 ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; 311.14 MHz ( period = 3.214 ns )               ; lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                 ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; 311.14 MHz ( period = 3.214 ns )               ; lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                 ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; 311.14 MHz ( period = 3.214 ns )               ; lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                 ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; 311.14 MHz ( period = 3.214 ns )               ; lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                 ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; 383.73 MHz ( period = 2.606 ns )               ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in     ; clk_in   ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; clk_in     ; clk_in   ; None                        ; None                      ; 0.517 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                 ; lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                  ; clk_in     ; clk_in   ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.759 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.610 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                  ; lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; clk_in     ; clk_in   ; None                        ; None                      ; 0.605 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.529 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.527 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.524 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.519 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 0.519 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                ;
+-------+--------------+------------+-------------------+-----------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From              ; To                                                              ; To Clock ;
+-------+--------------+------------+-------------------+-----------------------------------------------------------------+----------+
; N/A   ; None         ; 4.733 ns   ; first_operand[1]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 4.166 ns   ; first_operand[5]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.989 ns   ; first_operand[1]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clk_in   ;
; N/A   ; None         ; 3.986 ns   ; first_operand[2]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.945 ns   ; first_operand[0]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.771 ns   ; first_operand[5]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; clk_in   ;
; N/A   ; None         ; 3.769 ns   ; first_operand[8]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.744 ns   ; second_operand[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.701 ns   ; second_operand[6] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.674 ns   ; first_operand[6]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.672 ns   ; first_operand[3]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.589 ns   ; second_operand[2] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.573 ns   ; second_operand[8] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.568 ns   ; second_operand[1] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.562 ns   ; second_operand[4] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.552 ns   ; first_operand[9]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.509 ns   ; first_operand[4]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.447 ns   ; first_operand[8]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; clk_in   ;
; N/A   ; None         ; 3.413 ns   ; first_operand[4]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; clk_in   ;
; N/A   ; None         ; 3.397 ns   ; first_operand[7]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.390 ns   ; second_operand[5] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.377 ns   ; ADDC              ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.363 ns   ; second_operand[3] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.347 ns   ; first_operand[2]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clk_in   ;
; N/A   ; None         ; 3.346 ns   ; first_operand[3]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clk_in   ;
; N/A   ; None         ; 3.345 ns   ; first_operand[6]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; clk_in   ;
; N/A   ; None         ; 3.296 ns   ; SLA               ; lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 3.158 ns   ; first_operand[7]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; clk_in   ;
; N/A   ; None         ; 3.094 ns   ; first_operand[9]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; clk_in   ;
; N/A   ; None         ; 3.044 ns   ; second_operand[7] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 2.928 ns   ; second_operand[9] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A   ; None         ; 2.890 ns   ; first_operand[0]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clk_in   ;
+-------+--------------+------------+-------------------+-----------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                          ;
+-------+--------------+------------+-----------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                            ; To        ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 7.968 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; Result[2] ; clk_in     ;
; N/A   ; None         ; 7.879 ns   ; lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; Result[1] ; clk_in     ;
; N/A   ; None         ; 7.829 ns   ; lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; SRABOTALO ; clk_in     ;
; N/A   ; None         ; 7.764 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; Result[1] ; clk_in     ;
; N/A   ; None         ; 7.690 ns   ; lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; Result[2] ; clk_in     ;
; N/A   ; None         ; 7.419 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; Result[4] ; clk_in     ;
; N/A   ; None         ; 7.228 ns   ; lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; Result[7] ; clk_in     ;
; N/A   ; None         ; 7.175 ns   ; lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; Result[8] ; clk_in     ;
; N/A   ; None         ; 7.142 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; Result[7] ; clk_in     ;
; N/A   ; None         ; 7.063 ns   ; lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; Result[4] ; clk_in     ;
; N/A   ; None         ; 7.017 ns   ; lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; Result[0] ; clk_in     ;
; N/A   ; None         ; 7.017 ns   ; lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; Result[6] ; clk_in     ;
; N/A   ; None         ; 6.926 ns   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; Result[2] ; clk_in     ;
; N/A   ; None         ; 6.858 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; Result[5] ; clk_in     ;
; N/A   ; None         ; 6.850 ns   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; Result[1] ; clk_in     ;
; N/A   ; None         ; 6.827 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; Result[8] ; clk_in     ;
; N/A   ; None         ; 6.810 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; Result[3] ; clk_in     ;
; N/A   ; None         ; 6.765 ns   ; lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; Result[5] ; clk_in     ;
; N/A   ; None         ; 6.737 ns   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; Result[7] ; clk_in     ;
; N/A   ; None         ; 6.725 ns   ; lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; Result[3] ; clk_in     ;
; N/A   ; None         ; 6.683 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; Result[6] ; clk_in     ;
; N/A   ; None         ; 6.583 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; Result[0] ; clk_in     ;
; N/A   ; None         ; 6.576 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                   ; Result[9] ; clk_in     ;
; N/A   ; None         ; 6.529 ns   ; lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[0]                  ; Result[9] ; clk_in     ;
; N/A   ; None         ; 6.369 ns   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; Result[4] ; clk_in     ;
; N/A   ; None         ; 6.251 ns   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Result[3] ; clk_in     ;
; N/A   ; None         ; 6.220 ns   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Result[0] ; clk_in     ;
; N/A   ; None         ; 5.953 ns   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; Result[8] ; clk_in     ;
; N/A   ; None         ; 5.894 ns   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; Result[5] ; clk_in     ;
; N/A   ; None         ; 5.813 ns   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; Result[6] ; clk_in     ;
; N/A   ; None         ; 5.553 ns   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; Result[9] ; clk_in     ;
+-------+--------------+------------+-----------------------------------------------------------------+-----------+------------+


+-----------------------------------------------------------------------------+
; tpd                                                                         ;
+-------+-------------------+-----------------+-------------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From              ; To        ;
+-------+-------------------+-----------------+-------------------+-----------+
; N/A   ; None              ; 11.398 ns       ; first_operand[1]  ; Result[2] ;
; N/A   ; None              ; 11.180 ns       ; first_operand[1]  ; Result[1] ;
; N/A   ; None              ; 10.849 ns       ; first_operand[1]  ; Result[4] ;
; N/A   ; None              ; 10.616 ns       ; first_operand[2]  ; Result[2] ;
; N/A   ; None              ; 10.610 ns       ; first_operand[0]  ; Result[2] ;
; N/A   ; None              ; 10.572 ns       ; first_operand[1]  ; Result[7] ;
; N/A   ; None              ; 10.409 ns       ; second_operand[0] ; Result[2] ;
; N/A   ; None              ; 10.406 ns       ; first_operand[0]  ; Result[1] ;
; N/A   ; None              ; 10.288 ns       ; first_operand[1]  ; Result[5] ;
; N/A   ; None              ; 10.257 ns       ; first_operand[1]  ; Result[8] ;
; N/A   ; None              ; 10.240 ns       ; first_operand[1]  ; Result[3] ;
; N/A   ; None              ; 10.233 ns       ; second_operand[1] ; Result[2] ;
; N/A   ; None              ; 10.226 ns       ; second_operand[2] ; Result[2] ;
; N/A   ; None              ; 10.205 ns       ; second_operand[0] ; Result[1] ;
; N/A   ; None              ; 10.113 ns       ; first_operand[1]  ; Result[6] ;
; N/A   ; None              ; 10.102 ns       ; first_operand[2]  ; Result[4] ;
; N/A   ; None              ; 10.061 ns       ; first_operand[0]  ; Result[4] ;
; N/A   ; None              ; 10.006 ns       ; first_operand[1]  ; Result[9] ;
; N/A   ; None              ; 10.005 ns       ; first_operand[5]  ; Result[7] ;
; N/A   ; None              ; 9.994 ns        ; second_operand[1] ; Result[1] ;
; N/A   ; None              ; 9.860 ns        ; second_operand[0] ; Result[4] ;
; N/A   ; None              ; 9.825 ns        ; first_operand[2]  ; Result[7] ;
; N/A   ; None              ; 9.788 ns        ; first_operand[3]  ; Result[4] ;
; N/A   ; None              ; 9.784 ns        ; first_operand[0]  ; Result[7] ;
; N/A   ; None              ; 9.705 ns        ; second_operand[2] ; Result[4] ;
; N/A   ; None              ; 9.699 ns        ; first_operand[5]  ; Result[5] ;
; N/A   ; None              ; 9.690 ns        ; first_operand[5]  ; Result[8] ;
; N/A   ; None              ; 9.684 ns        ; second_operand[1] ; Result[4] ;
; N/A   ; None              ; 9.662 ns        ; second_operand[4] ; Result[4] ;
; N/A   ; None              ; 9.603 ns        ; first_operand[4]  ; Result[4] ;
; N/A   ; None              ; 9.583 ns        ; second_operand[0] ; Result[7] ;
; N/A   ; None              ; 9.546 ns        ; first_operand[5]  ; Result[6] ;
; N/A   ; None              ; 9.541 ns        ; first_operand[2]  ; Result[5] ;
; N/A   ; None              ; 9.540 ns        ; second_operand[6] ; Result[7] ;
; N/A   ; None              ; 9.513 ns        ; first_operand[6]  ; Result[7] ;
; N/A   ; None              ; 9.511 ns        ; first_operand[3]  ; Result[7] ;
; N/A   ; None              ; 9.510 ns        ; first_operand[2]  ; Result[8] ;
; N/A   ; None              ; 9.500 ns        ; first_operand[0]  ; Result[5] ;
; N/A   ; None              ; 9.493 ns        ; first_operand[2]  ; Result[3] ;
; N/A   ; None              ; 9.479 ns        ; second_operand[3] ; Result[4] ;
; N/A   ; None              ; 9.476 ns        ; OR                ; Result[1] ;
; N/A   ; None              ; 9.469 ns        ; first_operand[0]  ; Result[8] ;
; N/A   ; None              ; 9.452 ns        ; first_operand[0]  ; Result[3] ;
; N/A   ; None              ; 9.439 ns        ; first_operand[5]  ; Result[9] ;
; N/A   ; None              ; 9.428 ns        ; second_operand[2] ; Result[7] ;
; N/A   ; None              ; 9.426 ns        ; OR                ; SRABOTALO ;
; N/A   ; None              ; 9.407 ns        ; second_operand[1] ; Result[7] ;
; N/A   ; None              ; 9.401 ns        ; second_operand[4] ; Result[7] ;
; N/A   ; None              ; 9.366 ns        ; first_operand[2]  ; Result[6] ;
; N/A   ; None              ; 9.348 ns        ; first_operand[4]  ; Result[7] ;
; N/A   ; None              ; 9.333 ns        ; OR                ; Result[2] ;
; N/A   ; None              ; 9.329 ns        ; NOR               ; Result[2] ;
; N/A   ; None              ; 9.325 ns        ; first_operand[0]  ; Result[6] ;
; N/A   ; None              ; 9.305 ns        ; ADDC              ; Result[1] ;
; N/A   ; None              ; 9.299 ns        ; second_operand[0] ; Result[5] ;
; N/A   ; None              ; 9.268 ns        ; second_operand[0] ; Result[8] ;
; N/A   ; None              ; 9.265 ns        ; first_operand[8]  ; Result[8] ;
; N/A   ; None              ; 9.259 ns        ; first_operand[2]  ; Result[9] ;
; N/A   ; None              ; 9.255 ns        ; ADDC              ; SRABOTALO ;
; N/A   ; None              ; 9.251 ns        ; second_operand[0] ; Result[3] ;
; N/A   ; None              ; 9.245 ns        ; NOR               ; Result[1] ;
; N/A   ; None              ; 9.229 ns        ; second_operand[5] ; Result[7] ;
; N/A   ; None              ; 9.227 ns        ; first_operand[3]  ; Result[5] ;
; N/A   ; None              ; 9.225 ns        ; second_operand[6] ; Result[8] ;
; N/A   ; None              ; 9.218 ns        ; first_operand[0]  ; Result[9] ;
; N/A   ; None              ; 9.209 ns        ; first_operand[0]  ; Result[0] ;
; N/A   ; None              ; 9.208 ns        ; first_operand[7]  ; Result[7] ;
; N/A   ; None              ; 9.202 ns        ; second_operand[3] ; Result[7] ;
; N/A   ; None              ; 9.198 ns        ; first_operand[6]  ; Result[8] ;
; N/A   ; None              ; 9.196 ns        ; first_operand[3]  ; Result[8] ;
; N/A   ; None              ; 9.157 ns        ; first_operand[3]  ; Result[3] ;
; N/A   ; None              ; 9.145 ns        ; NOR               ; SRABOTALO ;
; N/A   ; None              ; 9.144 ns        ; second_operand[2] ; Result[5] ;
; N/A   ; None              ; 9.124 ns        ; second_operand[0] ; Result[6] ;
; N/A   ; None              ; 9.123 ns        ; second_operand[1] ; Result[5] ;
; N/A   ; None              ; 9.117 ns        ; second_operand[4] ; Result[5] ;
; N/A   ; None              ; 9.113 ns        ; second_operand[2] ; Result[8] ;
; N/A   ; None              ; 9.096 ns        ; second_operand[2] ; Result[3] ;
; N/A   ; None              ; 9.095 ns        ; ADDC              ; Result[2] ;
; N/A   ; None              ; 9.092 ns        ; second_operand[1] ; Result[8] ;
; N/A   ; None              ; 9.086 ns        ; second_operand[4] ; Result[8] ;
; N/A   ; None              ; 9.082 ns        ; second_operand[6] ; Result[6] ;
; N/A   ; None              ; 9.081 ns        ; second_operand[8] ; Result[8] ;
; N/A   ; None              ; 9.075 ns        ; second_operand[1] ; Result[3] ;
; N/A   ; None              ; 9.064 ns        ; first_operand[4]  ; Result[5] ;
; N/A   ; None              ; 9.052 ns        ; first_operand[3]  ; Result[6] ;
; N/A   ; None              ; 9.042 ns        ; first_operand[6]  ; Result[6] ;
; N/A   ; None              ; 9.042 ns        ; first_operand[8]  ; Result[9] ;
; N/A   ; None              ; 9.033 ns        ; first_operand[4]  ; Result[8] ;
; N/A   ; None              ; 9.017 ns        ; second_operand[0] ; Result[9] ;
; N/A   ; None              ; 9.010 ns        ; NOR               ; Result[7] ;
; N/A   ; None              ; 8.996 ns        ; second_operand[0] ; Result[0] ;
; N/A   ; None              ; 8.974 ns        ; second_operand[6] ; Result[9] ;
; N/A   ; None              ; 8.969 ns        ; second_operand[2] ; Result[6] ;
; N/A   ; None              ; 8.948 ns        ; second_operand[1] ; Result[6] ;
; N/A   ; None              ; 8.947 ns        ; first_operand[6]  ; Result[9] ;
; N/A   ; None              ; 8.945 ns        ; first_operand[3]  ; Result[9] ;
; N/A   ; None              ; 8.942 ns        ; second_operand[4] ; Result[6] ;
; N/A   ; None              ; 8.921 ns        ; OR                ; Result[4] ;
; N/A   ; None              ; 8.921 ns        ; first_operand[7]  ; Result[8] ;
; N/A   ; None              ; 8.918 ns        ; second_operand[3] ; Result[5] ;
; N/A   ; None              ; 8.917 ns        ; second_operand[5] ; Result[5] ;
; N/A   ; None              ; 8.914 ns        ; second_operand[5] ; Result[8] ;
; N/A   ; None              ; 8.900 ns        ; OR                ; Result[7] ;
; N/A   ; None              ; 8.889 ns        ; first_operand[4]  ; Result[6] ;
; N/A   ; None              ; 8.887 ns        ; second_operand[3] ; Result[8] ;
; N/A   ; None              ; 8.862 ns        ; second_operand[2] ; Result[9] ;
; N/A   ; None              ; 8.856 ns        ; second_operand[3] ; Result[3] ;
; N/A   ; None              ; 8.848 ns        ; second_operand[7] ; Result[7] ;
; N/A   ; None              ; 8.846 ns        ; second_operand[8] ; Result[9] ;
; N/A   ; None              ; 8.841 ns        ; second_operand[1] ; Result[9] ;
; N/A   ; None              ; 8.835 ns        ; second_operand[4] ; Result[9] ;
; N/A   ; None              ; 8.827 ns        ; NOR               ; Result[4] ;
; N/A   ; None              ; 8.790 ns        ; first_operand[9]  ; Result[9] ;
; N/A   ; None              ; 8.782 ns        ; first_operand[4]  ; Result[9] ;
; N/A   ; None              ; 8.772 ns        ; OR                ; Result[8] ;
; N/A   ; None              ; 8.770 ns        ; second_operand[5] ; Result[6] ;
; N/A   ; None              ; 8.743 ns        ; second_operand[3] ; Result[6] ;
; N/A   ; None              ; 8.670 ns        ; first_operand[7]  ; Result[9] ;
; N/A   ; None              ; 8.663 ns        ; second_operand[5] ; Result[9] ;
; N/A   ; None              ; 8.654 ns        ; ADDC              ; Result[7] ;
; N/A   ; None              ; 8.636 ns        ; second_operand[3] ; Result[9] ;
; N/A   ; None              ; 8.614 ns        ; OR                ; Result[0] ;
; N/A   ; None              ; 8.614 ns        ; OR                ; Result[6] ;
; N/A   ; None              ; 8.601 ns        ; ADDC              ; Result[8] ;
; N/A   ; None              ; 8.568 ns        ; second_operand[7] ; Result[8] ;
; N/A   ; None              ; 8.491 ns        ; NOR               ; Result[8] ;
; N/A   ; None              ; 8.489 ns        ; ADDC              ; Result[4] ;
; N/A   ; None              ; 8.451 ns        ; NOR               ; Result[0] ;
; N/A   ; None              ; 8.443 ns        ; ADDC              ; Result[0] ;
; N/A   ; None              ; 8.443 ns        ; ADDC              ; Result[6] ;
; N/A   ; None              ; 8.435 ns        ; NOR               ; Result[3] ;
; N/A   ; None              ; 8.423 ns        ; OR                ; Result[3] ;
; N/A   ; None              ; 8.362 ns        ; OR                ; Result[5] ;
; N/A   ; None              ; 8.333 ns        ; NOR               ; Result[6] ;
; N/A   ; None              ; 8.317 ns        ; second_operand[7] ; Result[9] ;
; N/A   ; None              ; 8.191 ns        ; ADDC              ; Result[5] ;
; N/A   ; None              ; 8.187 ns        ; second_operand[9] ; Result[9] ;
; N/A   ; None              ; 8.151 ns        ; ADDC              ; Result[3] ;
; N/A   ; None              ; 8.126 ns        ; OR                ; Result[9] ;
; N/A   ; None              ; 8.081 ns        ; NOR               ; Result[5] ;
; N/A   ; None              ; 7.962 ns        ; NOR               ; Result[9] ;
; N/A   ; None              ; 7.955 ns        ; ADDC              ; Result[9] ;
+-------+-------------------+-----------------+-------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                       ;
+---------------+-------------+-----------+-------------------+-----------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From              ; To                                                              ; To Clock ;
+---------------+-------------+-----------+-------------------+-----------------------------------------------------------------+----------+
; N/A           ; None        ; -2.651 ns ; first_operand[0]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -2.689 ns ; second_operand[9] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -2.805 ns ; second_operand[7] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -2.855 ns ; first_operand[9]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; clk_in   ;
; N/A           ; None        ; -2.919 ns ; first_operand[7]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; clk_in   ;
; N/A           ; None        ; -3.057 ns ; SLA               ; lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.106 ns ; first_operand[6]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; clk_in   ;
; N/A           ; None        ; -3.107 ns ; first_operand[3]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clk_in   ;
; N/A           ; None        ; -3.108 ns ; first_operand[2]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clk_in   ;
; N/A           ; None        ; -3.124 ns ; second_operand[3] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.138 ns ; ADDC              ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.151 ns ; second_operand[5] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.158 ns ; first_operand[7]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.174 ns ; first_operand[4]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; clk_in   ;
; N/A           ; None        ; -3.208 ns ; first_operand[8]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; clk_in   ;
; N/A           ; None        ; -3.270 ns ; first_operand[4]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.313 ns ; first_operand[9]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.323 ns ; second_operand[4] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.329 ns ; second_operand[1] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.334 ns ; second_operand[8] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.350 ns ; second_operand[2] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.433 ns ; first_operand[3]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.435 ns ; first_operand[6]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.462 ns ; second_operand[6] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.505 ns ; second_operand[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.530 ns ; first_operand[8]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.532 ns ; first_operand[5]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; clk_in   ;
; N/A           ; None        ; -3.706 ns ; first_operand[0]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.747 ns ; first_operand[2]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -3.750 ns ; first_operand[1]  ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clk_in   ;
; N/A           ; None        ; -3.927 ns ; first_operand[5]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
; N/A           ; None        ; -4.494 ns ; first_operand[1]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                 ; clk_in   ;
+---------------+-------------+-----------+-------------------+-----------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed May 08 15:52:34 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" has Internal fmax of 270.12 MHz between source register "lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]" and destination register "lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]" (period= 3.702 ns)
    Info: + Longest register to register delay is 1.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y16_N17; Fanout = 2; REG Node = 'lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.296 ns) + CELL(0.154 ns) = 0.450 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 10; COMB Node = 'inst29'
        Info: 3: + IC(0.474 ns) + CELL(0.746 ns) = 1.670 ns; Loc. = LCFF_X3_Y16_N3; Fanout = 2; REG Node = 'lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: Total cell delay = 0.900 ns ( 53.89 % )
        Info: Total interconnect delay = 0.770 ns ( 46.11 % )
    Info: - Smallest clock skew is 0.003 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 2.469 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk_in~clkctrl'
            Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X3_Y16_N3; Fanout = 2; REG Node = 'lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
            Info: Total cell delay = 1.472 ns ( 59.62 % )
            Info: Total interconnect delay = 0.997 ns ( 40.38 % )
        Info: - Longest clock path from clock "clk_in" to source register is 2.466 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk_in~clkctrl'
            Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X2_Y16_N17; Fanout = 2; REG Node = 'lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.472 ns ( 59.69 % )
            Info: Total interconnect delay = 0.994 ns ( 40.31 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]" (data pin = "first_operand[1]", clock pin = "clk_in") is 4.733 ns
    Info: + Longest pin to register delay is 7.117 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D6; Fanout = 4; PIN Node = 'first_operand[1]'
        Info: 2: + IC(5.173 ns) + CELL(0.516 ns) = 6.526 ns; Loc. = LCCOMB_X5_Y16_N4; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~10'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.561 ns; Loc. = LCCOMB_X5_Y16_N6; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~14'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.596 ns; Loc. = LCCOMB_X5_Y16_N8; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~18'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.631 ns; Loc. = LCCOMB_X5_Y16_N10; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~22'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.666 ns; Loc. = LCCOMB_X5_Y16_N12; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~26'
        Info: 7: + IC(0.000 ns) + CELL(0.124 ns) = 6.790 ns; Loc. = LCCOMB_X5_Y16_N14; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~30'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.825 ns; Loc. = LCCOMB_X5_Y16_N16; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~34'
        Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.860 ns; Loc. = LCCOMB_X5_Y16_N18; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~38'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.895 ns; Loc. = LCCOMB_X5_Y16_N20; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~42'
        Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 7.020 ns; Loc. = LCCOMB_X5_Y16_N22; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~45'
        Info: 12: + IC(0.000 ns) + CELL(0.097 ns) = 7.117 ns; Loc. = LCFF_X5_Y16_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.944 ns ( 27.31 % )
        Info: Total interconnect delay = 5.173 ns ( 72.69 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 2.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X5_Y16_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.472 ns ( 59.50 % )
        Info: Total interconnect delay = 1.002 ns ( 40.50 % )
Info: tco from clock "clk_in" to destination pin "Result[2]" through register "lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]" is 7.968 ns
    Info: + Longest clock path from clock "clk_in" to source register is 2.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X5_Y16_N1; Fanout = 1; REG Node = 'lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.472 ns ( 59.50 % )
        Info: Total interconnect delay = 1.002 ns ( 40.50 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.400 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y16_N1; Fanout = 1; REG Node = 'lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X5_Y16_N0; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X5_Y16_N2; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X5_Y16_N4; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~10'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X5_Y16_N6; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~13'
        Info: 6: + IC(0.617 ns) + CELL(0.378 ns) = 1.648 ns; Loc. = LCCOMB_X3_Y16_N16; Fanout = 1; COMB Node = 'lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w2_n0_mux_dataout~0'
        Info: 7: + IC(1.608 ns) + CELL(2.144 ns) = 5.400 ns; Loc. = PIN_V19; Fanout = 0; PIN Node = 'Result[2]'
        Info: Total cell delay = 3.175 ns ( 58.80 % )
        Info: Total interconnect delay = 2.225 ns ( 41.20 % )
Info: Longest tpd from source pin "first_operand[1]" to destination pin "Result[2]" is 11.398 ns
    Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D6; Fanout = 4; PIN Node = 'first_operand[1]'
    Info: 2: + IC(5.173 ns) + CELL(0.516 ns) = 6.526 ns; Loc. = LCCOMB_X5_Y16_N4; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~10'
    Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 6.651 ns; Loc. = LCCOMB_X5_Y16_N6; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~13'
    Info: 4: + IC(0.617 ns) + CELL(0.378 ns) = 7.646 ns; Loc. = LCCOMB_X3_Y16_N16; Fanout = 1; COMB Node = 'lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w2_n0_mux_dataout~0'
    Info: 5: + IC(1.608 ns) + CELL(2.144 ns) = 11.398 ns; Loc. = PIN_V19; Fanout = 0; PIN Node = 'Result[2]'
    Info: Total cell delay = 4.000 ns ( 35.09 % )
    Info: Total interconnect delay = 7.398 ns ( 64.91 % )
Info: th for register "lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]" (data pin = "first_operand[0]", clock pin = "clk_in") is -2.651 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 2.466 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X1_Y16_N29; Fanout = 2; REG Node = 'lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
        Info: Total cell delay = 1.472 ns ( 59.69 % )
        Info: Total interconnect delay = 0.994 ns ( 40.31 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.266 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E17; Fanout = 4; PIN Node = 'first_operand[0]'
        Info: 2: + IC(4.221 ns) + CELL(0.053 ns) = 5.111 ns; Loc. = LCCOMB_X1_Y16_N28; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.266 ns; Loc. = LCFF_X1_Y16_N29; Fanout = 2; REG Node = 'lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
        Info: Total cell delay = 1.045 ns ( 19.84 % )
        Info: Total interconnect delay = 4.221 ns ( 80.16 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Wed May 08 15:52:34 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


