#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jan  6 13:31:37 2021
# Process ID: 7860
# Current directory: D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.runs/synth_1
# Command line: vivado.exe -log Placuta.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Placuta.tcl
# Log file: D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.runs/synth_1/Placuta.vds
# Journal file: D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Placuta.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1152.762 ; gain = 499.695
Command: synth_design -top Placuta -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7488
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1152.762 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2040] formal port i2c_ack_err of mode buffer cannot be associated with actual port i2c_err of mode out [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/new/Placuta.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Placuta' [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/new/Placuta.vhd:45]
INFO: [Synth 8-638] synthesizing module 'debounce' [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/imports/new/debounce.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/imports/new/debounce.vhd:41]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/imports/new/displ7seg.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (2#1) [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/imports/new/displ7seg.vhd:44]
INFO: [Synth 8-638] synthesizing module 'I2C_Slave' [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/new/I2C_Slave.vhd:46]
	Parameter sys_clk_freq bound to: 100000000 - type: integer 
	Parameter resolution bound to: 13 - type: integer 
	Parameter temp_sensor_addr bound to: 7'b1001011 
INFO: [Synth 8-638] synthesizing module 'I2C_Controller' [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/new/I2C_Controller.vhd:50]
	Parameter input_clk bound to: 100000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'I2C_Controller' (3#1) [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/new/I2C_Controller.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'I2C_Slave' (4#1) [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/new/I2C_Slave.vhd:46]
INFO: [Synth 8-638] synthesizing module 'uart_send16' [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/new/uart_send13.vhd:44]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/imports/new/uart_tx.vhd:46]
	Parameter baudRate bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (5#1) [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/imports/new/uart_tx.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'uart_send16' (6#1) [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/new/uart_send13.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Placuta' (7#1) [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/new/Placuta.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1152.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1152.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1152.762 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1152.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/constrs_1/imports/clock/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/constrs_1/imports/clock/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/constrs_1/imports/clock/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Placuta_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Placuta_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1175.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1175.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1175.449 ; gain = 22.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1175.449 ; gain = 22.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1175.449 ; gain = 22.688
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'I2C_Controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'I2C_Slave'
INFO: [Synth 8-802] inferred FSM for state register 'St_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'St_reg' in module 'uart_send16'
WARNING: [Synth 8-327] inferring latch for variable 'Seg_reg' [D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.srcs/sources_1/imports/new/displ7seg.vhd:94]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
              slave_ack1 |                        000001000 |                             0011
                   write |                        000010000 |                             0100
              slave_ack2 |                        000100000 |                             0110
                    read |                        001000000 |                             0101
              master_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'I2C_Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
          set_resolution |                              001 |                              001
                read_msb |                              010 |                              010
                read_lsb |                              011 |                              011
           output_result |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'I2C_Slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                              000 |                              000
                    load |                              001 |                              001
                    send |                              010 |                              010
                 waitbit |                              011 |                              011
                   shift |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'St_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                              000 |                              000
               send_byte |                              001 |                              001
                wait_rdy |                              010 |                              010
                 inc_cnt |                              011 |                              011
                test_cnt |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'St_reg' using encoding 'sequential' in module 'uart_send16'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.449 ; gain = 22.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 9     
	   9 Input    8 Bit        Muxes := 1     
	  15 Input    8 Bit        Muxes := 1     
	  16 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	   6 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1175.449 ; gain = 22.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1175.449 ; gain = 22.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1185.625 ; gain = 32.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1196.125 ; gain = 43.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1196.125 ; gain = 43.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1196.125 ; gain = 43.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1196.125 ; gain = 43.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1196.125 ; gain = 43.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1196.125 ; gain = 43.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1196.125 ; gain = 43.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT1   |     6|
|4     |LUT2   |    30|
|5     |LUT3   |    65|
|6     |LUT4   |    32|
|7     |LUT5   |    50|
|8     |LUT6   |    69|
|9     |FDCE   |    70|
|10    |FDPE   |     6|
|11    |FDRE   |   133|
|12    |LDC    |     6|
|13    |LDP    |     2|
|14    |IBUF   |     2|
|15    |IOBUF  |     2|
|16    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1196.125 ; gain = 43.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1196.125 ; gain = 20.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1196.125 ; gain = 43.363
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1202.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LDC => LDCE: 6 instances
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1202.523 ; gain = 49.762
INFO: [Common 17-1381] The checkpoint 'D:/Andrei/facultate/An 3/ssc/ProiectSSCMasurareTemp/ProiectSSCMasurareTemp.runs/synth_1/Placuta.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Placuta_utilization_synth.rpt -pb Placuta_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  6 13:33:07 2021...
