// Seed: 837887909
module module_0 (
    output tri1 id_0
);
  wire id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    output tri id_2,
    input wire id_3,
    output logic id_4,
    input logic id_5,
    output wor id_6,
    output supply1 id_7,
    input wand id_8,
    output wand id_9,
    input tri0 id_10,
    input wire id_11,
    input wor id_12,
    output wand id_13,
    input tri id_14,
    input uwire id_15,
    input wor id_16,
    input wand id_17,
    input tri0 id_18,
    input tri0 id_19,
    output uwire id_20
);
  id_22 :
  assert property (@* ~1) id_4 <= id_5;
  module_0 modCall_1 (id_2);
endmodule
