Classic Timing Analyzer report for demo
Thu Mar 24 14:53:28 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clkm'
  7. Clock Setup: 'clk'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                          ; To                                                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.226 ns                                       ; rst                                                                                                           ; phase:inst1|fre[7]                                                                   ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.152 ns                                      ; count:inst|num[14]                                                                                            ; M[14]                                                                                ; clkm       ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 6.467 ns                                       ; clk                                                                                                           ; DAC                                                                                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.610 ns                                      ; car                                                                                                           ; count:inst|num[0]                                                                    ; --         ; clkm     ; 0            ;
; Clock Setup: 'clkm'          ; N/A   ; None          ; 82.97 MHz ( period = 12.053 ns )               ; count:inst|num[1]                                                                                             ; count:inst|temp[11]                                                                  ; clkm       ; clkm     ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                               ;                                                                                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clkm            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clkm'                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From               ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 82.97 MHz ( period = 12.053 ns )                    ; count:inst|num[1]  ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 11.718 ns               ;
; N/A                                     ; 83.28 MHz ( period = 12.007 ns )                    ; count:inst|num[2]  ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 11.672 ns               ;
; N/A                                     ; 83.56 MHz ( period = 11.967 ns )                    ; count:inst|num[1]  ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 11.632 ns               ;
; N/A                                     ; 83.89 MHz ( period = 11.921 ns )                    ; count:inst|num[2]  ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 11.586 ns               ;
; N/A                                     ; 84.17 MHz ( period = 11.881 ns )                    ; count:inst|num[1]  ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 11.546 ns               ;
; N/A                                     ; 84.49 MHz ( period = 11.836 ns )                    ; count:inst|num[4]  ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 11.501 ns               ;
; N/A                                     ; 84.50 MHz ( period = 11.835 ns )                    ; count:inst|num[2]  ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 84.60 MHz ( period = 11.821 ns )                    ; count:inst|num[0]  ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 11.486 ns               ;
; N/A                                     ; 84.78 MHz ( period = 11.795 ns )                    ; count:inst|num[1]  ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 11.460 ns               ;
; N/A                                     ; 85.11 MHz ( period = 11.750 ns )                    ; count:inst|num[4]  ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 11.415 ns               ;
; N/A                                     ; 85.11 MHz ( period = 11.749 ns )                    ; count:inst|num[2]  ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 11.414 ns               ;
; N/A                                     ; 85.22 MHz ( period = 11.735 ns )                    ; count:inst|num[0]  ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 11.400 ns               ;
; N/A                                     ; 85.40 MHz ( period = 11.709 ns )                    ; count:inst|num[1]  ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 11.374 ns               ;
; N/A                                     ; 85.73 MHz ( period = 11.664 ns )                    ; count:inst|num[4]  ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 11.329 ns               ;
; N/A                                     ; 85.74 MHz ( period = 11.663 ns )                    ; count:inst|num[2]  ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 11.328 ns               ;
; N/A                                     ; 85.84 MHz ( period = 11.649 ns )                    ; count:inst|num[0]  ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 11.314 ns               ;
; N/A                                     ; 86.16 MHz ( period = 11.606 ns )                    ; count:inst|num[3]  ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 11.271 ns               ;
; N/A                                     ; 86.37 MHz ( period = 11.578 ns )                    ; count:inst|num[4]  ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 11.243 ns               ;
; N/A                                     ; 86.48 MHz ( period = 11.563 ns )                    ; count:inst|num[0]  ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 11.228 ns               ;
; N/A                                     ; 86.81 MHz ( period = 11.520 ns )                    ; count:inst|num[3]  ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 11.185 ns               ;
; N/A                                     ; 87.02 MHz ( period = 11.492 ns )                    ; count:inst|num[4]  ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 11.157 ns               ;
; N/A                                     ; 87.13 MHz ( period = 11.477 ns )                    ; count:inst|num[0]  ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 11.142 ns               ;
; N/A                                     ; 87.46 MHz ( period = 11.434 ns )                    ; count:inst|num[3]  ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 11.099 ns               ;
; N/A                                     ; 88.12 MHz ( period = 11.348 ns )                    ; count:inst|num[3]  ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 11.013 ns               ;
; N/A                                     ; 88.28 MHz ( period = 11.327 ns )                    ; count:inst|num[1]  ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 10.992 ns               ;
; N/A                                     ; 88.32 MHz ( period = 11.322 ns )                    ; count:inst|num[5]  ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 10.987 ns               ;
; N/A                                     ; 88.64 MHz ( period = 11.281 ns )                    ; count:inst|num[2]  ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 10.946 ns               ;
; N/A                                     ; 88.79 MHz ( period = 11.262 ns )                    ; count:inst|num[3]  ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 10.927 ns               ;
; N/A                                     ; 88.96 MHz ( period = 11.241 ns )                    ; count:inst|num[1]  ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 10.906 ns               ;
; N/A                                     ; 89.00 MHz ( period = 11.236 ns )                    ; count:inst|num[5]  ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 10.901 ns               ;
; N/A                                     ; 89.08 MHz ( period = 11.226 ns )                    ; count:inst|num[6]  ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 10.891 ns               ;
; N/A                                     ; 89.18 MHz ( period = 11.213 ns )                    ; count:inst|num[18] ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 89.33 MHz ( period = 11.195 ns )                    ; count:inst|num[2]  ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 10.860 ns               ;
; N/A                                     ; 89.65 MHz ( period = 11.155 ns )                    ; count:inst|num[19] ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 10.900 ns               ;
; N/A                                     ; 89.69 MHz ( period = 11.150 ns )                    ; count:inst|num[5]  ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 10.815 ns               ;
; N/A                                     ; 89.77 MHz ( period = 11.140 ns )                    ; count:inst|num[6]  ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 10.805 ns               ;
; N/A                                     ; 89.87 MHz ( period = 11.127 ns )                    ; count:inst|num[18] ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 10.872 ns               ;
; N/A                                     ; 90.01 MHz ( period = 11.110 ns )                    ; count:inst|num[4]  ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 10.775 ns               ;
; N/A                                     ; 90.04 MHz ( period = 11.106 ns )                    ; count:inst|num[1]  ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 10.771 ns               ;
; N/A                                     ; 90.13 MHz ( period = 11.095 ns )                    ; count:inst|num[0]  ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 10.760 ns               ;
; N/A                                     ; 90.34 MHz ( period = 11.069 ns )                    ; count:inst|num[19] ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 10.814 ns               ;
; N/A                                     ; 90.38 MHz ( period = 11.064 ns )                    ; count:inst|num[5]  ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 10.729 ns               ;
; N/A                                     ; 90.42 MHz ( period = 11.060 ns )                    ; count:inst|num[2]  ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 10.725 ns               ;
; N/A                                     ; 90.46 MHz ( period = 11.054 ns )                    ; count:inst|num[6]  ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 10.719 ns               ;
; N/A                                     ; 90.57 MHz ( period = 11.041 ns )                    ; count:inst|num[18] ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 10.786 ns               ;
; N/A                                     ; 90.71 MHz ( period = 11.024 ns )                    ; count:inst|num[4]  ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 10.689 ns               ;
; N/A                                     ; 90.83 MHz ( period = 11.009 ns )                    ; count:inst|num[0]  ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 10.674 ns               ;
; N/A                                     ; 91.09 MHz ( period = 10.978 ns )                    ; count:inst|num[5]  ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 10.643 ns               ;
; N/A                                     ; 91.17 MHz ( period = 10.968 ns )                    ; count:inst|num[6]  ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 10.633 ns               ;
; N/A                                     ; 91.28 MHz ( period = 10.955 ns )                    ; count:inst|num[18] ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 91.39 MHz ( period = 10.942 ns )                    ; count:inst|num[19] ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 10.687 ns               ;
; N/A                                     ; 91.61 MHz ( period = 10.916 ns )                    ; count:inst|num[1]  ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 10.581 ns               ;
; N/A                                     ; 91.76 MHz ( period = 10.898 ns )                    ; count:inst|num[10] ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 10.643 ns               ;
; N/A                                     ; 91.89 MHz ( period = 10.882 ns )                    ; count:inst|num[6]  ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 10.547 ns               ;
; N/A                                     ; 91.91 MHz ( period = 10.880 ns )                    ; count:inst|num[3]  ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 10.545 ns               ;
; N/A                                     ; 91.93 MHz ( period = 10.878 ns )                    ; count:inst|num[0]  ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 10.543 ns               ;
; N/A                                     ; 92.00 MHz ( period = 10.870 ns )                    ; count:inst|num[2]  ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 10.535 ns               ;
; N/A                                     ; 92.00 MHz ( period = 10.869 ns )                    ; count:inst|num[18] ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 10.614 ns               ;
; N/A                                     ; 92.38 MHz ( period = 10.825 ns )                    ; count:inst|num[7]  ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 10.490 ns               ;
; N/A                                     ; 92.64 MHz ( period = 10.794 ns )                    ; count:inst|num[3]  ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 10.459 ns               ;
; N/A                                     ; 93.08 MHz ( period = 10.743 ns )                    ; count:inst|num[8]  ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 10.408 ns               ;
; N/A                                     ; 93.12 MHz ( period = 10.739 ns )                    ; count:inst|num[7]  ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 10.404 ns               ;
; N/A                                     ; 93.19 MHz ( period = 10.731 ns )                    ; count:inst|num[11] ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 10.476 ns               ;
; N/A                                     ; 93.56 MHz ( period = 10.688 ns )                    ; count:inst|num[0]  ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 10.353 ns               ;
; N/A                                     ; 93.84 MHz ( period = 10.657 ns )                    ; count:inst|num[8]  ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 10.322 ns               ;
; N/A                                     ; 94.09 MHz ( period = 10.628 ns )                    ; count:inst|num[9]  ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 10.293 ns               ;
; N/A                                     ; 94.23 MHz ( period = 10.612 ns )                    ; count:inst|num[7]  ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 10.277 ns               ;
; N/A                                     ; 94.32 MHz ( period = 10.602 ns )                    ; count:inst|num[0]  ; count:inst|temp[2]  ; clkm       ; clkm     ; None                        ; None                      ; 10.267 ns               ;
; N/A                                     ; 94.48 MHz ( period = 10.584 ns )                    ; count:inst|num[3]  ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 10.249 ns               ;
; N/A                                     ; 94.71 MHz ( period = 10.558 ns )                    ; count:inst|num[5]  ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 10.223 ns               ;
; N/A                                     ; 94.81 MHz ( period = 10.547 ns )                    ; count:inst|num[4]  ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 10.212 ns               ;
; N/A                                     ; 94.82 MHz ( period = 10.546 ns )                    ; count:inst|num[1]  ; count:inst|temp[2]  ; clkm       ; clkm     ; None                        ; None                      ; 10.211 ns               ;
; N/A                                     ; 94.86 MHz ( period = 10.542 ns )                    ; count:inst|num[9]  ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 10.207 ns               ;
; N/A                                     ; 94.93 MHz ( period = 10.534 ns )                    ; count:inst|num[19] ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 10.279 ns               ;
; N/A                                     ; 94.97 MHz ( period = 10.530 ns )                    ; count:inst|num[8]  ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 10.195 ns               ;
; N/A                                     ; 95.00 MHz ( period = 10.526 ns )                    ; count:inst|num[7]  ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 10.191 ns               ;
; N/A                                     ; 95.10 MHz ( period = 10.515 ns )                    ; count:inst|num[0]  ; count:inst|temp[1]  ; clkm       ; clkm     ; None                        ; None                      ; 10.180 ns               ;
; N/A                                     ; 95.61 MHz ( period = 10.459 ns )                    ; count:inst|num[10] ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 10.204 ns               ;
; N/A                                     ; 96.12 MHz ( period = 10.404 ns )                    ; count:inst|num[6]  ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 10.069 ns               ;
; N/A                                     ; 96.21 MHz ( period = 10.394 ns )                    ; count:inst|num[19] ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 10.139 ns               ;
; N/A                                     ; 96.23 MHz ( period = 10.392 ns )                    ; count:inst|num[2]  ; count:inst|temp[2]  ; clkm       ; clkm     ; None                        ; None                      ; 10.057 ns               ;
; N/A                                     ; 96.24 MHz ( period = 10.391 ns )                    ; count:inst|num[18] ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 10.136 ns               ;
; N/A                                     ; 96.29 MHz ( period = 10.385 ns )                    ; count:inst|num[7]  ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 10.050 ns               ;
; N/A                                     ; 97.53 MHz ( period = 10.253 ns )                    ; count:inst|num[11] ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 9.998 ns                ;
; N/A                                     ; 98.37 MHz ( period = 10.166 ns )                    ; count:inst|num[13] ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 9.911 ns                ;
; N/A                                     ; 98.60 MHz ( period = 10.142 ns )                    ; count:inst|num[17] ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 9.887 ns                ;
; N/A                                     ; 98.83 MHz ( period = 10.118 ns )                    ; count:inst|num[5]  ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 9.783 ns                ;
; N/A                                     ; 99.19 MHz ( period = 10.082 ns )                    ; count:inst|num[0]  ; count:inst|temp[0]  ; clkm       ; clkm     ; None                        ; None                      ; 9.747 ns                ;
; N/A                                     ; 99.21 MHz ( period = 10.080 ns )                    ; count:inst|num[13] ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 9.825 ns                ;
; N/A                                     ; 99.24 MHz ( period = 10.077 ns )                    ; count:inst|num[3]  ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 9.742 ns                ;
; N/A                                     ; 99.32 MHz ( period = 10.068 ns )                    ; count:inst|num[9]  ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 9.733 ns                ;
; N/A                                     ; 99.32 MHz ( period = 10.068 ns )                    ; count:inst|num[1]  ; count:inst|temp[1]  ; clkm       ; clkm     ; None                        ; None                      ; 9.733 ns                ;
; N/A                                     ; 99.44 MHz ( period = 10.056 ns )                    ; count:inst|num[17] ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 9.801 ns                ;
; N/A                                     ; 99.48 MHz ( period = 10.052 ns )                    ; count:inst|num[8]  ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 9.717 ns                ;
; N/A                                     ; 100.06 MHz ( period = 9.994 ns )                    ; count:inst|num[13] ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 9.739 ns                ;
; N/A                                     ; 100.18 MHz ( period = 9.982 ns )                    ; count:inst|num[9]  ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 9.647 ns                ;
; N/A                                     ; 100.21 MHz ( period = 9.979 ns )                    ; count:inst|num[10] ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 9.724 ns                ;
; N/A                                     ; 100.30 MHz ( period = 9.970 ns )                    ; count:inst|num[17] ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 9.715 ns                ;
; N/A                                     ; 100.85 MHz ( period = 9.916 ns )                    ; count:inst|num[19] ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 9.661 ns                ;
; N/A                                     ; 100.93 MHz ( period = 9.908 ns )                    ; count:inst|num[13] ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 9.653 ns                ;
; N/A                                     ; 100.94 MHz ( period = 9.907 ns )                    ; count:inst|num[7]  ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 9.572 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; count:inst|num[2]  ; count:inst|temp[1]  ; clkm       ; clkm     ; None                        ; None                      ; 9.565 ns                ;
; N/A                                     ; 101.05 MHz ( period = 9.896 ns )                    ; count:inst|num[9]  ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 9.561 ns                ;
; N/A                                     ; 101.17 MHz ( period = 9.884 ns )                    ; count:inst|num[17] ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 9.629 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; count:inst|num[8]  ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 9.521 ns                ;
; N/A                                     ; 101.81 MHz ( period = 9.822 ns )                    ; count:inst|num[13] ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 9.567 ns                ;
; N/A                                     ; 101.94 MHz ( period = 9.810 ns )                    ; count:inst|num[4]  ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 102.06 MHz ( period = 9.798 ns )                    ; count:inst|num[17] ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 9.543 ns                ;
; N/A                                     ; 102.33 MHz ( period = 9.772 ns )                    ; count:inst|num[14] ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 9.517 ns                ;
; N/A                                     ; 102.34 MHz ( period = 9.771 ns )                    ; count:inst|num[15] ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 9.516 ns                ;
; N/A                                     ; 102.36 MHz ( period = 9.769 ns )                    ; count:inst|num[12] ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 9.514 ns                ;
; N/A                                     ; 102.39 MHz ( period = 9.767 ns )                    ; count:inst|num[16] ; count:inst|temp[11] ; clkm       ; clkm     ; None                        ; None                      ; 9.512 ns                ;
; N/A                                     ; 103.24 MHz ( period = 9.686 ns )                    ; count:inst|num[14] ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 9.431 ns                ;
; N/A                                     ; 103.25 MHz ( period = 9.685 ns )                    ; count:inst|num[15] ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 9.430 ns                ;
; N/A                                     ; 103.27 MHz ( period = 9.683 ns )                    ; count:inst|num[12] ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 9.428 ns                ;
; N/A                                     ; 103.30 MHz ( period = 9.681 ns )                    ; count:inst|num[16] ; count:inst|temp[10] ; clkm       ; clkm     ; None                        ; None                      ; 9.426 ns                ;
; N/A                                     ; 103.72 MHz ( period = 9.641 ns )                    ; count:inst|num[5]  ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 9.306 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; count:inst|num[14] ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 104.18 MHz ( period = 9.599 ns )                    ; count:inst|num[15] ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 9.344 ns                ;
; N/A                                     ; 104.18 MHz ( period = 9.599 ns )                    ; count:inst|num[11] ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 9.344 ns                ;
; N/A                                     ; 104.18 MHz ( period = 9.599 ns )                    ; count:inst|num[3]  ; count:inst|temp[2]  ; clkm       ; clkm     ; None                        ; None                      ; 9.264 ns                ;
; N/A                                     ; 104.20 MHz ( period = 9.597 ns )                    ; count:inst|num[12] ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 9.342 ns                ;
; N/A                                     ; 104.20 MHz ( period = 9.597 ns )                    ; count:inst|num[9]  ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 9.262 ns                ;
; N/A                                     ; 104.22 MHz ( period = 9.595 ns )                    ; count:inst|num[16] ; count:inst|temp[9]  ; clkm       ; clkm     ; None                        ; None                      ; 9.340 ns                ;
; N/A                                     ; 104.28 MHz ( period = 9.590 ns )                    ; count:inst|num[1]  ; count:inst|temp[0]  ; clkm       ; clkm     ; None                        ; None                      ; 9.255 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; count:inst|num[6]  ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 9.239 ns                ;
; N/A                                     ; 104.52 MHz ( period = 9.568 ns )                    ; count:inst|num[18] ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 9.313 ns                ;
; N/A                                     ; 104.64 MHz ( period = 9.557 ns )                    ; count:inst|num[8]  ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 9.222 ns                ;
; N/A                                     ; 105.01 MHz ( period = 9.523 ns )                    ; count:inst|num[13] ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 9.268 ns                ;
; N/A                                     ; 105.04 MHz ( period = 9.520 ns )                    ; count:inst|num[10] ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 9.265 ns                ;
; N/A                                     ; 105.11 MHz ( period = 9.514 ns )                    ; count:inst|num[14] ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 9.259 ns                ;
; N/A                                     ; 105.12 MHz ( period = 9.513 ns )                    ; count:inst|num[15] ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 9.258 ns                ;
; N/A                                     ; 105.12 MHz ( period = 9.513 ns )                    ; count:inst|num[11] ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 9.258 ns                ;
; N/A                                     ; 105.14 MHz ( period = 9.511 ns )                    ; count:inst|num[12] ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 9.256 ns                ;
; N/A                                     ; 105.14 MHz ( period = 9.511 ns )                    ; count:inst|num[9]  ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 9.176 ns                ;
; N/A                                     ; 105.16 MHz ( period = 9.509 ns )                    ; count:inst|num[16] ; count:inst|temp[8]  ; clkm       ; clkm     ; None                        ; None                      ; 9.254 ns                ;
; N/A                                     ; 105.46 MHz ( period = 9.482 ns )                    ; count:inst|num[7]  ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 9.147 ns                ;
; N/A                                     ; 105.59 MHz ( period = 9.471 ns )                    ; count:inst|num[8]  ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 9.136 ns                ;
; N/A                                     ; 105.97 MHz ( period = 9.437 ns )                    ; count:inst|num[13] ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 9.182 ns                ;
; N/A                                     ; 106.00 MHz ( period = 9.434 ns )                    ; count:inst|num[10] ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 106.07 MHz ( period = 9.428 ns )                    ; count:inst|num[14] ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 9.173 ns                ;
; N/A                                     ; 106.08 MHz ( period = 9.427 ns )                    ; count:inst|num[15] ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 9.172 ns                ;
; N/A                                     ; 106.08 MHz ( period = 9.427 ns )                    ; count:inst|num[11] ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 9.172 ns                ;
; N/A                                     ; 106.10 MHz ( period = 9.425 ns )                    ; count:inst|num[12] ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 9.170 ns                ;
; N/A                                     ; 106.10 MHz ( period = 9.425 ns )                    ; count:inst|num[9]  ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 9.090 ns                ;
; N/A                                     ; 106.12 MHz ( period = 9.423 ns )                    ; count:inst|num[16] ; count:inst|temp[7]  ; clkm       ; clkm     ; None                        ; None                      ; 9.168 ns                ;
; N/A                                     ; 106.43 MHz ( period = 9.396 ns )                    ; count:inst|num[7]  ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 106.55 MHz ( period = 9.385 ns )                    ; count:inst|num[8]  ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 9.050 ns                ;
; N/A                                     ; 106.94 MHz ( period = 9.351 ns )                    ; count:inst|num[13] ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 9.096 ns                ;
; N/A                                     ; 107.28 MHz ( period = 9.321 ns )                    ; count:inst|num[17] ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 9.066 ns                ;
; N/A                                     ; 108.28 MHz ( period = 9.235 ns )                    ; count:inst|num[9]  ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 108.62 MHz ( period = 9.206 ns )                    ; count:inst|num[7]  ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 8.871 ns                ;
; N/A                                     ; 108.75 MHz ( period = 9.195 ns )                    ; count:inst|num[8]  ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 8.860 ns                ;
; N/A                                     ; 109.16 MHz ( period = 9.161 ns )                    ; count:inst|num[13] ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 8.906 ns                ;
; N/A                                     ; 109.47 MHz ( period = 9.135 ns )                    ; count:inst|num[10] ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 8.880 ns                ;
; N/A                                     ; 109.54 MHz ( period = 9.129 ns )                    ; count:inst|num[14] ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 8.874 ns                ;
; N/A                                     ; 109.55 MHz ( period = 9.128 ns )                    ; count:inst|num[15] ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 8.873 ns                ;
; N/A                                     ; 109.55 MHz ( period = 9.128 ns )                    ; count:inst|num[11] ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 8.873 ns                ;
; N/A                                     ; 109.58 MHz ( period = 9.126 ns )                    ; count:inst|num[12] ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 8.871 ns                ;
; N/A                                     ; 110.41 MHz ( period = 9.057 ns )                    ; count:inst|num[9]  ; count:inst|temp[2]  ; clkm       ; clkm     ; None                        ; None                      ; 8.722 ns                ;
; N/A                                     ; 110.51 MHz ( period = 9.049 ns )                    ; count:inst|num[10] ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 8.794 ns                ;
; N/A                                     ; 110.56 MHz ( period = 9.045 ns )                    ; count:inst|num[6]  ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 8.710 ns                ;
; N/A                                     ; 110.58 MHz ( period = 9.043 ns )                    ; count:inst|num[14] ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 8.788 ns                ;
; N/A                                     ; 110.60 MHz ( period = 9.042 ns )                    ; count:inst|num[15] ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 8.787 ns                ;
; N/A                                     ; 110.60 MHz ( period = 9.042 ns )                    ; count:inst|num[11] ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 8.787 ns                ;
; N/A                                     ; 110.62 MHz ( period = 9.040 ns )                    ; count:inst|num[12] ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 8.785 ns                ;
; N/A                                     ; 110.64 MHz ( period = 9.038 ns )                    ; count:inst|num[4]  ; count:inst|temp[2]  ; clkm       ; clkm     ; None                        ; None                      ; 8.703 ns                ;
; N/A                                     ; 110.77 MHz ( period = 9.028 ns )                    ; count:inst|num[7]  ; count:inst|temp[2]  ; clkm       ; clkm     ; None                        ; None                      ; 8.693 ns                ;
; N/A                                     ; 110.90 MHz ( period = 9.017 ns )                    ; count:inst|num[8]  ; count:inst|temp[2]  ; clkm       ; clkm     ; None                        ; None                      ; 8.682 ns                ;
; N/A                                     ; 111.47 MHz ( period = 8.971 ns )                    ; count:inst|num[9]  ; count:inst|temp[1]  ; clkm       ; clkm     ; None                        ; None                      ; 8.636 ns                ;
; N/A                                     ; 111.57 MHz ( period = 8.963 ns )                    ; count:inst|num[10] ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 8.708 ns                ;
; N/A                                     ; 111.64 MHz ( period = 8.957 ns )                    ; count:inst|num[14] ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 8.702 ns                ;
; N/A                                     ; 111.66 MHz ( period = 8.956 ns )                    ; count:inst|num[15] ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 8.701 ns                ;
; N/A                                     ; 111.66 MHz ( period = 8.956 ns )                    ; count:inst|num[11] ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 8.701 ns                ;
; N/A                                     ; 111.68 MHz ( period = 8.954 ns )                    ; count:inst|num[12] ; count:inst|temp[4]  ; clkm       ; clkm     ; None                        ; None                      ; 8.699 ns                ;
; N/A                                     ; 111.71 MHz ( period = 8.952 ns )                    ; count:inst|num[4]  ; count:inst|temp[1]  ; clkm       ; clkm     ; None                        ; None                      ; 8.617 ns                ;
; N/A                                     ; 111.78 MHz ( period = 8.946 ns )                    ; count:inst|num[16] ; count:inst|temp[6]  ; clkm       ; clkm     ; None                        ; None                      ; 8.691 ns                ;
; N/A                                     ; 111.83 MHz ( period = 8.942 ns )                    ; count:inst|num[7]  ; count:inst|temp[1]  ; clkm       ; clkm     ; None                        ; None                      ; 8.607 ns                ;
; N/A                                     ; 111.97 MHz ( period = 8.931 ns )                    ; count:inst|num[8]  ; count:inst|temp[1]  ; clkm       ; clkm     ; None                        ; None                      ; 8.596 ns                ;
; N/A                                     ; 112.55 MHz ( period = 8.885 ns )                    ; count:inst|num[9]  ; count:inst|temp[0]  ; clkm       ; clkm     ; None                        ; None                      ; 8.550 ns                ;
; N/A                                     ; 112.75 MHz ( period = 8.869 ns )                    ; count:inst|num[13] ; count:inst|temp[2]  ; clkm       ; clkm     ; None                        ; None                      ; 8.614 ns                ;
; N/A                                     ; 112.79 MHz ( period = 8.866 ns )                    ; count:inst|num[4]  ; count:inst|temp[0]  ; clkm       ; clkm     ; None                        ; None                      ; 8.531 ns                ;
; N/A                                     ; 112.92 MHz ( period = 8.856 ns )                    ; count:inst|num[7]  ; count:inst|temp[0]  ; clkm       ; clkm     ; None                        ; None                      ; 8.521 ns                ;
; N/A                                     ; 112.93 MHz ( period = 8.855 ns )                    ; count:inst|num[6]  ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 8.520 ns                ;
; N/A                                     ; 113.06 MHz ( period = 8.845 ns )                    ; count:inst|num[5]  ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 8.510 ns                ;
; N/A                                     ; 113.06 MHz ( period = 8.845 ns )                    ; count:inst|num[8]  ; count:inst|temp[0]  ; clkm       ; clkm     ; None                        ; None                      ; 8.510 ns                ;
; N/A                                     ; 113.86 MHz ( period = 8.783 ns )                    ; count:inst|num[13] ; count:inst|temp[1]  ; clkm       ; clkm     ; None                        ; None                      ; 8.528 ns                ;
; N/A                                     ; 113.99 MHz ( period = 8.773 ns )                    ; count:inst|num[10] ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 8.518 ns                ;
; N/A                                     ; 114.06 MHz ( period = 8.767 ns )                    ; count:inst|num[14] ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 8.512 ns                ;
; N/A                                     ; 114.08 MHz ( period = 8.766 ns )                    ; count:inst|num[15] ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 114.08 MHz ( period = 8.766 ns )                    ; count:inst|num[11] ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 114.10 MHz ( period = 8.764 ns )                    ; count:inst|num[12] ; count:inst|temp[3]  ; clkm       ; clkm     ; None                        ; None                      ; 8.509 ns                ;
; N/A                                     ; 114.89 MHz ( period = 8.704 ns )                    ; count:inst|num[17] ; count:inst|temp[5]  ; clkm       ; clkm     ; None                        ; None                      ; 8.449 ns                ;
; N/A                                     ; 115.25 MHz ( period = 8.677 ns )                    ; count:inst|num[6]  ; count:inst|temp[2]  ; clkm       ; clkm     ; None                        ; None                      ; 8.342 ns                ;
; N/A                                     ; 115.38 MHz ( period = 8.667 ns )                    ; count:inst|num[5]  ; count:inst|temp[2]  ; clkm       ; clkm     ; None                        ; None                      ; 8.332 ns                ;
; N/A                                     ; 116.35 MHz ( period = 8.595 ns )                    ; count:inst|num[10] ; count:inst|temp[2]  ; clkm       ; clkm     ; None                        ; None                      ; 8.340 ns                ;
; N/A                                     ; 116.40 MHz ( period = 8.591 ns )                    ; count:inst|num[6]  ; count:inst|temp[1]  ; clkm       ; clkm     ; None                        ; None                      ; 8.256 ns                ;
; N/A                                     ; 116.40 MHz ( period = 8.591 ns )                    ; count:inst|num[3]  ; count:inst|temp[1]  ; clkm       ; clkm     ; None                        ; None                      ; 8.256 ns                ;
; N/A                                     ; 116.44 MHz ( period = 8.588 ns )                    ; count:inst|num[11] ; count:inst|temp[2]  ; clkm       ; clkm     ; None                        ; None                      ; 8.333 ns                ;
; N/A                                     ; 116.54 MHz ( period = 8.581 ns )                    ; count:inst|num[5]  ; count:inst|temp[1]  ; clkm       ; clkm     ; None                        ; None                      ; 8.246 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                    ;                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                          ; To                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 269.91 MHz ( period = 3.705 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 273.15 MHz ( period = 3.661 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.402 ns                ;
; N/A                                     ; 279.72 MHz ( period = 3.575 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 283.53 MHz ( period = 3.527 ns )                    ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 284.50 MHz ( period = 3.515 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.182 ns                ;
; N/A                                     ; 291.63 MHz ( period = 3.429 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 295.25 MHz ( period = 3.387 ns )                    ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.128 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.126 ns                ;
; N/A                                     ; 298.06 MHz ( period = 3.355 ns )                    ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.084 ns                ;
; N/A                                     ; 302.94 MHz ( period = 3.301 ns )                    ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.010 ns                ;
; N/A                                     ; 307.03 MHz ( period = 3.257 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.956 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.954 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.925 ns                ;
; N/A                                     ; 315.36 MHz ( period = 3.171 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 315.96 MHz ( period = 3.165 ns )                    ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.906 ns                ;
; N/A                                     ; 319.59 MHz ( period = 3.129 ns )                    ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.870 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 321.44 MHz ( period = 3.111 ns )                    ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.852 ns                ;
; N/A                                     ; 322.79 MHz ( period = 3.098 ns )                    ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.839 ns                ;
; N/A                                     ; 324.15 MHz ( period = 3.085 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[12]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.826 ns                ;
; N/A                                     ; 324.78 MHz ( period = 3.079 ns )                    ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.820 ns                ;
; N/A                                     ; 324.78 MHz ( period = 3.079 ns )                    ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.820 ns                ;
; N/A                                     ; 328.08 MHz ( period = 3.048 ns )                    ; phase:inst1|N[7]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.789 ns                ;
; N/A                                     ; 328.84 MHz ( period = 3.041 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.782 ns                ;
; N/A                                     ; 330.58 MHz ( period = 3.025 ns )                    ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 333.44 MHz ( period = 2.999 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[11]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.740 ns                ;
; N/A                                     ; 334.11 MHz ( period = 2.993 ns )                    ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.734 ns                ;
; N/A                                     ; 334.11 MHz ( period = 2.993 ns )                    ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.734 ns                ;
; N/A                                     ; 337.61 MHz ( period = 2.962 ns )                    ; phase:inst1|N[7]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.703 ns                ;
; N/A                                     ; 337.61 MHz ( period = 2.962 ns )                    ; phase:inst1|N[8]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.703 ns                ;
; N/A                                     ; 338.41 MHz ( period = 2.955 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[12]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.680 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.680 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[10]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.654 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.649 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.648 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.648 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[9]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.637 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[8]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[11]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.594 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.594 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.562 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[12]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.562 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[9]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.551 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[10]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.524 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[7]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.513 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[9]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.476 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[11]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.476 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[14]                                                                                             ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[10]                                                                                             ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.431 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[7]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[8]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[12]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[8]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.391 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[12]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[10]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[14]                                                                                             ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.365 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[9]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[11]                                                                                             ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.355 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[9]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[10]                                                                                             ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[8]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[7]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.336 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[11]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.336 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; phase:inst1|fre[2]                                                                                            ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.365 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; phase:inst1|fre[1]                                                                                            ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.350 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; phase:inst1|fre[0]                                                                                            ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.350 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[7]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.307 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.305 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; phase:inst1|fre[4]                                                                                            ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.342 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[11]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.304 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; phase:inst1|fre[7]                                                                                            ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.323 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[12]                                                                                             ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.282 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; phase:inst1|fre[6]                                                                                            ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.317 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; phase:inst1|fre[5]                                                                                            ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.315 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[9]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.275 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[11]                                                                                             ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[8]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; phase:inst1|fre[3]                                                                                            ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[7]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[8]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[12]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.250 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[10]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.250 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[13]                                                                                             ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.242 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[16]                                                                                             ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.225 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[6]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[9]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.215 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[12]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.219 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[10]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.218 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[12]                                                                                             ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[9]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.189 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[7]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.177 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[14]                                                                                             ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.175 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[8]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.169 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[7]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.169 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[11]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[13]                                                                                             ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.156 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[10]                                                                                             ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[16]                                                                                             ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.139 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[5]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[8]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.129 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[11]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.133 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[9]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.103 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[6]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.091 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                               ;                                                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                 ; To Clock ;
+-------+--------------+------------+------+--------------------+----------+
; N/A   ; None         ; 5.226 ns   ; rst  ; phase:inst1|fre[1] ; clk      ;
; N/A   ; None         ; 5.226 ns   ; rst  ; phase:inst1|fre[2] ; clk      ;
; N/A   ; None         ; 5.226 ns   ; rst  ; phase:inst1|fre[3] ; clk      ;
; N/A   ; None         ; 5.226 ns   ; rst  ; phase:inst1|fre[5] ; clk      ;
; N/A   ; None         ; 5.226 ns   ; rst  ; phase:inst1|fre[6] ; clk      ;
; N/A   ; None         ; 5.226 ns   ; rst  ; phase:inst1|fre[7] ; clk      ;
; N/A   ; None         ; 5.159 ns   ; rst  ; phase:inst1|fre[0] ; clk      ;
; N/A   ; None         ; 5.159 ns   ; rst  ; phase:inst1|fre[4] ; clk      ;
; N/A   ; None         ; 3.962 ns   ; car  ; count:inst|num[19] ; clkm     ;
; N/A   ; None         ; 3.962 ns   ; car  ; count:inst|num[18] ; clkm     ;
; N/A   ; None         ; 3.962 ns   ; car  ; count:inst|num[17] ; clkm     ;
; N/A   ; None         ; 3.962 ns   ; car  ; count:inst|num[16] ; clkm     ;
; N/A   ; None         ; 3.962 ns   ; car  ; count:inst|num[15] ; clkm     ;
; N/A   ; None         ; 3.962 ns   ; car  ; count:inst|num[14] ; clkm     ;
; N/A   ; None         ; 3.962 ns   ; car  ; count:inst|num[13] ; clkm     ;
; N/A   ; None         ; 3.962 ns   ; car  ; count:inst|num[12] ; clkm     ;
; N/A   ; None         ; 3.962 ns   ; car  ; count:inst|num[11] ; clkm     ;
; N/A   ; None         ; 3.962 ns   ; car  ; count:inst|num[10] ; clkm     ;
; N/A   ; None         ; 3.876 ns   ; car  ; count:inst|num[9]  ; clkm     ;
; N/A   ; None         ; 3.876 ns   ; car  ; count:inst|num[8]  ; clkm     ;
; N/A   ; None         ; 3.876 ns   ; car  ; count:inst|num[7]  ; clkm     ;
; N/A   ; None         ; 3.876 ns   ; car  ; count:inst|num[6]  ; clkm     ;
; N/A   ; None         ; 3.876 ns   ; car  ; count:inst|num[5]  ; clkm     ;
; N/A   ; None         ; 3.876 ns   ; car  ; count:inst|num[4]  ; clkm     ;
; N/A   ; None         ; 3.876 ns   ; car  ; count:inst|num[3]  ; clkm     ;
; N/A   ; None         ; 3.876 ns   ; car  ; count:inst|num[2]  ; clkm     ;
; N/A   ; None         ; 3.876 ns   ; car  ; count:inst|num[1]  ; clkm     ;
; N/A   ; None         ; 3.876 ns   ; car  ; count:inst|num[0]  ; clkm     ;
+-------+--------------+------------+------+--------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                              ;
+-------+--------------+------------+--------------------------------------------------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                 ; To       ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------+----------+------------+
; N/A   ; None         ; 11.152 ns  ; count:inst|num[14]                                                                   ; M[14]    ; clkm       ;
; N/A   ; None         ; 11.093 ns  ; count:inst|num[11]                                                                   ; M[11]    ; clkm       ;
; N/A   ; None         ; 10.979 ns  ; count:inst|num[3]                                                                    ; M[3]     ; clkm       ;
; N/A   ; None         ; 10.817 ns  ; count:inst|test[6]                                                                   ; test[6]  ; clkm       ;
; N/A   ; None         ; 10.731 ns  ; count:inst|num[13]                                                                   ; M[13]    ; clkm       ;
; N/A   ; None         ; 10.731 ns  ; count:inst|num[19]                                                                   ; M[19]    ; clkm       ;
; N/A   ; None         ; 10.645 ns  ; count:inst|test[9]                                                                   ; test[9]  ; clkm       ;
; N/A   ; None         ; 10.610 ns  ; count:inst|fren[0]                                                                   ; fren[0]  ; clkm       ;
; N/A   ; None         ; 10.574 ns  ; count:inst|test[10]                                                                  ; test[10] ; clkm       ;
; N/A   ; None         ; 10.445 ns  ; count:inst|fren[1]                                                                   ; fren[1]  ; clkm       ;
; N/A   ; None         ; 10.387 ns  ; count:inst|test[3]                                                                   ; test[3]  ; clkm       ;
; N/A   ; None         ; 10.324 ns  ; count:inst|test[2]                                                                   ; test[2]  ; clkm       ;
; N/A   ; None         ; 10.242 ns  ; count:inst|fren[2]                                                                   ; fren[2]  ; clkm       ;
; N/A   ; None         ; 10.145 ns  ; count:inst|fren[3]                                                                   ; fren[3]  ; clkm       ;
; N/A   ; None         ; 10.142 ns  ; count:inst|test[8]                                                                   ; test[8]  ; clkm       ;
; N/A   ; None         ; 10.070 ns  ; count:inst|num[16]                                                                   ; M[16]    ; clkm       ;
; N/A   ; None         ; 10.067 ns  ; count:inst|test[11]                                                                  ; test[11] ; clkm       ;
; N/A   ; None         ; 10.056 ns  ; count:inst|num[2]                                                                    ; M[2]     ; clkm       ;
; N/A   ; None         ; 10.018 ns  ; count:inst|num[12]                                                                   ; M[12]    ; clkm       ;
; N/A   ; None         ; 9.962 ns   ; count:inst|test[4]                                                                   ; test[4]  ; clkm       ;
; N/A   ; None         ; 9.946 ns   ; count:inst|num[15]                                                                   ; M[15]    ; clkm       ;
; N/A   ; None         ; 9.860 ns   ; count:inst|light1                                                                    ; light1   ; clkm       ;
; N/A   ; None         ; 9.777 ns   ; count:inst|light0                                                                    ; light0   ; clkm       ;
; N/A   ; None         ; 9.764 ns   ; count:inst|num[17]                                                                   ; M[17]    ; clkm       ;
; N/A   ; None         ; 9.754 ns   ; count:inst|test[7]                                                                   ; test[7]  ; clkm       ;
; N/A   ; None         ; 9.742 ns   ; count:inst|num[6]                                                                    ; M[6]     ; clkm       ;
; N/A   ; None         ; 9.734 ns   ; count:inst|num[4]                                                                    ; M[4]     ; clkm       ;
; N/A   ; None         ; 9.727 ns   ; count:inst|num[5]                                                                    ; M[5]     ; clkm       ;
; N/A   ; None         ; 9.705 ns   ; count:inst|num[9]                                                                    ; M[9]     ; clkm       ;
; N/A   ; None         ; 9.631 ns   ; count:inst|light2                                                                    ; light2   ; clkm       ;
; N/A   ; None         ; 9.611 ns   ; count:inst|num[8]                                                                    ; M[8]     ; clkm       ;
; N/A   ; None         ; 9.576 ns   ; count:inst|num[18]                                                                   ; M[18]    ; clkm       ;
; N/A   ; None         ; 9.554 ns   ; count:inst|num[10]                                                                   ; M[10]    ; clkm       ;
; N/A   ; None         ; 9.439 ns   ; count:inst|test[5]                                                                   ; test[5]  ; clkm       ;
; N/A   ; None         ; 9.409 ns   ; count:inst|num[7]                                                                    ; M[7]     ; clkm       ;
; N/A   ; None         ; 9.382 ns   ; count:inst|num[1]                                                                    ; M[1]     ; clkm       ;
; N/A   ; None         ; 9.359 ns   ; count:inst|num[0]                                                                    ; M[0]     ; clkm       ;
; N/A   ; None         ; 9.079 ns   ; count:inst|test[0]                                                                   ; test[0]  ; clkm       ;
; N/A   ; None         ; 8.690 ns   ; count:inst|test[1]                                                                   ; test[1]  ; clkm       ;
; N/A   ; None         ; 8.413 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] ; q[0]     ; clk        ;
; N/A   ; None         ; 8.375 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9] ; q[9]     ; clk        ;
; N/A   ; None         ; 8.256 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3] ; q[3]     ; clk        ;
; N/A   ; None         ; 8.177 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6] ; q[6]     ; clk        ;
; N/A   ; None         ; 8.120 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8] ; q[8]     ; clk        ;
; N/A   ; None         ; 8.048 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1] ; q[1]     ; clk        ;
; N/A   ; None         ; 8.047 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2] ; q[2]     ; clk        ;
; N/A   ; None         ; 8.025 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7] ; q[7]     ; clk        ;
; N/A   ; None         ; 7.649 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5] ; q[5]     ; clk        ;
; N/A   ; None         ; 7.645 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4] ; q[4]     ; clk        ;
+-------+--------------+------------+--------------------------------------------------------------------------------------+----------+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 6.467 ns        ; clk  ; DAC ;
+-------+-------------------+-----------------+------+-----+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                 ; To Clock ;
+---------------+-------------+-----------+------+--------------------+----------+
; N/A           ; None        ; -3.610 ns ; car  ; count:inst|num[9]  ; clkm     ;
; N/A           ; None        ; -3.610 ns ; car  ; count:inst|num[8]  ; clkm     ;
; N/A           ; None        ; -3.610 ns ; car  ; count:inst|num[7]  ; clkm     ;
; N/A           ; None        ; -3.610 ns ; car  ; count:inst|num[6]  ; clkm     ;
; N/A           ; None        ; -3.610 ns ; car  ; count:inst|num[5]  ; clkm     ;
; N/A           ; None        ; -3.610 ns ; car  ; count:inst|num[4]  ; clkm     ;
; N/A           ; None        ; -3.610 ns ; car  ; count:inst|num[3]  ; clkm     ;
; N/A           ; None        ; -3.610 ns ; car  ; count:inst|num[2]  ; clkm     ;
; N/A           ; None        ; -3.610 ns ; car  ; count:inst|num[1]  ; clkm     ;
; N/A           ; None        ; -3.610 ns ; car  ; count:inst|num[0]  ; clkm     ;
; N/A           ; None        ; -3.696 ns ; car  ; count:inst|num[19] ; clkm     ;
; N/A           ; None        ; -3.696 ns ; car  ; count:inst|num[18] ; clkm     ;
; N/A           ; None        ; -3.696 ns ; car  ; count:inst|num[17] ; clkm     ;
; N/A           ; None        ; -3.696 ns ; car  ; count:inst|num[16] ; clkm     ;
; N/A           ; None        ; -3.696 ns ; car  ; count:inst|num[15] ; clkm     ;
; N/A           ; None        ; -3.696 ns ; car  ; count:inst|num[14] ; clkm     ;
; N/A           ; None        ; -3.696 ns ; car  ; count:inst|num[13] ; clkm     ;
; N/A           ; None        ; -3.696 ns ; car  ; count:inst|num[12] ; clkm     ;
; N/A           ; None        ; -3.696 ns ; car  ; count:inst|num[11] ; clkm     ;
; N/A           ; None        ; -3.696 ns ; car  ; count:inst|num[10] ; clkm     ;
; N/A           ; None        ; -4.893 ns ; rst  ; phase:inst1|fre[0] ; clk      ;
; N/A           ; None        ; -4.893 ns ; rst  ; phase:inst1|fre[4] ; clk      ;
; N/A           ; None        ; -4.960 ns ; rst  ; phase:inst1|fre[1] ; clk      ;
; N/A           ; None        ; -4.960 ns ; rst  ; phase:inst1|fre[2] ; clk      ;
; N/A           ; None        ; -4.960 ns ; rst  ; phase:inst1|fre[3] ; clk      ;
; N/A           ; None        ; -4.960 ns ; rst  ; phase:inst1|fre[5] ; clk      ;
; N/A           ; None        ; -4.960 ns ; rst  ; phase:inst1|fre[6] ; clk      ;
; N/A           ; None        ; -4.960 ns ; rst  ; phase:inst1|fre[7] ; clk      ;
+---------------+-------------+-----------+------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 24 14:53:28 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clkm" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clkm" has Internal fmax of 82.97 MHz between source register "count:inst|num[1]" and destination register "count:inst|temp[11]" (period= 12.053 ns)
    Info: + Longest register to register delay is 11.718 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N15; Fanout = 56; REG Node = 'count:inst|num[1]'
        Info: 2: + IC(1.108 ns) + CELL(4.712 ns) = 5.820 ns; Loc. = DSPMULT_X16_Y4_N0; Fanout = 1; COMB Node = 'count:inst|lpm_mult:Mult0|mult_p211:auto_generated|mac_mult3~DATAOUT3'
        Info: 3: + IC(0.000 ns) + CELL(0.396 ns) = 6.216 ns; Loc. = DSPOUT_X16_Y4_N2; Fanout = 2; COMB Node = 'count:inst|lpm_mult:Mult0|mult_p211:auto_generated|mac_out4~DATAOUT3'
        Info: 4: + IC(1.384 ns) + CELL(0.596 ns) = 8.196 ns; Loc. = LCCOMB_X18_Y5_N10; Fanout = 2; COMB Node = 'count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 8.282 ns; Loc. = LCCOMB_X18_Y5_N12; Fanout = 2; COMB Node = 'count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~9'
        Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 8.472 ns; Loc. = LCCOMB_X18_Y5_N14; Fanout = 2; COMB Node = 'count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~11'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 8.558 ns; Loc. = LCCOMB_X18_Y5_N16; Fanout = 2; COMB Node = 'count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~13'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 8.644 ns; Loc. = LCCOMB_X18_Y5_N18; Fanout = 2; COMB Node = 'count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~15'
        Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 9.150 ns; Loc. = LCCOMB_X18_Y5_N20; Fanout = 2; COMB Node = 'count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~16'
        Info: 10: + IC(1.014 ns) + CELL(0.596 ns) = 10.760 ns; Loc. = LCCOMB_X17_Y5_N20; Fanout = 2; COMB Node = 'count:inst|temp[6]~29'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 10.846 ns; Loc. = LCCOMB_X17_Y5_N22; Fanout = 2; COMB Node = 'count:inst|temp[7]~31'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 10.932 ns; Loc. = LCCOMB_X17_Y5_N24; Fanout = 2; COMB Node = 'count:inst|temp[8]~33'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 11.018 ns; Loc. = LCCOMB_X17_Y5_N26; Fanout = 2; COMB Node = 'count:inst|temp[9]~35'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 11.104 ns; Loc. = LCCOMB_X17_Y5_N28; Fanout = 1; COMB Node = 'count:inst|temp[10]~37'
        Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 11.610 ns; Loc. = LCCOMB_X17_Y5_N30; Fanout = 1; COMB Node = 'count:inst|temp[11]~38'
        Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 11.718 ns; Loc. = LCFF_X17_Y5_N31; Fanout = 5; REG Node = 'count:inst|temp[11]'
        Info: Total cell delay = 8.212 ns ( 70.08 % )
        Info: Total interconnect delay = 3.506 ns ( 29.92 % )
    Info: - Smallest clock skew is -0.071 ns
        Info: + Shortest clock path from clock "clkm" to destination register is 4.015 ns
            Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 51; CLK Node = 'clkm'
            Info: 2: + IC(2.395 ns) + CELL(0.666 ns) = 4.015 ns; Loc. = LCFF_X17_Y5_N31; Fanout = 5; REG Node = 'count:inst|temp[11]'
            Info: Total cell delay = 1.620 ns ( 40.35 % )
            Info: Total interconnect delay = 2.395 ns ( 59.65 % )
        Info: - Longest clock path from clock "clkm" to source register is 4.086 ns
            Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 51; CLK Node = 'clkm'
            Info: 2: + IC(2.466 ns) + CELL(0.666 ns) = 4.086 ns; Loc. = LCFF_X17_Y4_N15; Fanout = 56; REG Node = 'count:inst|num[1]'
            Info: Total cell delay = 1.620 ns ( 39.65 % )
            Info: Total interconnect delay = 2.466 ns ( 60.35 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "clk" Internal fmax is restricted to 180.05 MHz between source memory "sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0" and destination memory "sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]"
    Info: fmax restricted to Clock High delay (2.777 ns) plus Clock Low delay (2.777 ns) : restricted to 5.554 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 3.641 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y12; Fanout = 10; MEM Node = 'sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0'
            Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X11_Y12; Fanout = 1; MEM Node = 'sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]'
            Info: Total cell delay = 3.641 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.020 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 2.851 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 46; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.786 ns) + CELL(0.815 ns) = 2.851 ns; Loc. = M4K_X11_Y12; Fanout = 1; MEM Node = 'sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]'
                Info: Total cell delay = 1.925 ns ( 67.52 % )
                Info: Total interconnect delay = 0.926 ns ( 32.48 % )
            Info: - Longest clock path from clock "clk" to source memory is 2.871 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 46; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.786 ns) + CELL(0.835 ns) = 2.871 ns; Loc. = M4K_X11_Y12; Fanout = 10; MEM Node = 'sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0'
                Info: Total cell delay = 1.945 ns ( 67.75 % )
                Info: Total interconnect delay = 0.926 ns ( 32.25 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: tsu for register "phase:inst1|fre[1]" (data pin = "rst", clock pin = "clk") is 5.226 ns
    Info: + Longest pin to register delay is 8.014 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 48; PIN Node = 'rst'
        Info: 2: + IC(6.214 ns) + CELL(0.855 ns) = 8.014 ns; Loc. = LCFF_X15_Y4_N29; Fanout = 1; REG Node = 'phase:inst1|fre[1]'
        Info: Total cell delay = 1.800 ns ( 22.46 % )
        Info: Total interconnect delay = 6.214 ns ( 77.54 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.748 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 46; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X15_Y4_N29; Fanout = 1; REG Node = 'phase:inst1|fre[1]'
        Info: Total cell delay = 1.776 ns ( 64.63 % )
        Info: Total interconnect delay = 0.972 ns ( 35.37 % )
Info: tco from clock "clkm" to destination pin "M[14]" through register "count:inst|num[14]" is 11.152 ns
    Info: + Longest clock path from clock "clkm" to source register is 4.006 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 51; CLK Node = 'clkm'
        Info: 2: + IC(2.386 ns) + CELL(0.666 ns) = 4.006 ns; Loc. = LCFF_X17_Y3_N9; Fanout = 30; REG Node = 'count:inst|num[14]'
        Info: Total cell delay = 1.620 ns ( 40.44 % )
        Info: Total interconnect delay = 2.386 ns ( 59.56 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.842 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N9; Fanout = 30; REG Node = 'count:inst|num[14]'
        Info: 2: + IC(3.786 ns) + CELL(3.056 ns) = 6.842 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'M[14]'
        Info: Total cell delay = 3.056 ns ( 44.67 % )
        Info: Total interconnect delay = 3.786 ns ( 55.33 % )
Info: Longest tpd from source pin "clk" to destination pin "DAC" is 6.467 ns
    Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'
    Info: 2: + IC(2.301 ns) + CELL(3.056 ns) = 6.467 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'DAC'
    Info: Total cell delay = 4.166 ns ( 64.42 % )
    Info: Total interconnect delay = 2.301 ns ( 35.58 % )
Info: th for register "count:inst|num[9]" (data pin = "car", clock pin = "clkm") is -3.610 ns
    Info: + Longest clock path from clock "clkm" to destination register is 4.086 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 51; CLK Node = 'clkm'
        Info: 2: + IC(2.466 ns) + CELL(0.666 ns) = 4.086 ns; Loc. = LCFF_X17_Y4_N31; Fanout = 40; REG Node = 'count:inst|num[9]'
        Info: Total cell delay = 1.620 ns ( 39.65 % )
        Info: Total interconnect delay = 2.466 ns ( 60.35 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.002 ns
        Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 20; PIN Node = 'car'
        Info: 2: + IC(6.225 ns) + CELL(0.822 ns) = 8.002 ns; Loc. = LCFF_X17_Y4_N31; Fanout = 40; REG Node = 'count:inst|num[9]'
        Info: Total cell delay = 1.777 ns ( 22.21 % )
        Info: Total interconnect delay = 6.225 ns ( 77.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Thu Mar 24 14:53:28 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


