{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 24 17:16:59 2011 " "Info: Processing started: Sun Jul 24 17:16:59 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "gate_control:b2v_inst3\|dp_s10hz " "Warning: Node \"gate_control:b2v_inst3\|dp_s10hz\" is a latch" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/fre/gate_control.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gate_control:b2v_inst3\|dp_s100hz " "Warning: Node \"gate_control:b2v_inst3\|dp_s100hz\" is a latch" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/fre/gate_control.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gate_control:b2v_inst3\|dp_s1hz " "Warning: Node \"gate_control:b2v_inst3\|dp_s1hz\" is a latch" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/fre/gate_control.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 13 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fdiv:b2v_inst1\|f1khz " "Info: Detected ripple clock \"fdiv:b2v_inst1\|f1khz\" as buffer" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 3 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdiv:b2v_inst1\|f1khz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register fdiv:b2v_inst1\|cnt1\[6\] register fdiv:b2v_inst1\|cnt1\[8\] 177.37 MHz 5.638 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 177.37 MHz between source register \"fdiv:b2v_inst1\|cnt1\[6\]\" and destination register \"fdiv:b2v_inst1\|cnt1\[8\]\" (period= 5.638 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.374 ns + Longest register register " "Info: + Longest register to register delay is 5.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fdiv:b2v_inst1\|cnt1\[6\] 1 REG LCFF_X18_Y9_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N13; Fanout = 3; REG Node = 'fdiv:b2v_inst1\|cnt1\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdiv:b2v_inst1|cnt1[6] } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.577 ns) + CELL(0.529 ns) 2.106 ns fdiv:b2v_inst1\|LessThan0~1 2 COMB LCCOMB_X17_Y8_N24 1 " "Info: 2: + IC(1.577 ns) + CELL(0.529 ns) = 2.106 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 1; COMB Node = 'fdiv:b2v_inst1\|LessThan0~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { fdiv:b2v_inst1|cnt1[6] fdiv:b2v_inst1|LessThan0~1 } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.614 ns) 3.110 ns fdiv:b2v_inst1\|LessThan0~4 3 COMB LCCOMB_X17_Y8_N22 1 " "Info: 3: + IC(0.390 ns) + CELL(0.614 ns) = 3.110 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 1; COMB Node = 'fdiv:b2v_inst1\|LessThan0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { fdiv:b2v_inst1|LessThan0~1 fdiv:b2v_inst1|LessThan0~4 } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 3.678 ns fdiv:b2v_inst1\|LessThan0~9 4 COMB LCCOMB_X17_Y8_N0 33 " "Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 3.678 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 33; COMB Node = 'fdiv:b2v_inst1\|LessThan0~9'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { fdiv:b2v_inst1|LessThan0~4 fdiv:b2v_inst1|LessThan0~9 } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.660 ns) 5.374 ns fdiv:b2v_inst1\|cnt1\[8\] 5 REG LCFF_X18_Y9_N17 3 " "Info: 5: + IC(1.036 ns) + CELL(0.660 ns) = 5.374 ns; Loc. = LCFF_X18_Y9_N17; Fanout = 3; REG Node = 'fdiv:b2v_inst1\|cnt1\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { fdiv:b2v_inst1|LessThan0~9 fdiv:b2v_inst1|cnt1[8] } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.009 ns ( 37.38 % ) " "Info: Total cell delay = 2.009 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.365 ns ( 62.62 % ) " "Info: Total interconnect delay = 3.365 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { fdiv:b2v_inst1|cnt1[6] fdiv:b2v_inst1|LessThan0~1 fdiv:b2v_inst1|LessThan0~4 fdiv:b2v_inst1|LessThan0~9 fdiv:b2v_inst1|cnt1[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { fdiv:b2v_inst1|cnt1[6] {} fdiv:b2v_inst1|LessThan0~1 {} fdiv:b2v_inst1|LessThan0~4 {} fdiv:b2v_inst1|LessThan0~9 {} fdiv:b2v_inst1|cnt1[8] {} } { 0.000ns 1.577ns 0.390ns 0.362ns 1.036ns } { 0.000ns 0.529ns 0.614ns 0.206ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.802 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Clock 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'Clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns Clock~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Clock~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.802 ns fdiv:b2v_inst1\|cnt1\[8\] 3 REG LCFF_X18_Y9_N17 3 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.802 ns; Loc. = LCFF_X18_Y9_N17; Fanout = 3; REG Node = 'fdiv:b2v_inst1\|cnt1\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { Clock~clkctrl fdiv:b2v_inst1|cnt1[8] } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.45 % ) " "Info: Total cell delay = 1.806 ns ( 64.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 35.55 % ) " "Info: Total interconnect delay = 0.996 ns ( 35.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { Clock Clock~clkctrl fdiv:b2v_inst1|cnt1[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { Clock {} Clock~combout {} Clock~clkctrl {} fdiv:b2v_inst1|cnt1[8] {} } { 0.000ns 0.000ns 0.139ns 0.857ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.802 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Clock 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'Clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns Clock~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Clock~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.802 ns fdiv:b2v_inst1\|cnt1\[6\] 3 REG LCFF_X18_Y9_N13 3 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.802 ns; Loc. = LCFF_X18_Y9_N13; Fanout = 3; REG Node = 'fdiv:b2v_inst1\|cnt1\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { Clock~clkctrl fdiv:b2v_inst1|cnt1[6] } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.45 % ) " "Info: Total cell delay = 1.806 ns ( 64.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 35.55 % ) " "Info: Total interconnect delay = 0.996 ns ( 35.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { Clock Clock~clkctrl fdiv:b2v_inst1|cnt1[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { Clock {} Clock~combout {} Clock~clkctrl {} fdiv:b2v_inst1|cnt1[6] {} } { 0.000ns 0.000ns 0.139ns 0.857ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { Clock Clock~clkctrl fdiv:b2v_inst1|cnt1[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { Clock {} Clock~combout {} Clock~clkctrl {} fdiv:b2v_inst1|cnt1[8] {} } { 0.000ns 0.000ns 0.139ns 0.857ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { Clock Clock~clkctrl fdiv:b2v_inst1|cnt1[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { Clock {} Clock~combout {} Clock~clkctrl {} fdiv:b2v_inst1|cnt1[6] {} } { 0.000ns 0.000ns 0.139ns 0.857ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { fdiv:b2v_inst1|cnt1[6] fdiv:b2v_inst1|LessThan0~1 fdiv:b2v_inst1|LessThan0~4 fdiv:b2v_inst1|LessThan0~9 fdiv:b2v_inst1|cnt1[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { fdiv:b2v_inst1|cnt1[6] {} fdiv:b2v_inst1|LessThan0~1 {} fdiv:b2v_inst1|LessThan0~4 {} fdiv:b2v_inst1|LessThan0~9 {} fdiv:b2v_inst1|cnt1[8] {} } { 0.000ns 1.577ns 0.390ns 0.362ns 1.036ns } { 0.000ns 0.529ns 0.614ns 0.206ns 0.660ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { Clock Clock~clkctrl fdiv:b2v_inst1|cnt1[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { Clock {} Clock~combout {} Clock~clkctrl {} fdiv:b2v_inst1|cnt1[8] {} } { 0.000ns 0.000ns 0.139ns 0.857ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { Clock Clock~clkctrl fdiv:b2v_inst1|cnt1[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { Clock {} Clock~combout {} Clock~clkctrl {} fdiv:b2v_inst1|cnt1[6] {} } { 0.000ns 0.000ns 0.139ns 0.857ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock dp dispselect:b2v_inst7\|Q\[1\] 14.299 ns register " "Info: tco from clock \"Clock\" to destination pin \"dp\" through register \"dispselect:b2v_inst7\|Q\[1\]\" is 14.299 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 8.003 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 8.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Clock 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'Clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(0.970 ns) 3.949 ns fdiv:b2v_inst1\|f1khz 2 REG LCFF_X17_Y8_N7 1 " "Info: 2: + IC(1.839 ns) + CELL(0.970 ns) = 3.949 ns; Loc. = LCFF_X17_Y8_N7; Fanout = 1; REG Node = 'fdiv:b2v_inst1\|f1khz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.809 ns" { Clock fdiv:b2v_inst1|f1khz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.000 ns) 6.457 ns fdiv:b2v_inst1\|f1khz~clkctrl 3 COMB CLKCTRL_G1 9 " "Info: 3: + IC(2.508 ns) + CELL(0.000 ns) = 6.457 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'fdiv:b2v_inst1\|f1khz~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f1khz~clkctrl } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.666 ns) 8.003 ns dispselect:b2v_inst7\|Q\[1\] 4 REG LCFF_X33_Y10_N5 2 " "Info: 4: + IC(0.880 ns) + CELL(0.666 ns) = 8.003 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 2; REG Node = 'dispselect:b2v_inst7\|Q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { fdiv:b2v_inst1|f1khz~clkctrl dispselect:b2v_inst7|Q[1] } "NODE_NAME" } } { "dispselect.v" "" { Text "E:/my design_fpga/frequency/fre/dispselect.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 34.69 % ) " "Info: Total cell delay = 2.776 ns ( 34.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.227 ns ( 65.31 % ) " "Info: Total interconnect delay = 5.227 ns ( 65.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.003 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f1khz~clkctrl dispselect:b2v_inst7|Q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.003 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f1khz~clkctrl {} dispselect:b2v_inst7|Q[1] {} } { 0.000ns 0.000ns 1.839ns 2.508ns 0.880ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "dispselect.v" "" { Text "E:/my design_fpga/frequency/fre/dispselect.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.992 ns + Longest register pin " "Info: + Longest register to pin delay is 5.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dispselect:b2v_inst7\|Q\[1\] 1 REG LCFF_X33_Y10_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 2; REG Node = 'dispselect:b2v_inst7\|Q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dispselect:b2v_inst7|Q[1] } "NODE_NAME" } } { "dispselect.v" "" { Text "E:/my design_fpga/frequency/fre/dispselect.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.624 ns) 1.073 ns dispdecoder:b2v_inst5\|dp~0 2 COMB LCCOMB_X33_Y10_N14 1 " "Info: 2: + IC(0.449 ns) + CELL(0.624 ns) = 1.073 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'dispdecoder:b2v_inst5\|dp~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { dispselect:b2v_inst7|Q[1] dispdecoder:b2v_inst5|dp~0 } "NODE_NAME" } } { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/fre/dispdecoder.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.370 ns) 1.819 ns dispdecoder:b2v_inst5\|dp~1 3 COMB LCCOMB_X33_Y10_N16 1 " "Info: 3: + IC(0.376 ns) + CELL(0.370 ns) = 1.819 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = 'dispdecoder:b2v_inst5\|dp~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { dispdecoder:b2v_inst5|dp~0 dispdecoder:b2v_inst5|dp~1 } "NODE_NAME" } } { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/fre/dispdecoder.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(3.106 ns) 5.992 ns dp 4 PIN PIN_118 0 " "Info: 4: + IC(1.067 ns) + CELL(3.106 ns) = 5.992 ns; Loc. = PIN_118; Fanout = 0; PIN Node = 'dp'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.173 ns" { dispdecoder:b2v_inst5|dp~1 dp } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 68.42 % ) " "Info: Total cell delay = 4.100 ns ( 68.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.892 ns ( 31.58 % ) " "Info: Total interconnect delay = 1.892 ns ( 31.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.992 ns" { dispselect:b2v_inst7|Q[1] dispdecoder:b2v_inst5|dp~0 dispdecoder:b2v_inst5|dp~1 dp } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.992 ns" { dispselect:b2v_inst7|Q[1] {} dispdecoder:b2v_inst5|dp~0 {} dispdecoder:b2v_inst5|dp~1 {} dp {} } { 0.000ns 0.449ns 0.376ns 1.067ns } { 0.000ns 0.624ns 0.370ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.003 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f1khz~clkctrl dispselect:b2v_inst7|Q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.003 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f1khz~clkctrl {} dispselect:b2v_inst7|Q[1] {} } { 0.000ns 0.000ns 1.839ns 2.508ns 0.880ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.992 ns" { dispselect:b2v_inst7|Q[1] dispdecoder:b2v_inst5|dp~0 dispdecoder:b2v_inst5|dp~1 dp } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.992 ns" { dispselect:b2v_inst7|Q[1] {} dispdecoder:b2v_inst5|dp~0 {} dispdecoder:b2v_inst5|dp~1 {} dp {} } { 0.000ns 0.449ns 0.376ns 1.067ns } { 0.000ns 0.624ns 0.370ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 24 17:17:00 2011 " "Info: Processing ended: Sun Jul 24 17:17:00 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
