{"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentInstantiation"]]},"kind":"symbol","sections":[],"schemaVersion":{"minor":3,"patch":0,"major":0},"abstract":[{"type":"text","text":"Creates a new "},{"type":"codeVoice","code":"ComponentInstantiation"},{"type":"text","text":" with the given label, name, port map and generic map."}],"variants":[{"paths":["\/documentation\/vhdlparsing\/componentinstantiation\/init(label:name:port:generic:)"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentInstantiation\/init(label:name:port:generic:)","interfaceLanguage":"swift"},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"text":"init","kind":"keyword"},{"text":"(","kind":"text"},{"text":"label","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName"},{"text":", ","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName"},{"text":", ","kind":"text"},{"text":"port","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"PortMap","preciseIdentifier":"s:11VHDLParsing7PortMapV","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortMap"},{"text":", ","kind":"text"},{"text":"generic","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"GenericMap","preciseIdentifier":"s:11VHDLParsing10GenericMapV","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericMap"},{"text":"? = nil)","kind":"text"}],"languages":["swift"]}]},{"kind":"parameters","parameters":[{"name":"label","content":[{"inlineContent":[{"text":"The label for the instantiation.","type":"text"}],"type":"paragraph"}]},{"name":"name","content":[{"type":"paragraph","inlineContent":[{"text":"The name of the component.","type":"text"}]}]},{"name":"port","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The port map for the instantiation."}]}]},{"name":"generic","content":[{"type":"paragraph","inlineContent":[{"text":"The generic map for the instantiation.","type":"text"}]}]}]}],"metadata":{"symbolKind":"init","title":"init(label:name:port:generic:)","externalID":"s:11VHDLParsing22ComponentInstantiationV5label4name4port7genericAcA12VariableNameV_AiA7PortMapVAA07GenericK0VSgtcfc","role":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"label"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"port"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"PortMap","preciseIdentifier":"s:11VHDLParsing7PortMapV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"generic"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"GenericMap","preciseIdentifier":"s:11VHDLParsing10GenericMapV"},{"kind":"text","text":"?)"}],"modules":[{"name":"VHDLParsing"}],"roleHeading":"Initializer"},"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/PortMap":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortMap","title":"PortMap","url":"\/documentation\/vhdlparsing\/portmap","type":"topic","role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortMap"}],"navigatorTitle":[{"kind":"identifier","text":"PortMap"}],"abstract":[{"text":"A ","type":"text"},{"type":"codeVoice","code":"port map"},{"text":" declaration in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/GenericMap":{"title":"GenericMap","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericMap","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"GenericMap"}],"abstract":[{"text":"A ","type":"text"},{"code":"generic map","type":"codeVoice"},{"text":" in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"GenericMap"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/genericmap","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VariableName":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/variablename","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","abstract":[{"text":"Valid VHDL variable names.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableName","kind":"identifier"}],"type":"topic","title":"VariableName","navigatorTitle":[{"text":"VariableName","kind":"identifier"}]},"doc://VHDLParsing/documentation/VHDLParsing/ComponentInstantiation/init(label:name:port:generic:)":{"type":"topic","url":"\/documentation\/vhdlparsing\/componentinstantiation\/init(label:name:port:generic:)","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"label"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"port"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"PortMap","preciseIdentifier":"s:11VHDLParsing7PortMapV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"generic"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"GenericMap","preciseIdentifier":"s:11VHDLParsing10GenericMapV"},{"kind":"text","text":"?)"}],"kind":"symbol","abstract":[{"type":"text","text":"Creates a new "},{"type":"codeVoice","code":"ComponentInstantiation"},{"type":"text","text":" with the given label, name, port map and generic map."}],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentInstantiation\/init(label:name:port:generic:)","title":"init(label:name:port:generic:)"},"doc://VHDLParsing/documentation/VHDLParsing/ComponentInstantiation":{"url":"\/documentation\/vhdlparsing\/componentinstantiation","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ComponentInstantiation"}],"type":"topic","title":"ComponentInstantiation","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ComponentInstantiation"}],"abstract":[{"text":"A component instantiation in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentInstantiation","role":"symbol"}}}