###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-17)
#  Generated on:      Tue Apr 20 17:38:05 2021
#  Design:            aes128keyWrapper
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin uut/w_reg[2][18]/CK 
Endpoint:   uut/w_reg[2][18]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: uut/w_reg[2][18]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.263
  Slack Time                    0.259
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load   | Delay | Arrival | 
     |                  |              |           |       |            | Annotation |         |       |  Time   | 
     |------------------+--------------+-----------+-------+------------+------------+---------+-------+---------| 
     | uut/w_reg[2][18] | CK ^         |           | 0.000 | clock      |            | 894.193 |       |   0.000 | 
     | uut/w_reg[2][18] | CK ^ -> QN ^ | DFF_X1    | 0.049 | uut/n7414  |            |   4.167 | 0.208 |   0.208 | 
     | uut/U7391        |              | OAI221_X1 | 0.049 | uut/n7414  |       SPEF |   4.167 | 0.000 |   0.208 | 
     | uut/U7391        | C1 ^ -> ZN v | OAI221_X1 | 0.019 | uut/n10809 |            |   1.514 | 0.055 |   0.263 | 
     | uut/w_reg[2][18] |              | DFF_X1    | 0.019 | uut/n10809 |       SPEF |   1.514 | 0.000 |   0.263 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin uut/w_reg[1][21]/CK 
Endpoint:   uut/w_reg[1][21]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: uut/w_reg[1][21]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.269
  Slack Time                    0.265
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load   | Delay | Arrival | 
     |                  |              |           |       |            | Annotation |         |       |  Time   | 
     |------------------+--------------+-----------+-------+------------+------------+---------+-------+---------| 
     | uut/w_reg[1][21] | CK ^         |           | 0.000 | clock      |            | 894.193 |       |   0.000 | 
     | uut/w_reg[1][21] | CK ^ -> QN ^ | DFF_X1    | 0.053 | uut/n7322  |            |   4.626 | 0.212 |   0.212 | 
     | uut/U7319        |              | OAI221_X1 | 0.053 | uut/n7322  |       SPEF |   4.626 | 0.000 |   0.212 | 
     | uut/U7319        | C1 ^ -> ZN v | OAI221_X1 | 0.020 | uut/n10774 |            |   1.606 | 0.057 |   0.269 | 
     | uut/w_reg[1][21] |              | DFF_X1    | 0.020 | uut/n10774 |       SPEF |   1.606 | 0.000 |   0.269 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin uut/w_reg[0][5]/CK 
Endpoint:   uut/w_reg[0][5]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: uut/w_reg[0][5]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.272
  Slack Time                    0.268
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load   | Delay | Arrival | 
     |                 |              |           |       |            | Annotation |         |       |  Time   | 
     |-----------------+--------------+-----------+-------+------------+------------+---------+-------+---------| 
     | uut/w_reg[0][5] | CK ^         |           | 0.000 | clock      |            | 894.193 |       |   0.000 | 
     | uut/w_reg[0][5] | CK ^ -> QN ^ | DFF_X1    | 0.056 | uut/n7371  |            |   4.971 | 0.215 |   0.215 | 
     | uut/U7287       |              | OAI221_X1 | 0.056 | uut/n7371  |       SPEF |   4.971 | 0.000 |   0.215 | 
     | uut/U7287       | C1 ^ -> ZN v | OAI221_X1 | 0.021 | uut/n10758 |            |   1.475 | 0.057 |   0.272 | 
     | uut/w_reg[0][5] |              | DFF_X1    | 0.021 | uut/n10758 |       SPEF |   1.475 | 0.000 |   0.272 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin uut/w_reg[1][18]/CK 
Endpoint:   uut/w_reg[1][18]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: uut/w_reg[1][18]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.274
  Slack Time                    0.270
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load   | Delay | Arrival | 
     |                  |              |           |       |            | Annotation |         |       |  Time   | 
     |------------------+--------------+-----------+-------+------------+------------+---------+-------+---------| 
     | uut/w_reg[1][18] | CK ^         |           | 0.000 | clock      |            | 894.193 |       |   0.000 | 
     | uut/w_reg[1][18] | CK ^ -> QN ^ | DFF_X1    | 0.057 | uut/n7331  |            |   5.124 | 0.216 |   0.216 | 
     | uut/U7326        |              | OAI221_X1 | 0.057 | uut/n7331  |       SPEF |   5.124 | 0.000 |   0.216 | 
     | uut/U7326        | C1 ^ -> ZN v | OAI221_X1 | 0.019 | uut/n10777 |            |   1.397 | 0.057 |   0.274 | 
     | uut/w_reg[1][18] |              | DFF_X1    | 0.019 | uut/n10777 |       SPEF |   1.397 | 0.000 |   0.274 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin uut/w_reg[1][23]/CK 
Endpoint:   uut/w_reg[1][23]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: uut/w_reg[1][23]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.276
  Slack Time                    0.272
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load   | Delay | Arrival | 
     |                  |              |           |       |            | Annotation |         |       |  Time   | 
     |------------------+--------------+-----------+-------+------------+------------+---------+-------+---------| 
     | uut/w_reg[1][23] | CK ^         |           | 0.000 | clock      |            | 894.193 |       |   0.000 | 
     | uut/w_reg[1][23] | CK ^ -> QN ^ | DFF_X1    | 0.058 | uut/n7316  |            |   5.343 | 0.218 |   0.218 | 
     | uut/U7315        |              | OAI221_X1 | 0.058 | uut/n7316  |       SPEF |   5.343 | 0.000 |   0.218 | 
     | uut/U7315        | C1 ^ -> ZN v | OAI221_X1 | 0.019 | uut/n10772 |            |   1.355 | 0.057 |   0.276 | 
     | uut/w_reg[1][23] |              | DFF_X1    | 0.019 | uut/n10772 |       SPEF |   1.355 | 0.000 |   0.276 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin uut/w_reg[1][31]/CK 
Endpoint:   uut/w_reg[1][31]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: uut/w_reg[1][31]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.278
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load   | Delay | Arrival | 
     |                  |              |           |       |            | Annotation |         |       |  Time   | 
     |------------------+--------------+-----------+-------+------------+------------+---------+-------+---------| 
     | uut/w_reg[1][31] | CK ^         |           | 0.000 | clock      |            | 894.193 |       |   0.000 | 
     | uut/w_reg[1][31] | CK ^ -> QN ^ | DFF_X1    | 0.059 | uut/n7290  |            |   5.447 | 0.219 |   0.219 | 
     | uut/U7299        |              | OAI221_X1 | 0.059 | uut/n7290  |       SPEF |   5.447 | 0.000 |   0.219 | 
     | uut/U7299        | C1 ^ -> ZN v | OAI221_X1 | 0.020 | uut/n10764 |            |   1.509 | 0.059 |   0.278 | 
     | uut/w_reg[1][31] |              | DFF_X1    | 0.020 | uut/n10764 |       SPEF |   1.509 | 0.000 |   0.278 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin uut/w_reg[1][29]/CK 
Endpoint:   uut/w_reg[1][29]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: uut/w_reg[1][29]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.281
  Slack Time                    0.277
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load   | Delay | Arrival | 
     |                  |              |           |       |            | Annotation |         |       |  Time   | 
     |------------------+--------------+-----------+-------+------------+------------+---------+-------+---------| 
     | uut/w_reg[1][29] | CK ^         |           | 0.000 | clock      |            | 894.193 |       |   0.000 | 
     | uut/w_reg[1][29] | CK ^ -> QN ^ | DFF_X1    | 0.060 | uut/n7298  |            |   5.598 | 0.221 |   0.221 | 
     | uut/U7303        |              | OAI221_X1 | 0.060 | uut/n7298  |       SPEF |   5.598 | 0.000 |   0.221 | 
     | uut/U7303        | C1 ^ -> ZN v | OAI221_X1 | 0.020 | uut/n10766 |            |   1.609 | 0.060 |   0.281 | 
     | uut/w_reg[1][29] |              | DFF_X1    | 0.020 | uut/n10766 |       SPEF |   1.609 | 0.000 |   0.281 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin uut/w_reg[0][21]/CK 
Endpoint:   uut/w_reg[0][21]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: uut/w_reg[1][21]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.281
  Slack Time                    0.278
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load   | Delay | Arrival | 
     |                  |              |           |       |            | Annotation |         |       |  Time   | 
     |------------------+--------------+-----------+-------+------------+------------+---------+-------+---------| 
     | uut/w_reg[1][21] | CK ^         |           | 0.000 | clock      |            | 894.193 |       |   0.000 | 
     | uut/w_reg[1][21] | CK ^ -> QN ^ | DFF_X1    | 0.053 | uut/n7322  |            |   4.626 | 0.212 |   0.212 | 
     | uut/U7255        |              | OAI221_X1 | 0.053 | uut/n7322  |       SPEF |   4.626 | 0.000 |   0.212 | 
     | uut/U7255        | B1 ^ -> ZN v | OAI221_X1 | 0.019 | uut/n10742 |            |   1.407 | 0.070 |   0.281 | 
     | uut/w_reg[0][21] |              | DFF_X1    | 0.019 | uut/n10742 |       SPEF |   1.407 | 0.000 |   0.281 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin uut/w_reg[1][28]/CK 
Endpoint:   uut/w_reg[1][28]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: uut/w_reg[1][28]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.285
  Slack Time                    0.281
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load   | Delay | Arrival | 
     |                  |              |           |       |            | Annotation |         |       |  Time   | 
     |------------------+--------------+-----------+-------+------------+------------+---------+-------+---------| 
     | uut/w_reg[1][28] | CK ^         |           | 0.000 | clock      |            | 894.193 |       |   0.000 | 
     | uut/w_reg[1][28] | CK ^ -> QN ^ | DFF_X1    | 0.064 | uut/n7301  |            |   6.073 | 0.225 |   0.225 | 
     | uut/U7305        |              | OAI221_X1 | 0.064 | uut/n7301  |       SPEF |   6.073 | 0.000 |   0.225 | 
     | uut/U7305        | C1 ^ -> ZN v | OAI221_X1 | 0.019 | uut/n10767 |            |   1.446 | 0.060 |   0.285 | 
     | uut/w_reg[1][28] |              | DFF_X1    | 0.019 | uut/n10767 |       SPEF |   1.446 | 0.000 |   0.285 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin uut/w_reg[1][0]/CK 
Endpoint:   uut/w_reg[1][0]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: uut/w_reg[1][0]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.286
  Slack Time                    0.282
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell    |  Slew |    Net     |    Arc     |  Load   | Delay | Arrival | 
     |                 |              |           |       |            | Annotation |         |       |  Time   | 
     |-----------------+--------------+-----------+-------+------------+------------+---------+-------+---------| 
     | uut/w_reg[1][0] | CK ^         |           | 0.000 | clock      |            | 894.193 |       |   0.000 | 
     | uut/w_reg[1][0] | CK ^ -> QN ^ | DFF_X1    | 0.063 | uut/n7385  |            |   5.927 | 0.224 |   0.224 | 
     | uut/U7363       |              | OAI221_X1 | 0.063 | uut/n7385  |       SPEF |   5.927 | 0.000 |   0.224 | 
     | uut/U7363       | C1 ^ -> ZN v | OAI221_X1 | 0.020 | uut/n10795 |            |   1.783 | 0.062 |   0.286 | 
     | uut/w_reg[1][0] |              | DFF_X1    | 0.020 | uut/n10795 |       SPEF |   1.783 | 0.000 |   0.286 | 
     +----------------------------------------------------------------------------------------------------------+ 

