
---------- Begin Simulation Statistics ----------
final_tick                                42555924000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79343                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675128                       # Number of bytes of host memory used
host_op_rate                                   149464                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1260.35                       # Real time elapsed on the host
host_tick_rate                               33765139                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042556                       # Number of seconds simulated
sim_ticks                                 42555924000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 120958135                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 58714221                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.851118                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.851118                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5465760                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3074151                       # number of floating regfile writes
system.cpu.idleCycles                           87073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               653621                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22344155                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.325260                       # Inst execution rate
system.cpu.iew.exec_refs                     39889836                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16014935                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5361590                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              24272668                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 63                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6962                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16381965                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           203427226                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23874901                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1688519                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             197907154                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  49343                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3514181                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 556189                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3598398                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1197                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       448101                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         205520                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 220765198                       # num instructions consuming a value
system.cpu.iew.wb_count                     197351112                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622485                       # average fanout of values written-back
system.cpu.iew.wb_producers                 137423059                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.318727                       # insts written-back per cycle
system.cpu.iew.wb_sent                      197630496                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                301775588                       # number of integer regfile reads
system.cpu.int_regfile_writes               157029476                       # number of integer regfile writes
system.cpu.ipc                               1.174925                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.174925                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1764501      0.88%      0.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             153547787     76.93%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               752144      0.38%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                812987      0.41%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              476880      0.24%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  472      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193717      0.10%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               376791      0.19%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1246455      0.62%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                310      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23197577     11.62%     91.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14638305      7.33%     98.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          986941      0.49%     99.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1600753      0.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              199595678                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5328676                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10498051                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4983915                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6365918                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3067120                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015367                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2584570     84.27%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     20      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  11471      0.37%     84.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1811      0.06%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 225175      7.34%     92.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                102896      3.35%     95.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             19714      0.64%     96.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           121460      3.96%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              195569621                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          476856192                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    192367197                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         212112327                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  203427077                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 199595678                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 149                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        15049835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             70996                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             83                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     19752277                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      85024776                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.347500                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.468974                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            33878595     39.85%     39.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6765721      7.96%     47.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8290754      9.75%     57.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             8952125     10.53%     68.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7790983      9.16%     77.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6268551      7.37%     84.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7035097      8.27%     92.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3668795      4.31%     97.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2374155      2.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        85024776                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.345099                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            668058                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           166130                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             24272668                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16381965                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                84547605                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         85111849                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1302                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412265                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          100                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          855                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       808104                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            876                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                24730811                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20450787                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            648263                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10081344                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9499949                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.232961                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1115020                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          541597                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             504063                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            37534                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          448                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        15010339                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            551806                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     82859483                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.273456                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.808680                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        36664956     44.25%     44.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10394370     12.54%     56.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5223391      6.30%     63.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9564024     11.54%     74.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2569603      3.10%     77.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3586228      4.33%     82.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3127284      3.77%     85.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1966140      2.37%     88.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9763487     11.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     82859483                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9763487                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     35004287                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35004287                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35004287                       # number of overall hits
system.cpu.dcache.overall_hits::total        35004287                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       351992                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         351992                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       351992                       # number of overall misses
system.cpu.dcache.overall_misses::total        351992                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22769598993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22769598993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22769598993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22769598993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35356279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35356279                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35356279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35356279                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009956                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009956                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009956                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009956                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64687.830954                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64687.830954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64687.830954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64687.830954                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23658                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               855                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.670175                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       242990                       # number of writebacks
system.cpu.dcache.writebacks::total            242990                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        93328                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        93328                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        93328                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        93328                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258664                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258664                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258664                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258664                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18393241493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18393241493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18393241493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18393241493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007316                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007316                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007316                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007316                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71108.625448                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71108.625448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71108.625448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71108.625448                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258150                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19619754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19619754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       158940                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        158940                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8260748000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8260748000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19778694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19778694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008036                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008036                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51974.002768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51974.002768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        80983                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        80983                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77957                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77957                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4297591000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4297591000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55127.711431                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55127.711431                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384533                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384533                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193052                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193052                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14508850993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14508850993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75155.144692                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75155.144692                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12345                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12345                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       180707                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       180707                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14095650493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14095650493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78002.791773                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78002.791773                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.657610                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35262951                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            258662                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            136.328301                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.657610                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70971220                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70971220                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 20529320                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              30354696                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  31395611                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2188960                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 556189                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9229414                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96720                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              210529756                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                540844                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23899222                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16014947                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23471                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109794                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           21809152                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      114800426                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    24730811                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11119032                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      62560394                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1305762                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  274                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2066                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  17958908                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                310562                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           85024776                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.546757                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.363831                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 48909055     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1514801      1.78%     59.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3840359      4.52%     63.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3224874      3.79%     67.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2107826      2.48%     70.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2370726      2.79%     72.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2562362      3.01%     75.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1949983      2.29%     78.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18544790     21.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             85024776                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.290568                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.348818                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17812375                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17812375                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17812375                       # number of overall hits
system.cpu.icache.overall_hits::total        17812375                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146533                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146533                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146533                       # number of overall misses
system.cpu.icache.overall_misses::total        146533                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2009535500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2009535500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2009535500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2009535500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17958908                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17958908                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17958908                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17958908                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008159                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008159                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008159                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008159                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13713.876738                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13713.876738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13713.876738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13713.876738                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          242                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145391                       # number of writebacks
system.cpu.icache.writebacks::total            145391                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          634                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          634                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          634                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          634                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145899                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145899                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145899                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145899                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1836242500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1836242500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1836242500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1836242500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008124                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008124                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008124                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008124                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12585.709977                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12585.709977                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12585.709977                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12585.709977                       # average overall mshr miss latency
system.cpu.icache.replacements                 145391                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17812375                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17812375                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146533                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146533                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2009535500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2009535500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17958908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17958908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008159                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008159                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13713.876738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13713.876738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          634                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          634                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145899                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145899                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1836242500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1836242500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008124                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008124                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12585.709977                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12585.709977                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.642622                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17958274                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145899                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            123.087026                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.642622                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987583                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987583                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          36063715                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         36063715                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17959221                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           451                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4071829                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1813406                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                51875                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1197                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 804379                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48035                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    474                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  42555924000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 556189                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 21730274                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9920840                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2607                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  32327906                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20486960                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              208106942                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 64344                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 717010                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    807                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               19410274                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           231011601                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   544497975                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                318664089                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6209050                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 22678808                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      37                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11515986                       # count of insts added to the skid buffer
system.cpu.rob.reads                        276440700                       # The number of ROB reads
system.cpu.rob.writes                       408958923                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144532                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49536                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194068                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144532                       # number of overall hits
system.l2.overall_hits::.cpu.data               49536                       # number of overall hits
system.l2.overall_hits::total                  194068                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1365                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209126                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210491                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1365                       # number of overall misses
system.l2.overall_misses::.cpu.data            209126                       # number of overall misses
system.l2.overall_misses::total                210491                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     95733000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17473143500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17568876500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95733000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17473143500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17568876500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145897                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           258662                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404559                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145897                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          258662                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404559                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.808491                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.520297                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.808491                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.520297                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70134.065934                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83553.185639                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83466.164824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70134.065934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83553.185639                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83466.164824                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198750                       # number of writebacks
system.l2.writebacks::total                    198750                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210491                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210491                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     81782750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15346363000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15428145750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     81782750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15346363000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15428145750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.808491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.520297                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.808491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.520297                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59914.102564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73383.333493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73295.987714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59914.102564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73383.333493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73295.987714                       # average overall mshr miss latency
system.l2.replacements                         202617                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       242990                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           242990                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       242990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       242990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145391                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145391                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145391                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145391                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           32                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            32                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19689                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19689                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161029                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13610177500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13610177500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        180718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            180718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.891051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84520.039869                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84520.039869                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11972923500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11972923500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.891051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74352.591769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74352.591769                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95733000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95733000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145897                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145897                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70134.065934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70134.065934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     81782750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     81782750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59914.102564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59914.102564                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         29847                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29847                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        48097                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48097                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3862966000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3862966000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.617071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.617071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80316.152775                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80316.152775                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        48097                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48097                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3373439500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3373439500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.617071                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.617071                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70138.251866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70138.251866                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8125.248240                       # Cycle average of tags in use
system.l2.tags.total_refs                      808033                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210809                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.833010                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.078098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        36.954057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8072.216085                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991852                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5686                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6675329                       # Number of tag accesses
system.l2.tags.data_accesses                  6675329                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000708902250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11892                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11892                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611478                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186984                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210491                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198750                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210491                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198750                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210491                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198750                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.698705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.831438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.911435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11887     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11892                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.710562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.676457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.091775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8153     68.56%     68.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.11%     68.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2907     24.45%     93.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              655      5.51%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              162      1.36%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11892                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13471424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    316.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    298.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   42555666000                       # Total gap between requests
system.mem_ctrls.avgGap                     103986.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        87360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13383744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718208                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2052828.179691269295                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 314497788.838987469673                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 298858697.087625205517                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1365                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209126                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198750                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36737750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8445226250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1015860151250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26914.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40383.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5111246.04                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        87360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13384064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13471424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        87360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        87360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12720000                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12720000                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1365                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209126                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210491                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198750                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198750                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2052828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    314505308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        316558137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2052828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2052828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    298900806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       298900806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    298900806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2052828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    314505308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       615458943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210486                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198722                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13261                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12465                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4535351500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052430000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8481964000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21547.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40297.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77777                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91387                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            36.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           45.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       240038                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.102992                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.680096                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   110.783425                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       174258     72.60%     72.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45146     18.81%     91.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9601      4.00%     95.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5139      2.14%     97.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3471      1.45%     98.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1292      0.54%     99.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          610      0.25%     99.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          245      0.10%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          276      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       240038                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13471104                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718208                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              316.550617                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              298.858697                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.81                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       858285120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       456177975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751427880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518241600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3359007600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  18374933250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    867847200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   25185920625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   591.831131                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2101634500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1420900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  39033389500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       855629040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454766235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751442160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519087240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3359007600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18331440540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    904472640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   25175845455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   591.594380                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2196517750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1420900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38938506250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49462                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198750                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3024                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161029                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161029                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49462                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622756                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622756                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622756                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26191424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26191424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26191424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210491                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210491    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210491                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301816250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263113750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223843                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441740                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145391                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19027                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           180718                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          180718                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145899                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77944                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437187                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       775478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1212665                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18642432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32105728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50748160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202619                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607180                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001645                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041374                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606202     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    957      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607180                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  42555924000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          792433000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218857482                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         387994499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
