{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1514934638838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514934638839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  3 00:10:38 2018 " "Processing started: Wed Jan  3 00:10:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514934638839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934638839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta trx -c trx " "Command: quartus_sta trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934638839 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "TimeQuest Timing Analyzer" 0 0 1514934638902 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639041 ""}
{ "Info" "ISTA_SDC_FOUND" "trx.sdc " "Reading SDC File: 'trx.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639250 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 19 inst19\|clk_out net " "Ignored filter at trx.sdc(19): inst19\|clk_out could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\] " "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514934639260 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 21 SDA port " "Ignored filter at trx.sdc(21): SDA could not be matched with a port" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\] " "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514934639260 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 22 SCL port " "Ignored filter at trx.sdc(22): SCL could not be matched with a port" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\] " "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514934639261 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 23 inst11\|Strobe net " "Ignored filter at trx.sdc(23): inst11\|Strobe could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 23 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\] " "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514934639261 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 24 inst4\|ClkCounter\[10\] net " "Ignored filter at trx.sdc(24): inst4\|ClkCounter\[10\] could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 24 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\] " "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514934639261 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 42 PLL_C0 clock " "Ignored filter at trx.sdc(42): PLL_C0 could not be matched with a clock" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 42 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(42): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514934639262 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 43 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(43): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514934639262 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 46 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(46): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514934639263 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 47 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(47): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514934639263 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 62 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(62): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514934639263 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 63 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(63): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514934639263 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 66 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(66): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514934639264 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 67 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(67): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1514934639264 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639264 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst28\|clockdiv\[1\] " "Node: i2s_master:inst28\|clockdiv\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_master:inst28\|lrclk i2s_master:inst28\|clockdiv\[1\] " "Register i2s_master:inst28\|lrclk is being clocked by i2s_master:inst28\|clockdiv\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934639271 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639271 "|trx|i2s_master:inst28|clockdiv[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JP1 " "Node: JP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|tx JP1 " "Register setup_interface:inst12\|tx is being clocked by JP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934639271 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639271 "|trx|JP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL_RXD " "Node: SCL_RXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|indata\[43\] SCL_RXD " "Register control_interface:inst11\|i2c_slave:inst\|indata\[43\] is being clocked by SCL_RXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934639271 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639271 "|trx|SCL_RXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SDA_TXD " "Node: SDA_TXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|start SDA_TXD " "Register control_interface:inst11\|i2c_slave:inst\|start is being clocked by SDA_TXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934639272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639272 "|trx|SDA_TXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|init_done ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|init_done is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934639272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639272 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934639272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639272 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Node: TLV320AIC20K_interface:inst4\|clk_counter\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] is being clocked by TLV320AIC20K_interface:inst4\|clk_counter\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934639272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639272 "|trx|TLV320AIC20K_interface:inst4|clk_counter[7]"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "A_clk_DAC inst3\|A_clk\|q " "No paths exist between clock target \"inst3\|A_clk\|q\" of clock \"A_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639326 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "B_clk_DAC inst3\|B_clk\|q " "No paths exist between clock target \"inst3\|B_clk\|q\" of clock \"B_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639327 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) clk20 (Rise) setup and hold " "From Slow_clk (Rise) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934639332 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Fall) clk20 (Rise) setup and hold " "From Slow_clk (Fall) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934639332 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) ADC_clk (Rise) setup and hold " "From clk60 (Rise) to ADC_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934639332 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934639332 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934639332 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934639332 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk240 (Rise) clk240 (Rise) setup and hold " "From clk240 (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934639332 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) clk240 (Rise) setup and hold " "From A_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934639332 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) clk240 (Rise) setup and hold " "From B_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934639332 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ADC_clk (Rise) clk60 (Rise) setup and hold " "From ADC_clk (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934639332 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) clk60 (Rise) setup and hold " "From clk60 (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934639332 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) A_clk_DAC (Fall) setup and hold " "From Slow_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934639332 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) A_clk_DAC (Fall) setup and hold " "From POR_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934639332 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) A_clk_DAC (Fall) setup and hold " "From POR_clk (Fall) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934639332 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) B_clk_DAC (Rise) setup and hold " "From A_clk_DAC (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934639332 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639332 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Setup clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1514934639332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Hold clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1514934639332 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639332 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1514934639333 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1514934639340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.825 " "Worst-case setup slack is 1.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.825               0.000 clk60  " "    1.825               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.943               0.000 clk240  " "    1.943               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.180               0.000 A_clk_DAC  " "    3.180               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.611               0.000 B_clk_DAC  " "    4.611               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.702               0.000 ADC_clk  " "   10.702               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.351               0.000 clk20  " "   22.351               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.003               0.000 CODEC_Serial_clk  " "  497.003               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49998.132               0.000 Slow_clk  " "49998.132               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 Slow_clk  " "    0.355               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 clk60  " "    0.431               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk20  " "    0.453               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 A_clk_DAC  " "    0.454               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 B_clk_DAC  " "    0.454               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 clk240  " "    0.465               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 CODEC_Serial_clk  " "    0.670               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.673               0.000 ADC_clk  " "    0.673               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.045 " "Worst-case recovery slack is 11.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.045               0.000 ADC_clk  " "   11.045               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.739 " "Worst-case removal slack is 4.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.739               0.000 ADC_clk  " "    4.739               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.679 " "Worst-case minimum pulse width slack is 1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 clk240  " "    1.679               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.838               0.000 A_clk_DAC  " "    3.838               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.866               0.000 B_clk_DAC  " "    3.866               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.909               0.000 clk60  " "    7.909               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.652               0.000 clk20  " "   24.652               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.781               0.000 ADC_clk  " "   24.781               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.736               0.000 CODEC_Serial_clk  " "  499.736               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.731               0.000 tx_rx_sample_clk  " "  799.731               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.978               0.000 rx_sample_clk  " "  799.978               0.000 rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.988               0.000 FS_clk  " "  799.988               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.640               0.000 POR_clk  " "49999.640               0.000 POR_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.755               0.000 Slow_clk  " "49999.755               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934639409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639409 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934639654 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934639654 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934639654 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934639654 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.902 ns " "Worst Case Available Settling Time: 19.902 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934639654 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934639654 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639654 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1514934639660 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934639689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640683 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst28\|clockdiv\[1\] " "Node: i2s_master:inst28\|clockdiv\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_master:inst28\|lrclk i2s_master:inst28\|clockdiv\[1\] " "Register i2s_master:inst28\|lrclk is being clocked by i2s_master:inst28\|clockdiv\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934640911 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640911 "|trx|i2s_master:inst28|clockdiv[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JP1 " "Node: JP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|tx JP1 " "Register setup_interface:inst12\|tx is being clocked by JP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934640911 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640911 "|trx|JP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL_RXD " "Node: SCL_RXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|indata\[43\] SCL_RXD " "Register control_interface:inst11\|i2c_slave:inst\|indata\[43\] is being clocked by SCL_RXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934640911 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640911 "|trx|SCL_RXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SDA_TXD " "Node: SDA_TXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|start SDA_TXD " "Register control_interface:inst11\|i2c_slave:inst\|start is being clocked by SDA_TXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934640911 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640911 "|trx|SDA_TXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|init_done ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|init_done is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934640911 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640911 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934640911 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640911 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Node: TLV320AIC20K_interface:inst4\|clk_counter\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] is being clocked by TLV320AIC20K_interface:inst4\|clk_counter\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934640911 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640911 "|trx|TLV320AIC20K_interface:inst4|clk_counter[7]"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "A_clk_DAC inst3\|A_clk\|q " "No paths exist between clock target \"inst3\|A_clk\|q\" of clock \"A_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640913 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "B_clk_DAC inst3\|B_clk\|q " "No paths exist between clock target \"inst3\|B_clk\|q\" of clock \"B_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640914 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) clk20 (Rise) setup and hold " "From Slow_clk (Rise) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934640915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Fall) clk20 (Rise) setup and hold " "From Slow_clk (Fall) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934640915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) ADC_clk (Rise) setup and hold " "From clk60 (Rise) to ADC_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934640915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934640915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934640915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934640915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk240 (Rise) clk240 (Rise) setup and hold " "From clk240 (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934640915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) clk240 (Rise) setup and hold " "From A_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934640915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) clk240 (Rise) setup and hold " "From B_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934640915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ADC_clk (Rise) clk60 (Rise) setup and hold " "From ADC_clk (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934640915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) clk60 (Rise) setup and hold " "From clk60 (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934640915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) A_clk_DAC (Fall) setup and hold " "From Slow_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934640915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) A_clk_DAC (Fall) setup and hold " "From POR_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934640915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) A_clk_DAC (Fall) setup and hold " "From POR_clk (Fall) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934640915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) B_clk_DAC (Rise) setup and hold " "From A_clk_DAC (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934640915 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640915 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Setup clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1514934640915 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Hold clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1514934640915 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.872 " "Worst-case setup slack is 1.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.872               0.000 clk240  " "    1.872               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.098               0.000 A_clk_DAC  " "    3.098               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.141               0.000 clk60  " "    3.141               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.921               0.000 B_clk_DAC  " "    4.921               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.173               0.000 ADC_clk  " "   11.173               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.454               0.000 clk20  " "   22.454               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.289               0.000 CODEC_Serial_clk  " "  497.289               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49998.281               0.000 Slow_clk  " "49998.281               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 Slow_clk  " "    0.280               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk60  " "    0.400               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 B_clk_DAC  " "    0.401               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk20  " "    0.401               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 A_clk_DAC  " "    0.405               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 clk240  " "    0.416               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 CODEC_Serial_clk  " "    0.622               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648               0.000 ADC_clk  " "    0.648               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.526 " "Worst-case recovery slack is 11.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.526               0.000 ADC_clk  " "   11.526               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.240 " "Worst-case removal slack is 4.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.240               0.000 ADC_clk  " "    4.240               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.679 " "Worst-case minimum pulse width slack is 1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 clk240  " "    1.679               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.851               0.000 A_clk_DAC  " "    3.851               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.884               0.000 B_clk_DAC  " "    3.884               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.941               0.000 clk60  " "    7.941               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.546               0.000 clk20  " "   24.546               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.769               0.000 ADC_clk  " "   24.769               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.659               0.000 CODEC_Serial_clk  " "  499.659               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.718               0.000 tx_rx_sample_clk  " "  799.718               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.850               0.000 FS_clk  " "  799.850               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.974               0.000 rx_sample_clk  " "  799.974               0.000 rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.490               0.000 POR_clk  " "49999.490               0.000 POR_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.716               0.000 Slow_clk  " "49999.716               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934640975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934640975 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934641284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934641284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934641284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934641284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.201 ns " "Worst Case Available Settling Time: 20.201 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934641284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934641284 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641284 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1514934641292 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst28\|clockdiv\[1\] " "Node: i2s_master:inst28\|clockdiv\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_master:inst28\|lrclk i2s_master:inst28\|clockdiv\[1\] " "Register i2s_master:inst28\|lrclk is being clocked by i2s_master:inst28\|clockdiv\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934641471 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641471 "|trx|i2s_master:inst28|clockdiv[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JP1 " "Node: JP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|tx JP1 " "Register setup_interface:inst12\|tx is being clocked by JP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934641471 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641471 "|trx|JP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL_RXD " "Node: SCL_RXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|indata\[43\] SCL_RXD " "Register control_interface:inst11\|i2c_slave:inst\|indata\[43\] is being clocked by SCL_RXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934641471 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641471 "|trx|SCL_RXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SDA_TXD " "Node: SDA_TXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|start SDA_TXD " "Register control_interface:inst11\|i2c_slave:inst\|start is being clocked by SDA_TXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934641471 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641471 "|trx|SDA_TXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|init_done ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|init_done is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934641472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641472 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934641472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641472 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Node: TLV320AIC20K_interface:inst4\|clk_counter\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] is being clocked by TLV320AIC20K_interface:inst4\|clk_counter\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1514934641472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641472 "|trx|TLV320AIC20K_interface:inst4|clk_counter[7]"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "A_clk_DAC inst3\|A_clk\|q " "No paths exist between clock target \"inst3\|A_clk\|q\" of clock \"A_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641473 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "B_clk_DAC inst3\|B_clk\|q " "No paths exist between clock target \"inst3\|B_clk\|q\" of clock \"B_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641474 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) clk20 (Rise) setup and hold " "From Slow_clk (Rise) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934641475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Fall) clk20 (Rise) setup and hold " "From Slow_clk (Fall) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934641475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) ADC_clk (Rise) setup and hold " "From clk60 (Rise) to ADC_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934641475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934641475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934641475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934641475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk240 (Rise) clk240 (Rise) setup and hold " "From clk240 (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934641475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) clk240 (Rise) setup and hold " "From A_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934641475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) clk240 (Rise) setup and hold " "From B_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934641475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ADC_clk (Rise) clk60 (Rise) setup and hold " "From ADC_clk (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934641475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) clk60 (Rise) setup and hold " "From clk60 (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934641475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) A_clk_DAC (Fall) setup and hold " "From Slow_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934641475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) A_clk_DAC (Fall) setup and hold " "From POR_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934641475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) A_clk_DAC (Fall) setup and hold " "From POR_clk (Fall) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934641475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) B_clk_DAC (Rise) setup and hold " "From A_clk_DAC (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1514934641475 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641475 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Setup clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1514934641475 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Hold clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1514934641475 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.622 " "Worst-case setup slack is 2.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.622               0.000 A_clk_DAC  " "    2.622               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.110               0.000 clk240  " "    3.110               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.712               0.000 B_clk_DAC  " "    6.712               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.384               0.000 clk60  " "   10.384               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.987               0.000 ADC_clk  " "   13.987               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.302               0.000 clk20  " "   24.302               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  498.431               0.000 CODEC_Serial_clk  " "  498.431               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.171               0.000 Slow_clk  " "49999.171               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 Slow_clk  " "    0.121               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 clk20  " "    0.124               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 clk60  " "    0.150               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 A_clk_DAC  " "    0.174               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 B_clk_DAC  " "    0.186               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 ADC_clk  " "    0.192               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 clk240  " "    0.194               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 CODEC_Serial_clk  " "    0.265               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.112 " "Worst-case recovery slack is 14.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.112               0.000 ADC_clk  " "   14.112               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.106 " "Worst-case removal slack is 2.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.106               0.000 ADC_clk  " "    2.106               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.881 " "Worst-case minimum pulse width slack is 1.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.881               0.000 clk240  " "    1.881               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.778               0.000 A_clk_DAC  " "    3.778               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.842               0.000 B_clk_DAC  " "    3.842               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.065               0.000 clk60  " "    8.065               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.221               0.000 clk20  " "   24.221               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.828               0.000 ADC_clk  " "   24.828               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.191               0.000 CODEC_Serial_clk  " "  499.191               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.811               0.000 tx_rx_sample_clk  " "  799.811               0.000 tx_rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  800.000               0.000 FS_clk  " "  800.000               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  800.000               0.000 rx_sample_clk  " "  800.000               0.000 rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.683               0.000 POR_clk  " "49999.683               0.000 POR_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.762               0.000 Slow_clk  " "49999.762               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514934641531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641531 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934641901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934641901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934641901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934641901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 22.656 ns " "Worst Case Available Settling Time: 22.656 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934641901 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1514934641901 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934641901 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934642300 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934642301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 95 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1038 " "Peak virtual memory: 1038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514934642428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  3 00:10:42 2018 " "Processing ended: Wed Jan  3 00:10:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514934642428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514934642428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514934642428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514934642428 ""}
