{"Source Block": ["serv/rtl/serv_alu.v@27:37@HdlIdDef", "\n   wire [4:0]  shamt;\n\n   reg         en_r;\n   wire        v;\n   reg         msb_lt = 1'b0;\n   reg         init_r;\n   wire        shamt_l;\n   wire        shamt_ser;\n   wire        plus_1;\n\n"], "Clone Blocks": [["serv/rtl/serv_alu.v@25:35", "   wire        result_lt;\n   wire        result_sh;\n\n   wire [4:0]  shamt;\n\n   reg         en_r;\n   wire        v;\n   reg         msb_lt = 1'b0;\n   reg         init_r;\n   wire        shamt_l;\n   wire        shamt_ser;\n"], ["serv/rtl/serv_alu.v@23:33", "   wire        result_add;\n   wire        result_eq;\n   wire        result_lt;\n   wire        result_sh;\n\n   wire [4:0]  shamt;\n\n   reg         en_r;\n   wire        v;\n   reg         msb_lt = 1'b0;\n   reg         init_r;\n"], ["serv/rtl/serv_alu.v@26:36", "   wire        result_sh;\n\n   wire [4:0]  shamt;\n\n   reg         en_r;\n   wire        v;\n   reg         msb_lt = 1'b0;\n   reg         init_r;\n   wire        shamt_l;\n   wire        shamt_ser;\n   wire        plus_1;\n"], ["serv/rtl/serv_alu.v@30:40", "   reg         en_r;\n   wire        v;\n   reg         msb_lt = 1'b0;\n   reg         init_r;\n   wire        shamt_l;\n   wire        shamt_ser;\n   wire        plus_1;\n\n   ser_add ser_add_inv_shamt_plus1\n     (\n      .clk (clk),\n"], ["serv/rtl/serv_alu.v@28:38", "   wire [4:0]  shamt;\n\n   reg         en_r;\n   wire        v;\n   reg         msb_lt = 1'b0;\n   reg         init_r;\n   wire        shamt_l;\n   wire        shamt_ser;\n   wire        plus_1;\n\n   ser_add ser_add_inv_shamt_plus1\n"], ["serv/rtl/serv_alu.v@29:39", "\n   reg         en_r;\n   wire        v;\n   reg         msb_lt = 1'b0;\n   reg         init_r;\n   wire        shamt_l;\n   wire        shamt_ser;\n   wire        plus_1;\n\n   ser_add ser_add_inv_shamt_plus1\n     (\n"]], "Diff Content": {"Delete": [[32, "   reg         msb_lt = 1'b0;\n"]], "Add": []}}