# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Stefan/Desktop/FPGA/Lab1_BUCUR_S/sim1/Lab1_BUCUR_s_sim1.mpf
# Loading project Lab1_BUCUR_s_sim1
