<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - pFIR_Testing_Addr_Gen.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../pFIR_Testing_Addr_Gen.vhd" target="rtwreport_document_frame" id="linkToText_plain">pFIR_Testing_Addr_Gen.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: C:\Flat Earth\fpga-open-speech-tools\simulink_models\models\pFIR_Testing\hdlsrc\pFIR_Testing\pFIR_Testing_Addr_Gen.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- </span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="8">    8   </a>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- </span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Module: pFIR_Testing_Addr_Gen</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Source Path: pFIR_Testing/dataplane/Test FIR with Custom FIR Libraries Sample Based Filtering/Left Channel Processing/Programmable </span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Upclocked FIR/Addr_Gen</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 4</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> pFIR_Testing_Addr_Gen <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb_1_4_0                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb_1_2048_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        Input_Addr                        :   <span class="KW">OUT</span>   std_logic_vector(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="28">   28   </a>        Data_History_Rd_addr              :   <span class="KW">OUT</span>   std_logic_vector(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="29">   29   </a>        End_of_sample_calc                :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="30">   30   </a>        b_k_addr                          :   <span class="KW">OUT</span>   std_logic_vector(8 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="31">   31   </a>        );
</span><span><a class="LN" id="32">   32   </a><span class="KW">END</span> pFIR_Testing_Addr_Gen;
</span><span><a class="LN" id="33">   33   </a>
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> pFIR_Testing_Addr_Gen <span class="KW">IS</span>
</span><span><a class="LN" id="36">   36   </a>
</span><span><a class="LN" id="37">   37   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="38">   38   </a>  <span class="KW">SIGNAL</span> Input_Addr_Counter_out1          : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="39">   39   </a>  <span class="KW">SIGNAL</span> Rate_Transition_out1             : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="40">   40   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="41">   41   </a>  <span class="KW">SIGNAL</span> Add_out1                         : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="42">   42   </a>  <span class="KW">SIGNAL</span> Counter_0_to_b_k_1_out1          : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">SIGNAL</span> Subtract_op_stage2               : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">SIGNAL</span> Realignment_delay_out1           : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">SIGNAL</span> Subtract_out1                    : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="46">   46   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero_out1             : std_logic;
</span><span><a class="LN" id="47">   47   </a>
</span><span><a class="LN" id="48">   48   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="49">   49   </a>  <span class="CT">-- Realign Delay here?</span>
</span><span><a class="LN" id="50">   50   </a>
</span><span><a class="LN" id="51">   51   </a>  <span class="CT">-- Free running, Unsigned Counter</span>
</span><span><a class="LN" id="52">   52   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="53">   53   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="54">   54   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="55">   55   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1857:11')" name="code2model"><font color="#117755"><i>&lt;S13&gt;/Input_Addr_Counter</i></font></a>'</span>
</span><span><a class="LN" id="56">   56   </a>  Input_Addr_Counter_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="58">   58   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="59">   59   </a>      Input_Addr_Counter_out1 &lt;= to_unsigned(16#000#, 9);
</span><span><a class="LN" id="60">   60   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="61">   61   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="62">   62   </a>        Input_Addr_Counter_out1 &lt;= Input_Addr_Counter_out1 + to_unsigned(16#001#, 9);
</span><span><a class="LN" id="63">   63   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="64">   64   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Input_Addr_Counter_process;
</span><span><a class="LN" id="66">   66   </a>
</span><span><a class="LN" id="67">   67   </a>
</span><span><a class="LN" id="68">   68   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1857:12')" name="code2model"><font color="#117755"><i>&lt;S13&gt;/Rate Transition</i></font></a>'</span>
</span><span><a class="LN" id="69">   69   </a>  Rate_Transition_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="71">   71   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="72">   72   </a>      Rate_Transition_out1 &lt;= to_unsigned(16#000#, 9);
</span><span><a class="LN" id="73">   73   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="74">   74   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="75">   75   </a>        Rate_Transition_out1 &lt;= Input_Addr_Counter_out1;
</span><span><a class="LN" id="76">   76   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="77">   77   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Rate_Transition_process;
</span><span><a class="LN" id="79">   79   </a>
</span><span><a class="LN" id="80">   80   </a>
</span><span><a class="LN" id="81">   81   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1857:9')" name="code2model"><font color="#117755"><i>&lt;S13&gt;/Constant</i></font></a>'</span>
</span><span><a class="LN" id="82">   82   </a>  Constant_out1 &lt;= to_unsigned(16#001#, 9);
</span><span><a class="LN" id="83">   83   </a>
</span><span><a class="LN" id="84">   84   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1857:7')" name="code2model"><font color="#117755"><i>&lt;S13&gt;/Add</i></font></a>'</span>
</span><span><a class="LN" id="85">   85   </a>  Add_out1 &lt;= Rate_Transition_out1 + Constant_out1;
</span><span><a class="LN" id="86">   86   </a>
</span><span><a class="LN" id="87">   87   </a>  Input_Addr &lt;= std_logic_vector(Add_out1);
</span><span><a class="LN" id="88">   88   </a>
</span><span><a class="LN" id="89">   89   </a>  <span class="CT">-- Free running, Unsigned Counter</span>
</span><span><a class="LN" id="90">   90   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="92">   92   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="93">   93   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1857:106')" name="code2model"><font color="#117755"><i>&lt;S13&gt;/Counter 0 to |b_k|-1</i></font></a>'</span>
</span><span><a class="LN" id="94">   94   </a>  Counter_0_to_b_k_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="96">   96   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="97">   97   </a>      Counter_0_to_b_k_1_out1 &lt;= to_unsigned(16#000#, 9);
</span><span><a class="LN" id="98">   98   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="99">   99   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="100">  100   </a>        Counter_0_to_b_k_1_out1 &lt;= Counter_0_to_b_k_1_out1 + to_unsigned(16#001#, 9);
</span><span><a class="LN" id="101">  101   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="102">  102   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Counter_0_to_b_k_1_process;
</span><span><a class="LN" id="104">  104   </a>
</span><span><a class="LN" id="105">  105   </a>
</span><span><a class="LN" id="106">  106   </a>  Subtract_op_stage2 &lt;= Rate_Transition_out1 - Counter_0_to_b_k_1_out1;
</span><span><a class="LN" id="107">  107   </a>
</span><span><a class="LN" id="108">  108   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1857:13')" name="code2model"><font color="#117755"><i>&lt;S13&gt;/Realignment_delay</i></font></a>'</span>
</span><span><a class="LN" id="109">  109   </a>  Realignment_delay_out1 &lt;= to_unsigned(16#000#, 9);
</span><span><a class="LN" id="110">  110   </a>
</span><span><a class="LN" id="111">  111   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1857:14')" name="code2model"><font color="#117755"><i>&lt;S13&gt;/Subtract</i></font></a>'</span>
</span><span><a class="LN" id="112">  112   </a>  Subtract_out1 &lt;= Subtract_op_stage2 - Realignment_delay_out1;
</span><span><a class="LN" id="113">  113   </a>
</span><span><a class="LN" id="114">  114   </a>  Data_History_Rd_addr &lt;= std_logic_vector(Subtract_out1);
</span><span><a class="LN" id="115">  115   </a>
</span><span><a class="LN" id="116">  116   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1857:8')" name="code2model"><font color="#117755"><i>&lt;S13&gt;/Compare To Zero</i></font></a>'</span>
</span><span><a class="LN" id="117">  117   </a>
</span><span><a class="LN" id="118">  118   </a>  Compare_To_Zero_out1 &lt;= '1' <span class="KW">WHEN</span> Counter_0_to_b_k_1_out1 = to_unsigned(16#000#, 9) <span class="KW">ELSE</span>
</span><span><a class="LN" id="119">  119   </a>      '0';
</span><span><a class="LN" id="120">  120   </a>
</span><span><a class="LN" id="121">  121   </a>  b_k_addr &lt;= std_logic_vector(Counter_0_to_b_k_1_out1);
</span><span><a class="LN" id="122">  122   </a>
</span><span><a class="LN" id="123">  123   </a>  End_of_sample_calc &lt;= Compare_To_Zero_out1;
</span><span><a class="LN" id="124">  124   </a>
</span><span><a class="LN" id="125">  125   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="126">  126   </a>
</span><span><a class="LN" id="127">  127   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
