{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580776626146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580776626146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  4 01:37:06 2020 " "Processing started: Tue Feb  4 01:37:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580776626146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776626146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv-test -c riscv-test " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv-test -c riscv-test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776626146 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580776626493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580776626493 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "platform.qsys " "Elaborating Platform Designer system entity \"platform.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776631141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:12 Progress: Loading riscv-test/platform.qsys " "2020.02.04.01:37:12 Progress: Loading riscv-test/platform.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776632939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Reading input file " "2020.02.04.01:37:13 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Adding Instruction_Cache_0 \[Instruction_Cache 1.0\] " "2020.02.04.01:37:13 Progress: Adding Instruction_Cache_0 \[Instruction_Cache 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Parameterizing module Instruction_Cache_0 " "2020.02.04.01:37:13 Progress: Parameterizing module Instruction_Cache_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Adding jtag_master \[altera_jtag_avalon_master 19.1\] " "2020.02.04.01:37:13 Progress: Adding jtag_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Parameterizing module jtag_master " "2020.02.04.01:37:13 Progress: Parameterizing module jtag_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Adding ledr \[altera_avalon_pio 19.1\] " "2020.02.04.01:37:13 Progress: Adding ledr \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Parameterizing module ledr " "2020.02.04.01:37:13 Progress: Parameterizing module ledr" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Adding riscv_data \[altera_avalon_onchip_memory2 19.1\] " "2020.02.04.01:37:13 Progress: Adding riscv_data \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Parameterizing module riscv_data " "2020.02.04.01:37:13 Progress: Parameterizing module riscv_data" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Adding riscv_sdram \[altera_avalon_new_sdram_controller 19.1\] " "2020.02.04.01:37:13 Progress: Adding riscv_sdram \[altera_avalon_new_sdram_controller 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Parameterizing module riscv_sdram " "2020.02.04.01:37:13 Progress: Parameterizing module riscv_sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Adding riscv_simple_sv_0 \[riscv_simple_sv 1.0\] " "2020.02.04.01:37:13 Progress: Adding riscv_simple_sv_0 \[riscv_simple_sv 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Parameterizing module riscv_simple_sv_0 " "2020.02.04.01:37:13 Progress: Parameterizing module riscv_simple_sv_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Adding riscv_text \[altera_avalon_onchip_memory2 19.1\] " "2020.02.04.01:37:13 Progress: Adding riscv_text \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Parameterizing module riscv_text " "2020.02.04.01:37:13 Progress: Parameterizing module riscv_text" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Adding sw \[altera_avalon_pio 19.1\] " "2020.02.04.01:37:13 Progress: Adding sw \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Parameterizing module sw " "2020.02.04.01:37:13 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Adding sys_sdram_pll \[altera_up_avalon_sys_sdram_pll 18.0\] " "2020.02.04.01:37:13 Progress: Adding sys_sdram_pll \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Parameterizing module sys_sdram_pll " "2020.02.04.01:37:13 Progress: Parameterizing module sys_sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Building connections " "2020.02.04.01:37:13 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Parameterizing connections " "2020.02.04.01:37:13 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:13 Progress: Validating " "2020.02.04.01:37:13 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776633546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.01:37:15 Progress: Done reading input file " "2020.02.04.01:37:15 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776635206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.riscv_sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Platform.riscv_sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776635497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776635497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.sys_sdram_pll: Refclk Freq: 50.0 " "Platform.sys_sdram_pll: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776635497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform: Generating platform \"platform\" for QUARTUS_SYNTH " "Platform: Generating platform \"platform\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776635952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master riscv_simple_sv_0.text_master and slave Instruction_Cache_0.core because they have different value on parameter linewrapBursts. " "Interconnect is inserted between master riscv_simple_sv_0.text_master and slave Instruction_Cache_0.core because they have different value on parameter linewrapBursts." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776636987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Instruction_Cache_0: \"platform\" instantiated Instruction_Cache \"Instruction_Cache_0\" " "Instruction_Cache_0: \"platform\" instantiated Instruction_Cache \"Instruction_Cache_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776637910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master: \"platform\" instantiated altera_jtag_avalon_master \"jtag_master\" " "Jtag_master: \"platform\" instantiated altera_jtag_avalon_master \"jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776637966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr: Starting RTL generation for module 'platform_ledr' " "Ledr: Starting RTL generation for module 'platform_ledr'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776637972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_ledr --dir=/tmp/alt8296_6489450628131950284.dir/0003_ledr_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_6489450628131950284.dir/0003_ledr_gen//platform_ledr_component_configuration.pl  --do_build_sim=0  \] " "Ledr:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_ledr --dir=/tmp/alt8296_6489450628131950284.dir/0003_ledr_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_6489450628131950284.dir/0003_ledr_gen//platform_ledr_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776637973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr: Done RTL generation for module 'platform_ledr' " "Ledr: Done RTL generation for module 'platform_ledr'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr: \"platform\" instantiated altera_avalon_pio \"ledr\" " "Ledr: \"platform\" instantiated altera_avalon_pio \"ledr\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_data: Starting RTL generation for module 'platform_riscv_data' " "Riscv_data: Starting RTL generation for module 'platform_riscv_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_data:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_riscv_data --dir=/tmp/alt8296_6489450628131950284.dir/0004_riscv_data_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_6489450628131950284.dir/0004_riscv_data_gen//platform_riscv_data_component_configuration.pl  --do_build_sim=0  \] " "Riscv_data:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_riscv_data --dir=/tmp/alt8296_6489450628131950284.dir/0004_riscv_data_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_6489450628131950284.dir/0004_riscv_data_gen//platform_riscv_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_data: Done RTL generation for module 'platform_riscv_data' " "Riscv_data: Done RTL generation for module 'platform_riscv_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_data: \"platform\" instantiated altera_avalon_onchip_memory2 \"riscv_data\" " "Riscv_data: \"platform\" instantiated altera_avalon_onchip_memory2 \"riscv_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_sdram: Starting RTL generation for module 'platform_riscv_sdram' " "Riscv_sdram: Starting RTL generation for module 'platform_riscv_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_sdram:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=platform_riscv_sdram --dir=/tmp/alt8296_6489450628131950284.dir/0005_riscv_sdram_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_6489450628131950284.dir/0005_riscv_sdram_gen//platform_riscv_sdram_component_configuration.pl  --do_build_sim=0  \] " "Riscv_sdram:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=platform_riscv_sdram --dir=/tmp/alt8296_6489450628131950284.dir/0005_riscv_sdram_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_6489450628131950284.dir/0005_riscv_sdram_gen//platform_riscv_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_sdram: Done RTL generation for module 'platform_riscv_sdram' " "Riscv_sdram: Done RTL generation for module 'platform_riscv_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_sdram: \"platform\" instantiated altera_avalon_new_sdram_controller \"riscv_sdram\" " "Riscv_sdram: \"platform\" instantiated altera_avalon_new_sdram_controller \"riscv_sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_simple_sv_0: \"platform\" instantiated riscv_simple_sv \"riscv_simple_sv_0\" " "Riscv_simple_sv_0: \"platform\" instantiated riscv_simple_sv \"riscv_simple_sv_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_text: Starting RTL generation for module 'platform_riscv_text' " "Riscv_text: Starting RTL generation for module 'platform_riscv_text'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_text:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_riscv_text --dir=/tmp/alt8296_6489450628131950284.dir/0007_riscv_text_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_6489450628131950284.dir/0007_riscv_text_gen//platform_riscv_text_component_configuration.pl  --do_build_sim=0  \] " "Riscv_text:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_riscv_text --dir=/tmp/alt8296_6489450628131950284.dir/0007_riscv_text_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_6489450628131950284.dir/0007_riscv_text_gen//platform_riscv_text_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_text: Done RTL generation for module 'platform_riscv_text' " "Riscv_text: Done RTL generation for module 'platform_riscv_text'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_text: \"platform\" instantiated altera_avalon_onchip_memory2 \"riscv_text\" " "Riscv_text: \"platform\" instantiated altera_avalon_onchip_memory2 \"riscv_text\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'platform_sw' " "Sw: Starting RTL generation for module 'platform_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_sw --dir=/tmp/alt8296_6489450628131950284.dir/0008_sw_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_6489450628131950284.dir/0008_sw_gen//platform_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_sw --dir=/tmp/alt8296_6489450628131950284.dir/0008_sw_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8296_6489450628131950284.dir/0008_sw_gen//platform_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'platform_sw' " "Sw: Done RTL generation for module 'platform_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"platform\" instantiated altera_avalon_pio \"sw\" " "Sw: \"platform\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll: \"platform\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll\" " "Sys_sdram_pll: \"platform\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776638892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"platform\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"platform\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"jtag_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"jtag_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"jtag_master\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"jtag_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"jtag_master\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"jtag_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"jtag_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"jtag_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"jtag_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"jtag_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"jtag_master\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"jtag_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"jtag_master\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"jtag_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"jtag_master\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"jtag_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll\" instantiated altera_pll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_simple_sv_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"riscv_simple_sv_0_data_master_translator\" " "Riscv_simple_sv_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"riscv_simple_sv_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"riscv_sdram_s1_translator\" " "Riscv_sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"riscv_sdram_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_simple_sv_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"riscv_simple_sv_0_data_master_agent\" " "Riscv_simple_sv_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"riscv_simple_sv_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"riscv_sdram_s1_agent\" " "Riscv_sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"riscv_sdram_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_simple_sv_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"riscv_simple_sv_0_data_master_limiter\" " "Riscv_simple_sv_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"riscv_simple_sv_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"riscv_sdram_s1_burst_adapter\" " "Riscv_sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"riscv_sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter\" " "Riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776639994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776640000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776640003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776640010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776640010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776640018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776640018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776640022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776640025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform: Done \"platform\" with 58 modules, 109 files " "Platform: Done \"platform\" with 58 modules, 109 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776640025 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "platform.qsys " "Finished elaborating Platform Designer system entity \"platform.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776641215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv-test.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv-test.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_test " "Found entity 1: riscv_test" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/platform.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform " "Found entity 1: platform" {  } { { "db/ip/platform/platform.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "db/ip/platform/submodules/adder.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/adder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/platform/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/platform/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641389 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/platform/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641389 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/platform/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641389 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/platform/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641389 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/platform/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641389 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/platform/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641389 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/platform/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/platform/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/platform/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/platform/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/platform/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/platform/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/platform/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/platform/submodules/altera_default_burst_converter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/platform/submodules/altera_incr_burst_converter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/platform/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/platform/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641398 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/platform/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641398 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/platform/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/platform/submodules/altera_jtag_sld_node.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/platform/submodules/altera_jtag_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/platform/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641401 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641404 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641404 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641404 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641404 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/platform/submodules/altera_merlin_master_agent.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/platform/submodules/altera_merlin_master_translator.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/platform/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641411 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/platform/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/platform/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/platform/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/platform/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/platform/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/platform/submodules/altera_reset_controller.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/platform/submodules/altera_reset_synchronizer.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/platform/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/platform/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/platform/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "db/ip/platform/submodules/alu.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641421 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_control.sv(31) " "Verilog HDL warning at alu_control.sv(31): extended using \"x\" or \"z\"" {  } { { "db/ip/platform/submodules/alu_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu_control.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580776641422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_control.sv(56) " "Verilog HDL warning at alu_control.sv(56): extended using \"x\" or \"z\"" {  } { { "db/ip/platform/submodules/alu_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu_control.sv" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580776641422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_control.sv(63) " "Verilog HDL warning at alu_control.sv(63): extended using \"x\" or \"z\"" {  } { { "db/ip/platform/submodules/alu_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu_control.sv" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580776641422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_control.sv(74) " "Verilog HDL warning at alu_control.sv(74): extended using \"x\" or \"z\"" {  } { { "db/ip/platform/submodules/alu_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu_control.sv" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580776641422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "db/ip/platform/submodules/alu_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/alu_control.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/config.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/config.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/constants.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/platform/submodules/constants.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/control_transfer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/control_transfer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_transfer " "Found entity 1: control_transfer" {  } { { "db/ip/platform/submodules/control_transfer.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/control_transfer.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641423 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory_interface.sv(63) " "Verilog HDL warning at data_memory_interface.sv(63): extended using \"x\" or \"z\"" {  } { { "db/ip/platform/submodules/data_memory_interface.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/data_memory_interface.sv" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580776641424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/data_memory_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/data_memory_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_interface " "Found entity 1: data_memory_interface" {  } { { "db/ip/platform/submodules/data_memory_interface.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/data_memory_interface.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/get_data_from_lane.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/get_data_from_lane.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_data_from_lane " "Found entity 1: get_data_from_lane" {  } { { "db/ip/platform/submodules/get_data_from_lane.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_data_from_lane.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/get_position_for_new_lane.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/get_position_for_new_lane.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_position_for_new_lane " "Found entity 1: get_position_for_new_lane" {  } { { "db/ip/platform/submodules/get_position_for_new_lane.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_position_for_new_lane.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/get_tag_index.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/get_tag_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_tag_index " "Found entity 1: get_tag_index" {  } { { "db/ip/platform/submodules/get_tag_index.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_tag_index.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/immediate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/immediate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "db/ip/platform/submodules/immediate_generator.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/immediate_generator.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/instruction_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/instruction_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache " "Found entity 1: instruction_cache" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/instruction_cache_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/instruction_cache_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache_memory " "Found entity 1: instruction_cache_memory" {  } { { "db/ip/platform/submodules/instruction_cache_memory.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "db/ip/platform/submodules/instruction_decoder.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_decoder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "db/ip/platform/submodules/multiplexer.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/multiplexer2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/multiplexer2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2 " "Found entity 1: multiplexer2" {  } { { "db/ip/platform/submodules/multiplexer2.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer2.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/multiplexer4.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/multiplexer4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer4 " "Found entity 1: multiplexer4" {  } { { "db/ip/platform/submodules/multiplexer4.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer4.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/multiplexer8.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/multiplexer8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer8 " "Found entity 1: multiplexer8" {  } { { "db/ip/platform/submodules/multiplexer8.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer8.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_jtag_master " "Found entity 1: platform_jtag_master" {  } { { "db/ip/platform/submodules/platform_jtag_master.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_jtag_master_b2p_adapter " "Found entity 1: platform_jtag_master_b2p_adapter" {  } { { "db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_jtag_master_p2b_adapter " "Found entity 1: platform_jtag_master_p2b_adapter" {  } { { "db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_jtag_master_timing_adt " "Found entity 1: platform_jtag_master_timing_adt" {  } { { "db/ip/platform/submodules/platform_jtag_master_timing_adt.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_ledr " "Found entity 1: platform_ledr" {  } { { "db/ip/platform/submodules/platform_ledr.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0 " "Found entity 1: platform_mm_interconnect_0" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux " "Found entity 1: platform_mm_interconnect_0_cmd_demux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux_001 " "Found entity 1: platform_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux_002 " "Found entity 1: platform_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux " "Found entity 1: platform_mm_interconnect_0_cmd_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux_001 " "Found entity 1: platform_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux_004 " "Found entity 1: platform_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_004.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_default_decode " "Found entity 1: platform_mm_interconnect_0_router_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641447 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router " "Found entity 2: platform_mm_interconnect_0_router" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_001_default_decode " "Found entity 1: platform_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641448 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_001 " "Found entity 2: platform_mm_interconnect_0_router_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_002_default_decode " "Found entity 1: platform_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641449 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_002 " "Found entity 2: platform_mm_interconnect_0_router_002" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_003_default_decode " "Found entity 1: platform_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641450 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_003 " "Found entity 2: platform_mm_interconnect_0_router_003" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_004_default_decode " "Found entity 1: platform_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641451 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_004 " "Found entity 2: platform_mm_interconnect_0_router_004" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_006_default_decode " "Found entity 1: platform_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641451 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_006 " "Found entity 2: platform_mm_interconnect_0_router_006" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_007_default_decode " "Found entity 1: platform_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641452 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_007 " "Found entity 2: platform_mm_interconnect_0_router_007" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_demux " "Found entity 1: platform_mm_interconnect_0_rsp_demux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_demux_001 " "Found entity 1: platform_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_demux_004 " "Found entity 1: platform_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_004.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux " "Found entity 1: platform_mm_interconnect_0_rsp_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux_001 " "Found entity 1: platform_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux_002 " "Found entity 1: platform_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1 " "Found entity 1: platform_mm_interconnect_1" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_cmd_demux " "Found entity 1: platform_mm_interconnect_1_cmd_demux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_cmd_mux " "Found entity 1: platform_mm_interconnect_1_cmd_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_router_default_decode " "Found entity 1: platform_mm_interconnect_1_router_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641460 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_1_router " "Found entity 2: platform_mm_interconnect_1_router" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580776641460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_router_001_default_decode " "Found entity 1: platform_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641461 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_1_router_001 " "Found entity 2: platform_mm_interconnect_1_router_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_rsp_mux " "Found entity 1: platform_mm_interconnect_1_rsp_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_riscv_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_riscv_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_riscv_data " "Found entity 1: platform_riscv_data" {  } { { "db/ip/platform/submodules/platform_riscv_data.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_riscv_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_riscv_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_riscv_sdram_input_efifo_module " "Found entity 1: platform_riscv_sdram_input_efifo_module" {  } { { "db/ip/platform/submodules/platform_riscv_sdram.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641464 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_riscv_sdram " "Found entity 2: platform_riscv_sdram" {  } { { "db/ip/platform/submodules/platform_riscv_sdram.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_riscv_text.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_riscv_text.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_riscv_text " "Found entity 1: platform_riscv_text" {  } { { "db/ip/platform/submodules/platform_riscv_text.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_text.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_sw " "Found entity 1: platform_sw" {  } { { "db/ip/platform/submodules/platform_sw.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_sys_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_sys_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_sys_sdram_pll " "Found entity 1: platform_sys_sdram_pll" {  } { { "db/ip/platform/submodules/platform_sys_sdram_pll.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_sys_sdram_pll_sys_pll " "Found entity 1: platform_sys_sdram_pll_sys_pll" {  } { { "db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "db/ip/platform/submodules/regfile.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/regfile.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "db/ip/platform/submodules/register.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/register.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/riscv_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/riscv_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_core " "Found entity 1: riscv_core" {  } { { "db/ip/platform/submodules/riscv_core.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/riscv_core.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlecycle_control.sv(36) " "Verilog HDL warning at singlecycle_control.sv(36): extended using \"x\" or \"z\"" {  } { { "db/ip/platform/submodules/singlecycle_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_control.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580776641469 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlecycle_control.sv(39) " "Verilog HDL warning at singlecycle_control.sv(39): extended using \"x\" or \"z\"" {  } { { "db/ip/platform/submodules/singlecycle_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_control.sv" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580776641469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/singlecycle_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/singlecycle_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singlecycle_control " "Found entity 1: singlecycle_control" {  } { { "db/ip/platform/submodules/singlecycle_control.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_control.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/singlecycle_ctlpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/singlecycle_ctlpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singlecycle_ctlpath " "Found entity 1: singlecycle_ctlpath" {  } { { "db/ip/platform/submodules/singlecycle_ctlpath.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/singlecycle_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/singlecycle_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singlecycle_datapath " "Found entity 1: singlecycle_datapath" {  } { { "db/ip/platform/submodules/singlecycle_datapath.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/text_memory_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/text_memory_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 text_memory_interface " "Found entity 1: text_memory_interface" {  } { { "db/ip/platform/submodules/text_memory_interface.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/text_memory_interface.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/update_LRU.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/update_LRU.v" { { "Info" "ISGN_ENTITY_NAME" "1 update_LRU " "Found entity 1: update_LRU" {  } { { "db/ip/platform/submodules/update_LRU.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_LRU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/update_data_lane.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/update_data_lane.v" { { "Info" "ISGN_ENTITY_NAME" "1 update_data_lane " "Found entity 1: update_data_lane" {  } { { "db/ip/platform/submodules/update_data_lane.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_data_lane.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/update_tag_lane.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/update_tag_lane.v" { { "Info" "ISGN_ENTITY_NAME" "1 update_tag_lane " "Found entity 1: update_tag_lane" {  } { { "db/ip/platform/submodules/update_tag_lane.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_tag_lane.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776641473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776641473 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instruction_cache instruction_cache.v(40) " "Verilog HDL Parameter Declaration warning at instruction_cache.v(40): Parameter Declaration in module \"instruction_cache\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1580776641474 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instruction_cache instruction_cache.v(41) " "Verilog HDL Parameter Declaration warning at instruction_cache.v(41): Parameter Declaration in module \"instruction_cache\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1580776641474 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instruction_cache instruction_cache.v(42) " "Verilog HDL Parameter Declaration warning at instruction_cache.v(42): Parameter Declaration in module \"instruction_cache\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1580776641474 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instruction_cache instruction_cache.v(43) " "Verilog HDL Parameter Declaration warning at instruction_cache.v(43): Parameter Declaration in module \"instruction_cache\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1580776641474 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "instruction_cache_memory instruction_cache_memory.v(36) " "Verilog HDL Parameter Declaration warning at instruction_cache_memory.v(36): Parameter Declaration in module \"instruction_cache_memory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/platform/submodules/instruction_cache_memory.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache_memory.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1580776641474 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "get_data_from_lane get_data_from_lane.v(18) " "Verilog HDL Parameter Declaration warning at get_data_from_lane.v(18): Parameter Declaration in module \"get_data_from_lane\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/platform/submodules/get_data_from_lane.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_data_from_lane.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1580776641475 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platform_riscv_sdram.v(318) " "Verilog HDL or VHDL warning at platform_riscv_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/platform/submodules/platform_riscv_sdram.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580776641490 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platform_riscv_sdram.v(328) " "Verilog HDL or VHDL warning at platform_riscv_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/platform/submodules/platform_riscv_sdram.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580776641490 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platform_riscv_sdram.v(338) " "Verilog HDL or VHDL warning at platform_riscv_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/platform/submodules/platform_riscv_sdram.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580776641490 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platform_riscv_sdram.v(682) " "Verilog HDL or VHDL warning at platform_riscv_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/platform/submodules/platform_riscv_sdram.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580776641491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_test " "Elaborating entity \"riscv_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580776641584 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 riscv-test.v(28) " "Output port \"HEX0\" at riscv-test.v(28) has no driver" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580776641585 "|riscv_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 riscv-test.v(29) " "Output port \"HEX1\" at riscv-test.v(29) has no driver" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580776641585 "|riscv_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 riscv-test.v(30) " "Output port \"HEX2\" at riscv-test.v(30) has no driver" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580776641585 "|riscv_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 riscv-test.v(31) " "Output port \"HEX3\" at riscv-test.v(31) has no driver" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580776641585 "|riscv_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 riscv-test.v(32) " "Output port \"HEX4\" at riscv-test.v(32) has no driver" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580776641585 "|riscv_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 riscv-test.v(33) " "Output port \"HEX5\" at riscv-test.v(33) has no driver" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580776641585 "|riscv_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform platform:u0 " "Elaborating entity \"platform\" for hierarchy \"platform:u0\"" {  } { { "riscv-test.v" "u0" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776641586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_cache platform:u0\|instruction_cache:instruction_cache_0 " "Elaborating entity \"instruction_cache\" for hierarchy \"platform:u0\|instruction_cache:instruction_cache_0\"" {  } { { "db/ip/platform/platform.v" "instruction_cache_0" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776641588 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i instruction_cache.v(137) " "Verilog HDL Always Construct warning at instruction_cache.v(137): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/platform/submodules/instruction_cache.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580776641631 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_cache_memory platform:u0\|instruction_cache:instruction_cache_0\|instruction_cache_memory:memory_interface " "Elaborating entity \"instruction_cache_memory\" for hierarchy \"platform:u0\|instruction_cache:instruction_cache_0\|instruction_cache_memory:memory_interface\"" {  } { { "db/ip/platform/submodules/instruction_cache.v" "memory_interface" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "offset1 instruction_cache_memory.v(48) " "Verilog HDL or VHDL warning at instruction_cache_memory.v(48): object \"offset1\" assigned a value but never read" {  } { { "db/ip/platform/submodules/instruction_cache_memory.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache_memory.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580776642154 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 instruction_cache_memory.v(53) " "Verilog HDL assignment warning at instruction_cache_memory.v(53): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/platform/submodules/instruction_cache_memory.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache_memory.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580776642155 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 instruction_cache_memory.v(93) " "Verilog HDL assignment warning at instruction_cache_memory.v(93): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/platform/submodules/instruction_cache_memory.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache_memory.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580776642156 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_position_for_new_lane platform:u0\|instruction_cache:instruction_cache_0\|get_position_for_new_lane:get_lane_to_replace " "Elaborating entity \"get_position_for_new_lane\" for hierarchy \"platform:u0\|instruction_cache:instruction_cache_0\|get_position_for_new_lane:get_lane_to_replace\"" {  } { { "db/ip/platform/submodules/instruction_cache.v" "get_lane_to_replace" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 get_position_for_new_lane.v(26) " "Verilog HDL assignment warning at get_position_for_new_lane.v(26): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/platform/submodules/get_position_for_new_lane.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/get_position_for_new_lane.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580776642446 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0|get_position_for_new_lane:get_lane_to_replace"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_LRU platform:u0\|instruction_cache:instruction_cache_0\|update_LRU:get_new_LRU " "Elaborating entity \"update_LRU\" for hierarchy \"platform:u0\|instruction_cache:instruction_cache_0\|update_LRU:get_new_LRU\"" {  } { { "db/ip/platform/submodules/instruction_cache.v" "get_new_LRU" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642449 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nu update_LRU.v(22) " "Verilog HDL or VHDL warning at update_LRU.v(22): object \"nu\" assigned a value but never read" {  } { { "db/ip/platform/submodules/update_LRU.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_LRU.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580776642449 "|riscv_test|platform:u0|instruction_cache:instruction_cache_0|update_LRU:get_new_LRU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_LRU platform:u0\|instruction_cache:instruction_cache_0\|update_LRU:get_new_LRU\|update_LRU:l " "Elaborating entity \"update_LRU\" for hierarchy \"platform:u0\|instruction_cache:instruction_cache_0\|update_LRU:get_new_LRU\|update_LRU:l\"" {  } { { "db/ip/platform/submodules/update_LRU.v" "l" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/update_LRU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_tag_index platform:u0\|instruction_cache:instruction_cache_0\|get_tag_index:get_lane_add_and_tag_hit " "Elaborating entity \"get_tag_index\" for hierarchy \"platform:u0\|instruction_cache:instruction_cache_0\|get_tag_index:get_lane_add_and_tag_hit\"" {  } { { "db/ip/platform/submodules/instruction_cache.v" "get_lane_add_and_tag_hit" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_data_from_lane platform:u0\|instruction_cache:instruction_cache_0\|get_data_from_lane:access_lane " "Elaborating entity \"get_data_from_lane\" for hierarchy \"platform:u0\|instruction_cache:instruction_cache_0\|get_data_from_lane:access_lane\"" {  } { { "db/ip/platform/submodules/instruction_cache.v" "access_lane" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_tag_lane platform:u0\|instruction_cache:instruction_cache_0\|update_tag_lane:get_new_tag_lane " "Elaborating entity \"update_tag_lane\" for hierarchy \"platform:u0\|instruction_cache:instruction_cache_0\|update_tag_lane:get_new_tag_lane\"" {  } { { "db/ip/platform/submodules/instruction_cache.v" "get_new_tag_lane" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_data_lane platform:u0\|instruction_cache:instruction_cache_0\|update_data_lane:get_new_data_lane " "Elaborating entity \"update_data_lane\" for hierarchy \"platform:u0\|instruction_cache:instruction_cache_0\|update_data_lane:get_new_data_lane\"" {  } { { "db/ip/platform/submodules/instruction_cache.v" "get_new_data_lane" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/instruction_cache.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_jtag_master platform:u0\|platform_jtag_master:jtag_master " "Elaborating entity \"platform_jtag_master\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\"" {  } { { "db/ip/platform/platform.v" "jtag_master" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/platform/submodules/platform_jtag_master.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/platform/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/platform/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/platform/submodules/altera_jtag_sld_node.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776642572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776642572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776642572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776642572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776642572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776642572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776642572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776642572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776642572 ""}  } { { "db/ip/platform/submodules/altera_jtag_sld_node.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580776642572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/platform/submodules/altera_jtag_sld_node.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776642935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/platform/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/platform/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/platform/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776643078 ""}  } { { "db/ip/platform/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580776643078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/platform/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/platform/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/platform/submodules/altera_jtag_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776643118 ""}  } { { "db/ip/platform/submodules/altera_jtag_streaming.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580776643118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/platform/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/platform/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/platform/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/platform/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/platform/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/platform/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/platform/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/platform/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_jtag_master_timing_adt platform:u0\|platform_jtag_master:jtag_master\|platform_jtag_master_timing_adt:timing_adt " "Elaborating entity \"platform_jtag_master_timing_adt\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|platform_jtag_master_timing_adt:timing_adt\"" {  } { { "db/ip/platform/submodules/platform_jtag_master.v" "timing_adt" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643144 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready platform_jtag_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at platform_jtag_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/platform/submodules/platform_jtag_master_timing_adt.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580776643144 "|riscv_test|platform:u0|platform_jtag_master:jtag_master|platform_jtag_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/platform/submodules/platform_jtag_master.v" "fifo" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/platform/submodules/platform_jtag_master.v" "b2p" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/platform/submodules/platform_jtag_master.v" "p2b" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/platform/submodules/platform_jtag_master.v" "transacto" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/platform/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_jtag_master_b2p_adapter platform:u0\|platform_jtag_master:jtag_master\|platform_jtag_master_b2p_adapter:b2p_adapter " "Elaborating entity \"platform_jtag_master_b2p_adapter\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|platform_jtag_master_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/platform/submodules/platform_jtag_master.v" "b2p_adapter" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643201 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel platform_jtag_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at platform_jtag_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580776643201 "|riscv_test|platform:u0|platform_jtag_master:jtag_master|platform_jtag_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 platform_jtag_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at platform_jtag_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580776643201 "|riscv_test|platform:u0|platform_jtag_master:jtag_master|platform_jtag_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_jtag_master_p2b_adapter platform:u0\|platform_jtag_master:jtag_master\|platform_jtag_master_p2b_adapter:p2b_adapter " "Elaborating entity \"platform_jtag_master_p2b_adapter\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|platform_jtag_master_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/platform/submodules/platform_jtag_master.v" "p2b_adapter" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller platform:u0\|platform_jtag_master:jtag_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/platform/submodules/platform_jtag_master.v" "rst_controller" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_jtag_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform:u0\|platform_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/platform/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform:u0\|platform_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform:u0\|platform_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/platform/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_ledr platform:u0\|platform_ledr:ledr " "Elaborating entity \"platform_ledr\" for hierarchy \"platform:u0\|platform_ledr:ledr\"" {  } { { "db/ip/platform/platform.v" "ledr" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_riscv_data platform:u0\|platform_riscv_data:riscv_data " "Elaborating entity \"platform_riscv_data\" for hierarchy \"platform:u0\|platform_riscv_data:riscv_data\"" {  } { { "db/ip/platform/platform.v" "riscv_data" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:u0\|platform_riscv_data:riscv_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:u0\|platform_riscv_data:riscv_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_riscv_data.v" "the_altsyncram" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_data.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_riscv_data:riscv_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:u0\|platform_riscv_data:riscv_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_riscv_data.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_data.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_riscv_data:riscv_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:u0\|platform_riscv_data:riscv_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776643248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file platform_riscv_data.hex " "Parameter \"init_file\" = \"platform_riscv_data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776643248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776643248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776643248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776643248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776643248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776643248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776643248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776643248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776643248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776643248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776643248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776643248 ""}  } { { "db/ip/platform/submodules/platform_riscv_data.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_data.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580776643248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cum1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cum1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cum1 " "Found entity 1: altsyncram_cum1" {  } { { "db/altsyncram_cum1.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_cum1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776643293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776643293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cum1 platform:u0\|platform_riscv_data:riscv_data\|altsyncram:the_altsyncram\|altsyncram_cum1:auto_generated " "Elaborating entity \"altsyncram_cum1\" for hierarchy \"platform:u0\|platform_riscv_data:riscv_data\|altsyncram:the_altsyncram\|altsyncram_cum1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776643294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776644198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776644198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la platform:u0\|platform_riscv_data:riscv_data\|altsyncram:the_altsyncram\|altsyncram_cum1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"platform:u0\|platform_riscv_data:riscv_data\|altsyncram:the_altsyncram\|altsyncram_cum1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_cum1.tdf" "decode3" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_cum1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776644228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776644228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb platform:u0\|platform_riscv_data:riscv_data\|altsyncram:the_altsyncram\|altsyncram_cum1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"platform:u0\|platform_riscv_data:riscv_data\|altsyncram:the_altsyncram\|altsyncram_cum1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_cum1.tdf" "mux2" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_cum1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_riscv_sdram platform:u0\|platform_riscv_sdram:riscv_sdram " "Elaborating entity \"platform_riscv_sdram\" for hierarchy \"platform:u0\|platform_riscv_sdram:riscv_sdram\"" {  } { { "db/ip/platform/platform.v" "riscv_sdram" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_riscv_sdram_input_efifo_module platform:u0\|platform_riscv_sdram:riscv_sdram\|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module " "Elaborating entity \"platform_riscv_sdram_input_efifo_module\" for hierarchy \"platform:u0\|platform_riscv_sdram:riscv_sdram\|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module\"" {  } { { "db/ip/platform/submodules/platform_riscv_sdram.v" "the_platform_riscv_sdram_input_efifo_module" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_core platform:u0\|riscv_core:riscv_simple_sv_0 " "Elaborating entity \"riscv_core\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\"" {  } { { "db/ip/platform/platform.v" "riscv_simple_sv_0" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlecycle_datapath platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath " "Elaborating entity \"singlecycle_datapath\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\"" {  } { { "db/ip/platform/submodules/riscv_core.sv" "singlecycle_datapath" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/riscv_core.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|adder:adder_pc_plus_4 " "Elaborating entity \"adder\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|adder:adder_pc_plus_4\"" {  } { { "db/ip/platform/submodules/singlecycle_datapath.sv" "adder_pc_plus_4" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|alu:alu\"" {  } { { "db/ip/platform/submodules/singlecycle_datapath.sv" "alu" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer4 platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|multiplexer4:mux_next_pc_select " "Elaborating entity \"multiplexer4\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|multiplexer4:mux_next_pc_select\"" {  } { { "db/ip/platform/submodules/singlecycle_datapath.sv" "mux_next_pc_select" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|multiplexer4:mux_next_pc_select\|multiplexer:multiplexer " "Elaborating entity \"multiplexer\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|multiplexer4:mux_next_pc_select\|multiplexer:multiplexer\"" {  } { { "db/ip/platform/submodules/multiplexer4.sv" "multiplexer" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer4.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2 platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|multiplexer2:mux_operand_a " "Elaborating entity \"multiplexer2\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|multiplexer2:mux_operand_a\"" {  } { { "db/ip/platform/submodules/singlecycle_datapath.sv" "mux_operand_a" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|multiplexer2:mux_operand_a\|multiplexer:multiplexer " "Elaborating entity \"multiplexer\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|multiplexer2:mux_operand_a\|multiplexer:multiplexer\"" {  } { { "db/ip/platform/submodules/multiplexer2.sv" "multiplexer" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer2.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer8 platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|multiplexer8:mux_reg_writeback " "Elaborating entity \"multiplexer8\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|multiplexer8:mux_reg_writeback\"" {  } { { "db/ip/platform/submodules/singlecycle_datapath.sv" "mux_reg_writeback" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|multiplexer8:mux_reg_writeback\|multiplexer:multiplexer " "Elaborating entity \"multiplexer\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|multiplexer8:mux_reg_writeback\|multiplexer:multiplexer\"" {  } { { "db/ip/platform/submodules/multiplexer8.sv" "multiplexer" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/multiplexer8.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|register:program_counter " "Elaborating entity \"register\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|register:program_counter\"" {  } { { "db/ip/platform/submodules/singlecycle_datapath.sv" "program_counter" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|regfile:regfile\"" {  } { { "db/ip/platform/submodules/singlecycle_datapath.sv" "regfile" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|instruction_decoder:instruction_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|instruction_decoder:instruction_decoder\"" {  } { { "db/ip/platform/submodules/singlecycle_datapath.sv" "instruction_decoder" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|immediate_generator:immediate_generator " "Elaborating entity \"immediate_generator\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|immediate_generator:immediate_generator\"" {  } { { "db/ip/platform/submodules/singlecycle_datapath.sv" "immediate_generator" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_datapath.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlecycle_ctlpath platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_ctlpath:singlecycle_ctlpath " "Elaborating entity \"singlecycle_ctlpath\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_ctlpath:singlecycle_ctlpath\"" {  } { { "db/ip/platform/submodules/riscv_core.sv" "singlecycle_ctlpath" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/riscv_core.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlecycle_control platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_ctlpath:singlecycle_ctlpath\|singlecycle_control:singlecycle_control " "Elaborating entity \"singlecycle_control\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_ctlpath:singlecycle_ctlpath\|singlecycle_control:singlecycle_control\"" {  } { { "db/ip/platform/submodules/singlecycle_ctlpath.sv" "singlecycle_control" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_transfer platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_ctlpath:singlecycle_ctlpath\|control_transfer:control_transfer " "Elaborating entity \"control_transfer\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_ctlpath:singlecycle_ctlpath\|control_transfer:control_transfer\"" {  } { { "db/ip/platform/submodules/singlecycle_ctlpath.sv" "control_transfer" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_ctlpath:singlecycle_ctlpath\|alu_control:alu_control " "Elaborating entity \"alu_control\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_ctlpath:singlecycle_ctlpath\|alu_control:alu_control\"" {  } { { "db/ip/platform/submodules/singlecycle_ctlpath.sv" "alu_control" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/singlecycle_ctlpath.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory_interface platform:u0\|riscv_core:riscv_simple_sv_0\|data_memory_interface:data_memory_interface " "Elaborating entity \"data_memory_interface\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|data_memory_interface:data_memory_interface\"" {  } { { "db/ip/platform/submodules/riscv_core.sv" "data_memory_interface" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/riscv_core.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_memory_interface platform:u0\|riscv_core:riscv_simple_sv_0\|text_memory_interface:text_memory_interface " "Elaborating entity \"text_memory_interface\" for hierarchy \"platform:u0\|riscv_core:riscv_simple_sv_0\|text_memory_interface:text_memory_interface\"" {  } { { "db/ip/platform/submodules/riscv_core.sv" "text_memory_interface" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/riscv_core.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_riscv_text platform:u0\|platform_riscv_text:riscv_text " "Elaborating entity \"platform_riscv_text\" for hierarchy \"platform:u0\|platform_riscv_text:riscv_text\"" {  } { { "db/ip/platform/platform.v" "riscv_text" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:u0\|platform_riscv_text:riscv_text\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:u0\|platform_riscv_text:riscv_text\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_riscv_text.v" "the_altsyncram" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_text.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_riscv_text:riscv_text\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:u0\|platform_riscv_text:riscv_text\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_riscv_text.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_text.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_riscv_text:riscv_text\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:u0\|platform_riscv_text:riscv_text\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776644411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file platform_riscv_text.hex " "Parameter \"init_file\" = \"platform_riscv_text.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776644411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776644411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776644411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776644411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776644411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776644411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776644411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776644411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776644411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776644411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776644411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776644411 ""}  } { { "db/ip/platform/submodules/platform_riscv_text.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_riscv_text.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580776644411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_evm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_evm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_evm1 " "Found entity 1: altsyncram_evm1" {  } { { "db/altsyncram_evm1.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_evm1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776644447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776644447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_evm1 platform:u0\|platform_riscv_text:riscv_text\|altsyncram:the_altsyncram\|altsyncram_evm1:auto_generated " "Elaborating entity \"altsyncram_evm1\" for hierarchy \"platform:u0\|platform_riscv_text:riscv_text\|altsyncram:the_altsyncram\|altsyncram_evm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776644913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776644913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la platform:u0\|platform_riscv_text:riscv_text\|altsyncram:the_altsyncram\|altsyncram_evm1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"platform:u0\|platform_riscv_text:riscv_text\|altsyncram:the_altsyncram\|altsyncram_evm1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_evm1.tdf" "decode3" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_evm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776644942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776644942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb platform:u0\|platform_riscv_text:riscv_text\|altsyncram:the_altsyncram\|altsyncram_evm1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"platform:u0\|platform_riscv_text:riscv_text\|altsyncram:the_altsyncram\|altsyncram_evm1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_evm1.tdf" "mux2" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_evm1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_sw platform:u0\|platform_sw:sw " "Elaborating entity \"platform_sw\" for hierarchy \"platform:u0\|platform_sw:sw\"" {  } { { "db/ip/platform/platform.v" "sw" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_sys_sdram_pll platform:u0\|platform_sys_sdram_pll:sys_sdram_pll " "Elaborating entity \"platform_sys_sdram_pll\" for hierarchy \"platform:u0\|platform_sys_sdram_pll:sys_sdram_pll\"" {  } { { "db/ip/platform/platform.v" "sys_sdram_pll" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_sys_sdram_pll_sys_pll platform:u0\|platform_sys_sdram_pll:sys_sdram_pll\|platform_sys_sdram_pll_sys_pll:sys_pll " "Elaborating entity \"platform_sys_sdram_pll_sys_pll\" for hierarchy \"platform:u0\|platform_sys_sdram_pll:sys_sdram_pll\|platform_sys_sdram_pll_sys_pll:sys_pll\"" {  } { { "db/ip/platform/submodules/platform_sys_sdram_pll.v" "sys_pll" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll platform:u0\|platform_sys_sdram_pll:sys_sdram_pll\|platform_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"platform:u0\|platform_sys_sdram_pll:sys_sdram_pll\|platform_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v" "altera_pll_i" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776644991 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1580776645004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_sys_sdram_pll:sys_sdram_pll\|platform_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"platform:u0\|platform_sys_sdram_pll:sys_sdram_pll\|platform_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_sys_sdram_pll:sys_sdram_pll\|platform_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"platform:u0\|platform_sys_sdram_pll:sys_sdram_pll\|platform_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776645009 ""}  } { { "db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580776645009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal platform:u0\|platform_sys_sdram_pll:sys_sdram_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"platform:u0\|platform_sys_sdram_pll:sys_sdram_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/platform/submodules/platform_sys_sdram_pll.v" "reset_from_locked" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_sys_sdram_pll.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"platform_mm_interconnect_0\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/platform/platform.v" "mm_interconnect_0" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:riscv_simple_sv_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:riscv_simple_sv_0_data_master_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "riscv_simple_sv_0_data_master_translator" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:instruction_cache_0_memory_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:instruction_cache_0_memory_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "instruction_cache_0_memory_translator" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:riscv_sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:riscv_sdram_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "riscv_sdram_s1_translator" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "ledr_s1_translator" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:riscv_text_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:riscv_text_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "riscv_text_s1_translator" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:riscv_data_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:riscv_data_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "riscv_data_s1_translator" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:riscv_simple_sv_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:riscv_simple_sv_0_data_master_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "riscv_simple_sv_0_data_master_agent" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "jtag_master_master_agent" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:instruction_cache_0_memory_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:instruction_cache_0_memory_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "instruction_cache_0_memory_agent" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:riscv_sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:riscv_sdram_s1_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "riscv_sdram_s1_agent" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:riscv_sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:riscv_sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/platform/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "riscv_sdram_s1_agent_rsp_fifo" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "riscv_sdram_s1_agent_rdata_fifo" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ledr_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ledr_s1_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "ledr_s1_agent" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ledr_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ledr_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/platform/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "ledr_s1_agent_rsp_fifo" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router " "Elaborating entity \"platform_mm_interconnect_0_router\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "router" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\|platform_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\|platform_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_001 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"platform_mm_interconnect_0_router_001\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "router_001" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_001_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\|platform_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_001_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\|platform_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_002 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"platform_mm_interconnect_0_router_002\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "router_002" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_002_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002\|platform_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_002_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002\|platform_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_003 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"platform_mm_interconnect_0_router_003\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "router_003" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_003_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003\|platform_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_003_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003\|platform_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_004 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"platform_mm_interconnect_0_router_004\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "router_004" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_004_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_004:router_004\|platform_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_004_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_004:router_004\|platform_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_006 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"platform_mm_interconnect_0_router_006\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "router_006" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_006_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_006:router_006\|platform_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_006_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_006:router_006\|platform_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_007 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"platform_mm_interconnect_0_router_007\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "router_007" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_007_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_007:router_007\|platform_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_007_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_007:router_007\|platform_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "riscv_simple_sv_0_data_master_limiter" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_sdram_s1_burst_adapter\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "riscv_sdram_s1_burst_adapter" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "riscv_text_s1_burst_adapter" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 7 to match size of target (1)" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580776645547 "|riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_demux platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"platform_mm_interconnect_0_cmd_demux\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cmd_demux" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_demux_001 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"platform_mm_interconnect_0_cmd_demux_001\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_demux_002 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"platform_mm_interconnect_0_cmd_demux_002\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_mux platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"platform_mm_interconnect_0_cmd_mux\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cmd_mux" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_mux_001 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"platform_mm_interconnect_0_cmd_mux_001\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_mux_004 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"platform_mm_interconnect_0_cmd_mux_004\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cmd_mux_004" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_demux platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"platform_mm_interconnect_0_rsp_demux\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "rsp_demux" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_demux_001 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"platform_mm_interconnect_0_rsp_demux_001\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_demux_004 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"platform_mm_interconnect_0_rsp_demux_004\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "rsp_demux_004" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_mux platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"platform_mm_interconnect_0_rsp_mux\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "rsp_mux" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_mux_001 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"platform_mm_interconnect_0_rsp_mux_001\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_mux_002 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"platform_mm_interconnect_0_rsp_mux_002\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645751 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/platform/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580776645760 "|riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/platform/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580776645760 "|riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/platform/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580776645760 "|riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 3084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645788 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/platform/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580776645796 "|riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/platform/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580776645797 "|riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/platform/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580776645797 "|riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter_001 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0.v" 3142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1 platform:u0\|platform_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"platform_mm_interconnect_1\" for hierarchy \"platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/platform/platform.v" "mm_interconnect_1" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:riscv_simple_sv_0_text_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:riscv_simple_sv_0_text_master_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "riscv_simple_sv_0_text_master_translator" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:instruction_cache_0_core_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:instruction_cache_0_core_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "instruction_cache_0_core_translator" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:riscv_simple_sv_0_text_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:riscv_simple_sv_0_text_master_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "riscv_simple_sv_0_text_master_agent" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:instruction_cache_0_core_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:instruction_cache_0_core_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "instruction_cache_0_core_agent" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:instruction_cache_0_core_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:instruction_cache_0_core_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/platform/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "instruction_cache_0_core_agent_rsp_fifo" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router " "Elaborating entity \"platform_mm_interconnect_1_router\" for hierarchy \"platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "router" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router_default_decode platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router\|platform_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_1_router_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router\|platform_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router_001 platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"platform_mm_interconnect_1_router_001\" for hierarchy \"platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "router_001" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router_001_default_decode platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001\|platform_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_1_router_001_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001\|platform_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_cmd_demux platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"platform_mm_interconnect_1_cmd_demux\" for hierarchy \"platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "cmd_demux" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_cmd_mux platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"platform_mm_interconnect_1_cmd_mux\" for hierarchy \"platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "cmd_mux" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_rsp_mux platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"platform_mm_interconnect_1_rsp_mux\" for hierarchy \"platform:u0\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "rsp_mux" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/platform_mm_interconnect_1.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller platform:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"platform:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/platform/platform.v" "rst_controller_001" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/platform.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776645995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_se84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_se84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_se84 " "Found entity 1: altsyncram_se84" {  } { { "db/altsyncram_se84.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_se84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776649436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776649436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776649600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776649600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776649645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776649645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pai " "Found entity 1: cntr_pai" {  } { { "db/cntr_pai.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cntr_pai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776649707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776649707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cmpr_g9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776649739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776649739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776649781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776649781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776649839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776649839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776649869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776649869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776649909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776649909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776649938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776649938 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776650230 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1580776650415 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.02.04.01:37:32 Progress: Loading sld4d198435/alt_sld_fab_wrapper_hw.tcl " "2020.02.04.01:37:32 Progress: Loading sld4d198435/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776652210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776653037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776653096 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776653628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776653711 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776653798 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776653903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776653905 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776653905 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1580776654602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d198435/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d198435/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d198435/alt_sld_fab.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776654791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776654791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776654868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776654868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776654869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776654869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776654928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776654928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776655003 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776655003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776655003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/sld4d198435/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776655065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776655065 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "platform:u0\|instruction_cache:instruction_cache_0\|MEM_T_rtl_0 " "Inferred RAM node \"platform:u0\|instruction_cache:instruction_cache_0\|MEM_T_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1580776658429 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "platform:u0\|instruction_cache:instruction_cache_0\|MEM_rtl_0 " "Inferred RAM node \"platform:u0\|instruction_cache:instruction_cache_0\|MEM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1580776658435 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "platform:u0\|instruction_cache:instruction_cache_0\|LRU_rtl_0 " "Inferred RAM node \"platform:u0\|instruction_cache:instruction_cache_0\|LRU_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1580776658493 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|regfile:regfile\|register " "RAM logic \"platform:u0\|riscv_core:riscv_simple_sv_0\|singlecycle_datapath:singlecycle_datapath\|regfile:regfile\|register\" is uninferred due to asynchronous read logic" {  } { { "db/ip/platform/submodules/regfile.sv" "register" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/regfile.sv" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1580776658493 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1580776658493 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/riscv-test.ram0_regfile_4c9f4da2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/riscv-test.ram0_regfile_4c9f4da2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 0 1580776662936 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "platform:u0\|instruction_cache:instruction_cache_0\|MEM_T_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"platform:u0\|instruction_cache:instruction_cache_0\|MEM_T_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 80 " "Parameter WIDTH_A set to 80" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 80 " "Parameter WIDTH_B set to 80" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "platform:u0\|instruction_cache:instruction_cache_0\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"platform:u0\|instruction_cache:instruction_cache_0\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2048 " "Parameter WIDTH_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2048 " "Parameter WIDTH_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "platform:u0\|instruction_cache:instruction_cache_0\|LRU_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"platform:u0\|instruction_cache:instruction_cache_0\|LRU_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580776665898 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1580776665898 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1580776665898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|instruction_cache:instruction_cache_0\|altsyncram:MEM_T_rtl_0 " "Elaborated megafunction instantiation \"platform:u0\|instruction_cache:instruction_cache_0\|altsyncram:MEM_T_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776665927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|instruction_cache:instruction_cache_0\|altsyncram:MEM_T_rtl_0 " "Instantiated megafunction \"platform:u0\|instruction_cache:instruction_cache_0\|altsyncram:MEM_T_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776665927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 80 " "Parameter \"WIDTH_A\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776665927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776665927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776665927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 80 " "Parameter \"WIDTH_B\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776665927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776665927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776665927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776665927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776665927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776665927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776665927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776665927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776665927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776665927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776665927 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580776665927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776665970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776665970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|instruction_cache:instruction_cache_0\|altsyncram:MEM_rtl_0 " "Elaborated megafunction instantiation \"platform:u0\|instruction_cache:instruction_cache_0\|altsyncram:MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776666223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|instruction_cache:instruction_cache_0\|altsyncram:MEM_rtl_0 " "Instantiated megafunction \"platform:u0\|instruction_cache:instruction_cache_0\|altsyncram:MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2048 " "Parameter \"WIDTH_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2048 " "Parameter \"WIDTH_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776666223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776666223 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580776666223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3po1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3po1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3po1 " "Found entity 1: altsyncram_3po1" {  } { { "db/altsyncram_3po1.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_3po1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776666575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776666575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|instruction_cache:instruction_cache_0\|altsyncram:LRU_rtl_0 " "Elaborated megafunction instantiation \"platform:u0\|instruction_cache:instruction_cache_0\|altsyncram:LRU_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776667469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|instruction_cache:instruction_cache_0\|altsyncram:LRU_rtl_0 " "Instantiated megafunction \"platform:u0\|instruction_cache:instruction_cache_0\|altsyncram:LRU_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667469 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580776667469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfo1 " "Found entity 1: altsyncram_dfo1" {  } { { "db/altsyncram_dfo1.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_dfo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776667498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776667498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776667510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667510 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580776667510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776667542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776667542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776667559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"platform:u0\|platform_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580776667559 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580776667559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580776667590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776667590 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1580776668576 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580776679976 "|riscv_test|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1580776679976 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776680773 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "529 " "529 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1580776691910 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776692817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.map.smsg " "Generated suppressed messages file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776693475 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 379 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 379 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1580776695501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580776696277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580776696277 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580776697879 "|riscv_test|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580776697879 "|riscv_test|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580776697879 "|riscv_test|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580776697879 "|riscv_test|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580776697879 "|riscv_test|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "riscv-test.v" "" { Text "/home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580776697879 "|riscv_test|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1580776697879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23183 " "Implemented 23183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580776697928 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580776697928 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1580776697928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20547 " "Implemented 20547 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580776697928 ""} { "Info" "ICUT_CUT_TM_RAMS" "2520 " "Implemented 2520 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1580776697928 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1580776697928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580776697928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1431 " "Peak virtual memory: 1431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580776697988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  4 01:38:17 2020 " "Processing ended: Tue Feb  4 01:38:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580776697988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580776697988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580776697988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580776697988 ""}
