Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a2b6ad0442d24ea8a4089234956c7457 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Muxb3_behav xil_defaultlib.Muxb3 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'a' [/home/thejoey/Documents/dbb_lib/dbb_lib.srcs/sources_1/new/dbb_lib.v:56]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [/home/thejoey/Documents/dbb_lib/dbb_lib.srcs/sources_1/new/dbb_lib.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
ERROR: [XSIM 43-3388] /usr/bin/gcc not found, please install GCC for your Linux distribution.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
