Analysis & Synthesis report for top_module
Sat May 11 22:15:07 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top_module|vga_interface:m2|state_q
 12. State Machine - |top_module|camera_interface:m0|state_q
 13. State Machine - |top_module|camera_interface:m0|debounce_explicit:m4|state_reg
 14. State Machine - |top_module|camera_interface:m0|i2c_top:m0|state_q
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component
 22. Source assignments for two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component|ddio_out_b2j:auto_generated
 23. Source assignments for camera_interface:m0|dual_port_sync_mod:d0|altsyncram:ram_rtl_0|altsyncram_ucj1:auto_generated
 24. Parameter Settings for User Entity Instance: camera_interface:m0|i2c_top:m0
 25. Parameter Settings for User Entity Instance: camera_interface:m0|clock_12_0002:clock_12_inst|altera_pll:altera_pll_i
 26. Parameter Settings for User Entity Instance: camera_interface:m0|dual_port_sync_mod:d0
 27. Parameter Settings for User Entity Instance: vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i
 28. Parameter Settings for User Entity Instance: two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component
 29. Parameter Settings for User Entity Instance: clock_143_0002:clock_143_inst|altera_pll:altera_pll_i
 30. Parameter Settings for Inferred Entity Instance: camera_interface:m0|dual_port_sync_mod:d0|altsyncram:ram_rtl_0
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "clock_143_0002:clock_143_inst|altera_pll:altera_pll_i"
 33. Port Connectivity Checks: "clock_143_0002:clock_143_inst"
 34. Port Connectivity Checks: "two_edge:two_edge_inst_a"
 35. Port Connectivity Checks: "vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i"
 36. Port Connectivity Checks: "vga_interface:m2|clock_25_0002:clock_25_inst"
 37. Port Connectivity Checks: "vga_interface:m2|vga_core:m0"
 38. Port Connectivity Checks: "vga_interface:m2"
 39. Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m4"
 40. Port Connectivity Checks: "camera_interface:m0|clock_12_0002:clock_12_inst|altera_pll:altera_pll_i"
 41. Port Connectivity Checks: "camera_interface:m0|clock_12_0002:clock_12_inst"
 42. Port Connectivity Checks: "camera_interface:m0|i2c_top:m0"
 43. Port Connectivity Checks: "camera_interface:m0"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages
 47. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat May 11 22:15:06 2024       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; top_module                                  ;
; Top-level Entity Name           ; top_module                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 207                                         ;
; Total pins                      ; 102                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 32,768                                      ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_module         ; top_module         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                            ; Library   ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------+
; camera_interface.v               ; yes             ; User SystemVerilog HDL File  ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v         ;           ;
; i2c_top.v                        ; yes             ; User SystemVerilog HDL File  ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v                  ;           ;
; top_module.v                     ; yes             ; User SystemVerilog HDL File  ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v               ;           ;
; debounce_explicit.v              ; yes             ; User SystemVerilog HDL File  ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/debounce_explicit.v        ;           ;
; vga_core.v                       ; yes             ; User SystemVerilog HDL File  ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_core.v                 ;           ;
; vga_interface.v                  ; yes             ; User SystemVerilog HDL File  ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v            ;           ;
; clock_165/clock_165_0002.v       ; yes             ; User Verilog HDL File        ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_165/clock_165_0002.v ; clock_165 ;
; clock_24/clock_24_0002.v         ; yes             ; User Verilog HDL File        ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_24/clock_24_0002.v   ; clock_24  ;
; clock_25/clock_25_0002.v         ; yes             ; User Verilog HDL File        ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25/clock_25_0002.v   ; clock_25  ;
; two_edge.v                       ; yes             ; User Wizard-Generated File   ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/two_edge.v                 ;           ;
; clock_166/clock_166_0002.v       ; yes             ; User Verilog HDL File        ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_166/clock_166_0002.v ; clock_166 ;
; clock_143/clock_143_0002.v       ; yes             ; User Verilog HDL File        ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143/clock_143_0002.v ; clock_143 ;
; clock_10/clock_10_0002.v         ; yes             ; User Verilog HDL File        ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_10/clock_10_0002.v   ; clock_10  ;
; clock_12/clock_12_0002.v         ; yes             ; User Verilog HDL File        ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12/clock_12_0002.v   ; clock_12  ;
; altera_pll.v                     ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v                                                ;           ;
; altddio_out.tdf                  ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf                                             ;           ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/aglobal211.inc                                              ;           ;
; stratix_ddio.inc                 ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/stratix_ddio.inc                                            ;           ;
; cyclone_ddio.inc                 ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                            ;           ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                 ;           ;
; stratix_lcell.inc                ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/stratix_lcell.inc                                           ;           ;
; db/ddio_out_b2j.tdf              ; yes             ; Auto-Generated Megafunction  ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/ddio_out_b2j.tdf        ;           ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                              ;           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                       ;           ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                              ;           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                               ;           ;
; altrom.inc                       ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altrom.inc                                                  ;           ;
; altram.inc                       ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altram.inc                                                  ;           ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altdpram.inc                                                ;           ;
; db/altsyncram_ucj1.tdf           ; yes             ; Auto-Generated Megafunction  ; /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/altsyncram_ucj1.tdf     ;           ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 318         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 498         ;
;     -- 7 input functions                    ; 3           ;
;     -- 6 input functions                    ; 133         ;
;     -- 5 input functions                    ; 88          ;
;     -- 4 input functions                    ; 68          ;
;     -- <=3 input functions                  ; 206         ;
;                                             ;             ;
; Dedicated logic registers                   ; 205         ;
;                                             ;             ;
; I/O pins                                    ; 102         ;
; I/O registers                               ; 2           ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 32768       ;
;                                             ;             ;
; Total DSP Blocks                            ; 1           ;
;                                             ;             ;
; Total PLLs                                  ; 3           ;
;     -- PLLs                                 ; 3           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 204         ;
; Total fan-out                               ; 2988        ;
; Average fan-out                             ; 3.20        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |top_module                                  ; 498 (30)            ; 205 (30)                  ; 32768             ; 1          ; 102  ; 0            ; |top_module                                                                                               ; top_module         ; work         ;
;    |camera_interface:m0|                     ; 397 (288)           ; 146 (86)                  ; 32768             ; 1          ; 0    ; 0            ; |top_module|camera_interface:m0                                                                           ; camera_interface   ; work         ;
;       |clock_12_0002:clock_12_inst|          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|clock_12_0002:clock_12_inst                                               ; clock_12_0002      ; clock_12     ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|clock_12_0002:clock_12_inst|altera_pll:altera_pll_i                       ; altera_pll         ; work         ;
;       |debounce_explicit:m4|                 ; 33 (33)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|debounce_explicit:m4                                                      ; debounce_explicit  ; work         ;
;       |dual_port_sync_mod:d0|                ; 9 (9)               ; 1 (1)                     ; 32768             ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|dual_port_sync_mod:d0                                                     ; dual_port_sync_mod ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|dual_port_sync_mod:d0|altsyncram:ram_rtl_0                                ; altsyncram         ; work         ;
;             |altsyncram_ucj1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|dual_port_sync_mod:d0|altsyncram:ram_rtl_0|altsyncram_ucj1:auto_generated ; altsyncram_ucj1    ; work         ;
;       |i2c_top:m0|                           ; 67 (67)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|camera_interface:m0|i2c_top:m0                                                                ; i2c_top            ; work         ;
;    |clock_143_0002:clock_143_inst|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|clock_143_0002:clock_143_inst                                                                 ; clock_143_0002     ; clock_143    ;
;       |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|clock_143_0002:clock_143_inst|altera_pll:altera_pll_i                                         ; altera_pll         ; work         ;
;    |two_edge:two_edge_inst_a|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|two_edge:two_edge_inst_a                                                                      ; two_edge           ; work         ;
;       |altddio_out:ALTDDIO_OUT_component|    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component                                    ; altddio_out        ; work         ;
;          |ddio_out_b2j:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component|ddio_out_b2j:auto_generated        ; ddio_out_b2j       ; work         ;
;    |vga_interface:m2|                        ; 71 (21)             ; 29 (3)                    ; 0                 ; 0          ; 0    ; 0            ; |top_module|vga_interface:m2                                                                              ; vga_interface      ; work         ;
;       |clock_25_0002:clock_25_inst|          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|vga_interface:m2|clock_25_0002:clock_25_inst                                                  ; clock_25_0002      ; clock_25     ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_module|vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i                          ; altera_pll         ; work         ;
;       |vga_core:m0|                          ; 50 (50)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top_module|vga_interface:m2|vga_core:m0                                                                  ; vga_core           ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; camera_interface:m0|dual_port_sync_mod:d0|altsyncram:ram_rtl_0|altsyncram_ucj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 4            ; 8192         ; 4            ; 32768 ; None ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Altera ; ALTDDIO_OUT  ; 21.1    ; N/A          ; N/A          ; |top_module|two_edge:two_edge_inst_a ; two_edge.v      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |top_module|vga_interface:m2|state_q             ;
+-----------------+---------------+-----------------+--------------+
; Name            ; state_q.delay ; state_q.display ; state_q.idle ;
+-----------------+---------------+-----------------+--------------+
; state_q.delay   ; 0             ; 0               ; 0            ;
; state_q.idle    ; 1             ; 0               ; 1            ;
; state_q.display ; 1             ; 1               ; 0            ;
+-----------------+---------------+-----------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|camera_interface:m0|state_q                                                                                                                                                                 ;
+-----------------------+--------------------+---------------+---------------+---------------------+---------------+---------------------+--------------------+-----------------------+--------------------+--------------+
; Name                  ; state_q.fifo_write ; state_q.byte2 ; state_q.byte1 ; state_q.vsync_fedge ; state_q.delay ; state_q.digest_loop ; state_q.write_data ; state_q.write_address ; state_q.start_sccb ; state_q.idle ;
+-----------------------+--------------------+---------------+---------------+---------------------+---------------+---------------------+--------------------+-----------------------+--------------------+--------------+
; state_q.idle          ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 0            ;
; state_q.start_sccb    ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 1                  ; 1            ;
; state_q.write_address ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 1                     ; 0                  ; 1            ;
; state_q.write_data    ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 1                  ; 0                     ; 0                  ; 1            ;
; state_q.digest_loop   ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 1                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.delay         ; 0                  ; 0             ; 0             ; 0                   ; 1             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.vsync_fedge   ; 0                  ; 0             ; 0             ; 1                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.byte1         ; 0                  ; 0             ; 1             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.byte2         ; 0                  ; 1             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.fifo_write    ; 1                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
+-----------------------+--------------------+---------------+---------------+---------------------+---------------+---------------------+--------------------+-----------------------+--------------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |top_module|camera_interface:m0|debounce_explicit:m4|state_reg          ;
+------------------+------------------+---------------+------------------+----------------+
; Name             ; state_reg.delay1 ; state_reg.one ; state_reg.delay0 ; state_reg.idle ;
+------------------+------------------+---------------+------------------+----------------+
; state_reg.idle   ; 0                ; 0             ; 0                ; 0              ;
; state_reg.delay0 ; 0                ; 0             ; 1                ; 1              ;
; state_reg.one    ; 0                ; 1             ; 0                ; 1              ;
; state_reg.delay1 ; 1                ; 0             ; 0                ; 1              ;
+------------------+------------------+---------------+------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|camera_interface:m0|i2c_top:m0|state_q                                                                                                                      ;
+---------------------+----------------+--------------------+--------------+--------------------+---------------------+----------------+------------------+--------------+----------------+
; Name                ; state_q.stop_1 ; state_q.ack_master ; state_q.read ; state_q.renew_data ; state_q.ack_servant ; state_q.packet ; state_q.starting ; state_q.idle ; state_q.stop_2 ;
+---------------------+----------------+--------------------+--------------+--------------------+---------------------+----------------+------------------+--------------+----------------+
; state_q.idle        ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 0            ; 0              ;
; state_q.starting    ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 1                ; 1            ; 0              ;
; state_q.packet      ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 1              ; 0                ; 1            ; 0              ;
; state_q.ack_servant ; 0              ; 0                  ; 0            ; 0                  ; 1                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.renew_data  ; 0              ; 0                  ; 0            ; 1                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.read        ; 0              ; 0                  ; 1            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.ack_master  ; 0              ; 1                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.stop_1      ; 1              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.stop_2      ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 1              ;
+---------------------+----------------+--------------------+--------------+--------------------+---------------------+----------------+------------------+--------------+----------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal            ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------+------------------------+
; camera_interface:m0|led_start                      ; camera_interface:m0|Selector27 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                                ;                        ;
+----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------+
; Registers Removed During Synthesis                                        ;
+------------------------------------------------------+--------------------+
; Register name                                        ; Reason for Removal ;
+------------------------------------------------------+--------------------+
; camera_interface:m0|pixel_q[8..11]                   ; Lost fanout        ;
; camera_interface:m0|state_q~4                        ; Lost fanout        ;
; camera_interface:m0|state_q~5                        ; Lost fanout        ;
; camera_interface:m0|state_q~6                        ; Lost fanout        ;
; camera_interface:m0|state_q~7                        ; Lost fanout        ;
; camera_interface:m0|debounce_explicit:m4|state_reg~4 ; Lost fanout        ;
; camera_interface:m0|debounce_explicit:m4|state_reg~5 ; Lost fanout        ;
; camera_interface:m0|i2c_top:m0|state_q~4             ; Lost fanout        ;
; camera_interface:m0|i2c_top:m0|state_q~5             ; Lost fanout        ;
; camera_interface:m0|i2c_top:m0|state_q~6             ; Lost fanout        ;
; camera_interface:m0|delay_q[27]                      ; Lost fanout        ;
; Total Number of Removed Registers = 14               ;                    ;
+------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 205   ;
; Number of registers using Synchronous Clear  ; 111   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 168   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 81    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; camera_interface:m0|line_counter_q     ; 3       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                           ;
+-----------------------------------------------------------+-----------------------------------------------------+------+
; Register Name                                             ; Megafunction                                        ; Type ;
+-----------------------------------------------------------+-----------------------------------------------------+------+
; camera_interface:m0|dual_port_sync_mod:d0|addr_b_q[0..12] ; camera_interface:m0|dual_port_sync_mod:d0|ram_rtl_0 ; RAM  ;
+-----------------------------------------------------------+-----------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top_module|camera_interface:m0|delay_q[14]                       ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |top_module|camera_interface:m0|debounce_explicit:m4|timer_reg[6] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top_module|camera_interface:m0|i2c_top:m0|wr_data_q[3]           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_module|camera_interface:m0|i2c_top:m0|wr_data_q[7]           ;
; 12:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; Yes        ; |top_module|camera_interface:m0|i2c_top:m0|idx_q[0]               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |top_module|vga_interface:m2|vga_core:m0|vctr_d[1]                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |top_module|camera_interface:m0|wr_ptr_d[7]                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |top_module|camera_interface:m0|rd_ptr_d[9]                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top_module|vga_interface:m2|Selector0                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |top_module|camera_interface:m0|debounce_explicit:m4|Selector2    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_module|camera_interface:m0|debounce_explicit:m4|Selector3    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |top_module|camera_interface:m0|i2c_top:m0|Selector18             ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |top_module|camera_interface:m0|Selector1                         ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |top_module|camera_interface:m0|Selector2                         ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |top_module|camera_interface:m0|Selector8                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+------------------------------------+
; Assignment              ; Value       ; From ; To                                 ;
+-------------------------+-------------+------+------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                ;
+-------------------------+-------------+------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component|ddio_out_b2j:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                             ;
+-----------------------------+---------+------+----------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                              ;
+-----------------------------+---------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_interface:m0|dual_port_sync_mod:d0|altsyncram:ram_rtl_0|altsyncram_ucj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_interface:m0|i2c_top:m0 ;
+----------------+--------+---------------------------------------------------+
; Parameter Name ; Value  ; Type                                              ;
+----------------+--------+---------------------------------------------------+
; freq           ; 100000 ; Signed Integer                                    ;
+----------------+--------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_interface:m0|clock_12_0002:clock_12_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                 ;
+--------------------------------------+------------------------+------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                               ;
; fractional_vco_multiplier            ; false                  ; String                                               ;
; pll_type                             ; General                ; String                                               ;
; pll_subtype                          ; General                ; String                                               ;
; number_of_clocks                     ; 1                      ; Signed Integer                                       ;
; operation_mode                       ; direct                 ; String                                               ;
; deserialization_factor               ; 4                      ; Signed Integer                                       ;
; data_rate                            ; 0                      ; Signed Integer                                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                       ;
; output_clock_frequency0              ; 12.000000 MHz          ; String                                               ;
; phase_shift0                         ; 0 ps                   ; String                                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency1              ; 0 MHz                  ; String                                               ;
; phase_shift1                         ; 0 ps                   ; String                                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                                               ;
; phase_shift2                         ; 0 ps                   ; String                                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                                               ;
; phase_shift3                         ; 0 ps                   ; String                                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                                               ;
; phase_shift4                         ; 0 ps                   ; String                                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                                               ;
; phase_shift5                         ; 0 ps                   ; String                                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                                               ;
; phase_shift6                         ; 0 ps                   ; String                                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                                               ;
; phase_shift7                         ; 0 ps                   ; String                                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                                               ;
; phase_shift8                         ; 0 ps                   ; String                                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                                               ;
; phase_shift9                         ; 0 ps                   ; String                                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                                               ;
; phase_shift10                        ; 0 ps                   ; String                                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                                               ;
; phase_shift11                        ; 0 ps                   ; String                                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                                               ;
; phase_shift12                        ; 0 ps                   ; String                                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                                               ;
; phase_shift13                        ; 0 ps                   ; String                                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                                               ;
; phase_shift14                        ; 0 ps                   ; String                                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                                               ;
; phase_shift15                        ; 0 ps                   ; String                                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                                               ;
; phase_shift16                        ; 0 ps                   ; String                                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                                               ;
; phase_shift17                        ; 0 ps                   ; String                                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                                       ;
; clock_name_0                         ;                        ; String                                               ;
; clock_name_1                         ;                        ; String                                               ;
; clock_name_2                         ;                        ; String                                               ;
; clock_name_3                         ;                        ; String                                               ;
; clock_name_4                         ;                        ; String                                               ;
; clock_name_5                         ;                        ; String                                               ;
; clock_name_6                         ;                        ; String                                               ;
; clock_name_7                         ;                        ; String                                               ;
; clock_name_8                         ;                        ; String                                               ;
; clock_name_global_0                  ; false                  ; String                                               ;
; clock_name_global_1                  ; false                  ; String                                               ;
; clock_name_global_2                  ; false                  ; String                                               ;
; clock_name_global_3                  ; false                  ; String                                               ;
; clock_name_global_4                  ; false                  ; String                                               ;
; clock_name_global_5                  ; false                  ; String                                               ;
; clock_name_global_6                  ; false                  ; String                                               ;
; clock_name_global_7                  ; false                  ; String                                               ;
; clock_name_global_8                  ; false                  ; String                                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_bypass_en                      ; false                  ; String                                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_bypass_en                      ; false                  ; String                                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en0                     ; false                  ; String                                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en1                     ; false                  ; String                                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en2                     ; false                  ; String                                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en3                     ; false                  ; String                                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en4                     ; false                  ; String                                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en5                     ; false                  ; String                                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en6                     ; false                  ; String                                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en7                     ; false                  ; String                                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en8                     ; false                  ; String                                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en9                     ; false                  ; String                                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en10                    ; false                  ; String                                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en11                    ; false                  ; String                                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en12                    ; false                  ; String                                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en13                    ; false                  ; String                                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en14                    ; false                  ; String                                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en15                    ; false                  ; String                                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en16                    ; false                  ; String                                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en17                    ; false                  ; String                                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                                       ;
; pll_slf_rst                          ; false                  ; String                                               ;
; pll_bw_sel                           ; low                    ; String                                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                               ;
; mimic_fbclk_type                     ; gclk                   ; String                                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
+--------------------------------------+------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_interface:m0|dual_port_sync_mod:d0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                              ;
+--------------------------------------+------------------------+---------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                            ;
; fractional_vco_multiplier            ; false                  ; String                                            ;
; pll_type                             ; General                ; String                                            ;
; pll_subtype                          ; General                ; String                                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                                    ;
; operation_mode                       ; direct                 ; String                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                    ;
; data_rate                            ; 0                      ; Signed Integer                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                    ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                            ;
; phase_shift0                         ; 0 ps                   ; String                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                                            ;
; phase_shift1                         ; 0 ps                   ; String                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                            ;
; phase_shift2                         ; 0 ps                   ; String                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                            ;
; phase_shift3                         ; 0 ps                   ; String                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                            ;
; phase_shift4                         ; 0 ps                   ; String                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                            ;
; phase_shift5                         ; 0 ps                   ; String                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                            ;
; phase_shift6                         ; 0 ps                   ; String                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                            ;
; phase_shift7                         ; 0 ps                   ; String                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                            ;
; phase_shift8                         ; 0 ps                   ; String                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                            ;
; phase_shift9                         ; 0 ps                   ; String                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                            ;
; phase_shift10                        ; 0 ps                   ; String                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                            ;
; phase_shift11                        ; 0 ps                   ; String                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                            ;
; phase_shift12                        ; 0 ps                   ; String                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                            ;
; phase_shift13                        ; 0 ps                   ; String                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                            ;
; phase_shift14                        ; 0 ps                   ; String                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                            ;
; phase_shift15                        ; 0 ps                   ; String                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                            ;
; phase_shift16                        ; 0 ps                   ; String                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                            ;
; phase_shift17                        ; 0 ps                   ; String                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                    ;
; clock_name_0                         ;                        ; String                                            ;
; clock_name_1                         ;                        ; String                                            ;
; clock_name_2                         ;                        ; String                                            ;
; clock_name_3                         ;                        ; String                                            ;
; clock_name_4                         ;                        ; String                                            ;
; clock_name_5                         ;                        ; String                                            ;
; clock_name_6                         ;                        ; String                                            ;
; clock_name_7                         ;                        ; String                                            ;
; clock_name_8                         ;                        ; String                                            ;
; clock_name_global_0                  ; false                  ; String                                            ;
; clock_name_global_1                  ; false                  ; String                                            ;
; clock_name_global_2                  ; false                  ; String                                            ;
; clock_name_global_3                  ; false                  ; String                                            ;
; clock_name_global_4                  ; false                  ; String                                            ;
; clock_name_global_5                  ; false                  ; String                                            ;
; clock_name_global_6                  ; false                  ; String                                            ;
; clock_name_global_7                  ; false                  ; String                                            ;
; clock_name_global_8                  ; false                  ; String                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                    ;
; pll_slf_rst                          ; false                  ; String                                            ;
; pll_bw_sel                           ; low                    ; String                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
+--------------------------------------+------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-----------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                            ;
+------------------------+--------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                         ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                         ;
; extend_oe_disable      ; OFF          ; Untyped                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                         ;
; CBXI_PARAMETER         ; ddio_out_b2j ; Untyped                                                         ;
+------------------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_143_0002:clock_143_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                     ;
; operation_mode                       ; direct                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 143.000000 MHz         ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera_interface:m0|dual_port_sync_mod:d0|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 4                    ; Untyped                                             ;
; WIDTHAD_A                          ; 13                   ; Untyped                                             ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 4                    ; Untyped                                             ;
; WIDTHAD_B                          ; 13                   ; Untyped                                             ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_ucj1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 1                                                              ;
; Entity Instance                           ; camera_interface:m0|dual_port_sync_mod:d0|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 4                                                              ;
;     -- NUMWORDS_A                         ; 8192                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 4                                                              ;
;     -- NUMWORDS_B                         ; 8192                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_143_0002:clock_143_inst|altera_pll:altera_pll_i"                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "clock_143_0002:clock_143_inst" ;
+--------+--------+----------+------------------------------+
; Port   ; Type   ; Severity ; Details                      ;
+--------+--------+----------+------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected       ;
+--------+--------+----------+------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "two_edge:two_edge_inst_a" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; datain_h ; Input ; Info     ; Stuck at VCC           ;
; datain_l ; Input ; Info     ; Stuck at GND           ;
+----------+-------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i"                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_interface:m2|clock_25_0002:clock_25_inst" ;
+--------+--------+----------+---------------------------------------------+
; Port   ; Type   ; Severity ; Details                                     ;
+--------+--------+----------+---------------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                      ;
+--------+--------+----------+---------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "vga_interface:m2|vga_core:m0" ;
+----------+--------+----------+---------------------------+
; Port     ; Type   ; Severity ; Details                   ;
+----------+--------+----------+---------------------------+
; video_on ; Output ; Info     ; Explicitly unconnected    ;
+----------+--------+----------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_interface:m2"                                                                                                                                                                      ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty_fifo ; Input ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; din        ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m4" ;
+----------+--------+----------+---------------------------------------+
; Port     ; Type   ; Severity ; Details                               ;
+----------+--------+----------+---------------------------------------+
; db_level ; Output ; Info     ; Explicitly unconnected                ;
+----------+--------+----------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|clock_12_0002:clock_12_inst|altera_pll:altera_pll_i"                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|clock_12_0002:clock_12_inst" ;
+--------+--------+----------+------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                        ;
+--------+--------+----------+------------------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                         ;
+--------+--------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|i2c_top:m0"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rd_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0"                                                                                                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pir          ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; dout_vga     ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
; rd_en_SD     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                           ;
; data_count_r ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; dout         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; dout_SD      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; empty        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; led          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ddio_out       ; 1                           ;
; arriav_ff             ; 205                         ;
;     CLR               ; 59                          ;
;     CLR SCLR          ; 36                          ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 26                          ;
;     ENA CLR SCLR      ; 47                          ;
;     SCLR              ; 28                          ;
;     plain             ; 1                           ;
; arriav_io_obuf        ; 18                          ;
; arriav_lcell_comb     ; 500                         ;
;     arith             ; 149                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 146                         ;
;         2 data inputs ; 2                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 348                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 37                          ;
;         4 data inputs ; 68                          ;
;         5 data inputs ; 88                          ;
;         6 data inputs ; 133                         ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 102                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 6.30                        ;
; Average LUT depth     ; 3.40                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat May 11 22:14:46 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 2 entities, in source file asyn_fifo.v
    Info (12023): Found entity 1: asyn_fifo File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v Line: 3
    Info (12023): Found entity 2: dual_port_sync File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v Line: 142
Info (12021): Found 2 design units, including 2 entities, in source file camera_interface.v
    Info (12023): Found entity 1: camera_interface File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 3
    Info (12023): Found entity 2: dual_port_sync_mod File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 485
Info (12021): Found 1 design units, including 1 entities, in source file i2c_top.v
    Info (12023): Found entity 1: i2c_top File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller.v
    Info (12023): Found entity 1: sdram_controller File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file top_module.v
    Info (12023): Found entity 1: top_module File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file debounce_explicit.v
    Info (12023): Found entity 1: debounce_explicit File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/debounce_explicit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga_core.v
    Info (12023): Found entity 1: vga_core File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_core.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga_interface.v
    Info (12023): Found entity 1: vga_interface File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file clock_165.v
    Info (12023): Found entity 1: clock_165 File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_165.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_165/clock_165_0002.v
    Info (12023): Found entity 1: clock_165_0002 File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_165/clock_165_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_24.v
    Info (12023): Found entity 1: clock_24 File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_24.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_24/clock_24_0002.v
    Info (12023): Found entity 1: clock_24_0002 File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_24/clock_24_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_25.v
    Info (12023): Found entity 1: clock_25 File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_25/clock_25_0002.v
    Info (12023): Found entity 1: clock_25_0002 File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25/clock_25_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file two_edge.v
    Info (12023): Found entity 1: two_edge File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/two_edge.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clock_166.v
    Info (12023): Found entity 1: clock_166 File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_166.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_166/clock_166_0002.v
    Info (12023): Found entity 1: clock_166_0002 File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_166/clock_166_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_143.v
    Info (12023): Found entity 1: clock_143 File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_143/clock_143_0002.v
    Info (12023): Found entity 1: clock_143_0002 File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143/clock_143_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_10.v
    Info (12023): Found entity 1: clock_10 File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_10.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_10/clock_10_0002.v
    Info (12023): Found entity 1: clock_10_0002 File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_10/clock_10_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_12.v
    Info (12023): Found entity 1: clock_12 File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_12/clock_12_0002.v
    Info (12023): Found entity 1: clock_12_0002 File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12/clock_12_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at camera_interface.v(369): created implicit net for "rst" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 369
Warning (10236): Verilog HDL Implicit Net warning at top_module.v(172): created implicit net for "rst" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 172
Warning (10236): Verilog HDL Implicit Net warning at vga_interface.v(87): created implicit net for "clk_out" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at vga_interface.v(98): created implicit net for "rst" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v Line: 98
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top_module.v(83): truncated value with size 32 to match size of target (28) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 83
Warning (10034): Output port "LEDR" at top_module.v(9) has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 9
Warning (10034): Output port "sdram_addr" at top_module.v(21) has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 21
Warning (10034): Output port "sdram_ba" at top_module.v(22) has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 22
Warning (10034): Output port "sdram_dqm" at top_module.v(23) has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 23
Warning (10034): Output port "sdram_cke" at top_module.v(19) has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 19
Warning (10034): Output port "sdram_cs_n" at top_module.v(20) has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 20
Warning (10034): Output port "sdram_ras_n" at top_module.v(20) has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 20
Warning (10034): Output port "sdram_cas_n" at top_module.v(20) has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 20
Warning (10034): Output port "sdram_we_n" at top_module.v(20) has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 20
Info (12128): Elaborating entity "camera_interface" for hierarchy "camera_interface:m0" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 142
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(65): object "led_d" assigned a value but never read File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 65
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(73): object "mod2_q" assigned a value but never read File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 73
Warning (10858): Verilog HDL warning at camera_interface.v(74): object full used but never assigned File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 74
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(77): object "count_q" assigned a value but never read File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at camera_interface.v(79): object "state_q_SD" assigned a value but never read File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 79
Warning (10858): Verilog HDL warning at camera_interface.v(79): object state_d_SD used but never assigned File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 79
Warning (10240): Verilog HDL Always Construct warning at camera_interface.v(182): inferring latch(es) for variable "led_q", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 182
Warning (10240): Verilog HDL Always Construct warning at camera_interface.v(235): inferring latch(es) for variable "led_start", which holds its previous value in one or more paths through the always construct File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 235
Warning (10230): Verilog HDL assignment warning at camera_interface.v(349): truncated value with size 4 to match size of target (1) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 349
Warning (10230): Verilog HDL assignment warning at camera_interface.v(409): truncated value with size 32 to match size of target (13) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 409
Warning (10230): Verilog HDL assignment warning at camera_interface.v(416): truncated value with size 32 to match size of target (13) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 416
Warning (10230): Verilog HDL assignment warning at camera_interface.v(453): truncated value with size 32 to match size of target (1) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 453
Warning (10030): Net "message.data_a" at camera_interface.v(69) has no driver or initial value, using a default initial value '0' File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 69
Warning (10030): Net "message.waddr_a" at camera_interface.v(69) has no driver or initial value, using a default initial value '0' File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 69
Warning (10030): Net "message.we_a" at camera_interface.v(69) has no driver or initial value, using a default initial value '0' File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 69
Warning (10034): Output port "data_count_r" at camera_interface.v(9) has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 9
Warning (10034): Output port "dout" at camera_interface.v(10) has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 10
Warning (10034): Output port "dout_SD" at camera_interface.v(11) has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 11
Warning (10034): Output port "empty" at camera_interface.v(16) has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 16
Info (10041): Inferred latch for "led_start" at camera_interface.v(235) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 235
Info (10041): Inferred latch for "led_q[0]" at camera_interface.v(182) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 182
Info (12128): Elaborating entity "i2c_top" for hierarchy "camera_interface:m0|i2c_top:m0" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 365
Warning (10230): Verilog HDL assignment warning at i2c_top.v(77): truncated value with size 32 to match size of target (9) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v Line: 77
Warning (10230): Verilog HDL assignment warning at i2c_top.v(102): truncated value with size 32 to match size of target (1) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v Line: 102
Warning (10230): Verilog HDL assignment warning at i2c_top.v(114): truncated value with size 32 to match size of target (1) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v Line: 114
Warning (10230): Verilog HDL assignment warning at i2c_top.v(115): truncated value with size 32 to match size of target (4) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v Line: 115
Warning (10230): Verilog HDL assignment warning at i2c_top.v(146): truncated value with size 32 to match size of target (4) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v Line: 146
Warning (10230): Verilog HDL assignment warning at i2c_top.v(186): truncated value with size 32 to match size of target (1) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v Line: 186
Warning (10230): Verilog HDL assignment warning at i2c_top.v(187): truncated value with size 32 to match size of target (1) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v Line: 187
Info (12128): Elaborating entity "clock_12_0002" for hierarchy "camera_interface:m0|clock_12_0002:clock_12_inst" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 372
Info (12128): Elaborating entity "altera_pll" for hierarchy "camera_interface:m0|clock_12_0002:clock_12_inst|altera_pll:altera_pll_i" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12/clock_12_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "camera_interface:m0|clock_12_0002:clock_12_inst|altera_pll:altera_pll_i" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12/clock_12_0002.v Line: 85
Info (12133): Instantiated megafunction "camera_interface:m0|clock_12_0002:clock_12_inst|altera_pll:altera_pll_i" with the following parameter: File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12/clock_12_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "debounce_explicit" for hierarchy "camera_interface:m0|debounce_explicit:m4" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 381
Warning (10230): Verilog HDL assignment warning at debounce_explicit.v(88): truncated value with size 32 to match size of target (21) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/debounce_explicit.v Line: 88
Warning (10230): Verilog HDL assignment warning at debounce_explicit.v(89): truncated value with size 32 to match size of target (1) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/debounce_explicit.v Line: 89
Info (12128): Elaborating entity "dual_port_sync_mod" for hierarchy "camera_interface:m0|dual_port_sync_mod:d0" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 480
Warning (10230): Verilog HDL assignment warning at camera_interface.v(503): truncated value with size 32 to match size of target (1) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 503
Info (10041): Inferred latch for "full" at camera_interface.v(503) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 503
Info (12128): Elaborating entity "vga_interface" for hierarchy "vga_interface:m2" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 161
Warning (10230): Verilog HDL assignment warning at vga_interface.v(43): truncated value with size 32 to match size of target (8) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v Line: 43
Warning (10230): Verilog HDL assignment warning at vga_interface.v(44): truncated value with size 32 to match size of target (8) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v Line: 44
Warning (10230): Verilog HDL assignment warning at vga_interface.v(45): truncated value with size 32 to match size of target (8) File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v Line: 45
Warning (10272): Verilog HDL Case Statement warning at vga_interface.v(76): case item expression covers a value already covered by a previous case item File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v Line: 76
Info (12128): Elaborating entity "vga_core" for hierarchy "vga_interface:m2|vga_core:m0" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v Line: 94
Info (12128): Elaborating entity "clock_25_0002" for hierarchy "vga_interface:m2|clock_25_0002:clock_25_inst" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v Line: 101
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25/clock_25_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25/clock_25_0002.v Line: 85
Info (12133): Instantiated megafunction "vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i" with the following parameter: File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25/clock_25_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "two_edge" for hierarchy "two_edge:two_edge_inst_a" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 168
Info (12128): Elaborating entity "altddio_out" for hierarchy "two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/two_edge.v Line: 65
Info (12130): Elaborated megafunction instantiation "two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/two_edge.v Line: 65
Info (12133): Instantiated megafunction "two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/two_edge.v Line: 65
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf
    Info (12023): Found entity 1: ddio_out_b2j File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/ddio_out_b2j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_b2j" for hierarchy "two_edge:two_edge_inst_a|altddio_out:ALTDDIO_OUT_component|ddio_out_b2j:auto_generated" File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "clock_143_0002" for hierarchy "clock_143_0002:clock_143_inst" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 175
Info (12128): Elaborating entity "altera_pll" for hierarchy "clock_143_0002:clock_143_inst|altera_pll:altera_pll_i" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143/clock_143_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clock_143_0002:clock_143_inst|altera_pll:altera_pll_i" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143/clock_143_0002.v Line: 85
Info (12133): Instantiated megafunction "clock_143_0002:clock_143_inst|altera_pll:altera_pll_i" with the following parameter: File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143/clock_143_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "din[15]" is missing source, defaulting to GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 52
    Warning (12110): Net "din[14]" is missing source, defaulting to GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 52
    Warning (12110): Net "din[13]" is missing source, defaulting to GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 52
    Warning (12110): Net "din[12]" is missing source, defaulting to GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 52
    Warning (12110): Net "din[11]" is missing source, defaulting to GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 52
    Warning (12110): Net "din[10]" is missing source, defaulting to GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 52
    Warning (12110): Net "din[9]" is missing source, defaulting to GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 52
    Warning (12110): Net "din[8]" is missing source, defaulting to GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 52
Warning (276027): Inferred dual-clock RAM node "camera_interface:m0|dual_port_sync_mod:d0|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (251) in the Memory Initialization File "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/top_module.ram0_camera_interface_13f3216d.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/top_module.ram0_camera_interface_13f3216d.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "camera_interface:m0|dual_port_sync_mod:d0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "camera_interface:m0|dual_port_sync_mod:d0|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "camera_interface:m0|dual_port_sync_mod:d0|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ucj1.tdf
    Info (12023): Found entity 1: altsyncram_ucj1 File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/altsyncram_ucj1.tdf Line: 28
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "cmos_scl" and its non-tri-state driver. File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 13
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "sdram_dq[0]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
    Warning (13040): bidirectional pin "sdram_dq[1]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
    Warning (13040): bidirectional pin "sdram_dq[2]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
    Warning (13040): bidirectional pin "sdram_dq[3]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
    Warning (13040): bidirectional pin "sdram_dq[4]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
    Warning (13040): bidirectional pin "sdram_dq[5]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
    Warning (13040): bidirectional pin "sdram_dq[6]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
    Warning (13040): bidirectional pin "sdram_dq[7]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
    Warning (13040): bidirectional pin "sdram_dq[8]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
    Warning (13040): bidirectional pin "sdram_dq[9]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
    Warning (13040): bidirectional pin "sdram_dq[10]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
    Warning (13040): bidirectional pin "sdram_dq[11]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
    Warning (13040): bidirectional pin "sdram_dq[12]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
    Warning (13040): bidirectional pin "sdram_dq[13]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
    Warning (13040): bidirectional pin "sdram_dq[14]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
    Warning (13040): bidirectional pin "sdram_dq[15]" has no driver File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 24
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "cmos_scl" is moved to its source File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 13
Warning (13012): Latch camera_interface:m0|led_start has unsafe behavior File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal camera_interface:m0|state_q.idle File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v Line: 53
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "cmos_scl~synth" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 13
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 9
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 9
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 9
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 9
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 9
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 9
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 9
    Warning (13410): Pin "cmos_rst_n" is stuck at VCC File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 14
    Warning (13410): Pin "cmos_pwdn" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 14
    Warning (13410): Pin "cmos_pwr" is stuck at VCC File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 18
    Warning (13410): Pin "cmos_gnd" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 18
    Warning (13410): Pin "sdram_cke" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 19
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 20
    Warning (13410): Pin "sdram_ras_n" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 20
    Warning (13410): Pin "sdram_cas_n" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 20
    Warning (13410): Pin "sdram_we_n" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 20
    Warning (13410): Pin "sdram_addr[0]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 21
    Warning (13410): Pin "sdram_addr[1]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 21
    Warning (13410): Pin "sdram_addr[2]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 21
    Warning (13410): Pin "sdram_addr[3]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 21
    Warning (13410): Pin "sdram_addr[4]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 21
    Warning (13410): Pin "sdram_addr[5]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 21
    Warning (13410): Pin "sdram_addr[6]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 21
    Warning (13410): Pin "sdram_addr[7]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 21
    Warning (13410): Pin "sdram_addr[8]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 21
    Warning (13410): Pin "sdram_addr[9]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 21
    Warning (13410): Pin "sdram_addr[10]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 21
    Warning (13410): Pin "sdram_addr[11]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 21
    Warning (13410): Pin "sdram_addr[12]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 21
    Warning (13410): Pin "sdram_ba[0]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 22
    Warning (13410): Pin "sdram_ba[1]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 22
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 23
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 23
    Warning (13410): Pin "vga_out_r[0]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 28
    Warning (13410): Pin "vga_out_r[1]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 28
    Warning (13410): Pin "vga_out_r[2]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 28
    Warning (13410): Pin "vga_out_r[7]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 28
    Warning (13410): Pin "vga_out_g[0]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 29
    Warning (13410): Pin "vga_out_g[1]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 29
    Warning (13410): Pin "vga_out_g[6]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 29
    Warning (13410): Pin "vga_out_g[7]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 29
    Warning (13410): Pin "vga_out_b[0]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 30
    Warning (13410): Pin "vga_out_b[1]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 30
    Warning (13410): Pin "vga_out_b[2]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 30
    Warning (13410): Pin "vga_out_b[7]" is stuck at GND File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 30
Info (286030): Timing-Driven Synthesis is running
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "clock_10" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_10 -sip clock_10.sip -library lib_clock_10 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_10 -sip clock_10.sip -library lib_clock_10 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_10 -sip clock_10.sip -library lib_clock_10 was ignored
Warning (20013): Ignored 317 assignments for entity "clock_10_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "clock_12" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_12 -sip clock_12.sip -library lib_clock_12 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_12 -sip clock_12.sip -library lib_clock_12 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_12 -sip clock_12.sip -library lib_clock_12 was ignored
Warning (20013): Ignored 16 assignments for entity "clock_143" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_143 -sip clock_143.sip -library lib_clock_143 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_143 -sip clock_143.sip -library lib_clock_143 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_143 -sip clock_143.sip -library lib_clock_143 was ignored
Warning (20013): Ignored 16 assignments for entity "clock_165" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_165 -sip clock_165.sip -library lib_clock_165 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_165 -sip clock_165.sip -library lib_clock_165 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_165 -sip clock_165.sip -library lib_clock_165 was ignored
Warning (20013): Ignored 317 assignments for entity "clock_165_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "clock_166" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_166 -sip clock_166.sip -library lib_clock_166 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_166 -sip clock_166.sip -library lib_clock_166 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_166 -sip clock_166.sip -library lib_clock_166 was ignored
Warning (20013): Ignored 317 assignments for entity "clock_166_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "clock_24" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_24 -sip clock_24.sip -library lib_clock_24 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_24 -sip clock_24.sip -library lib_clock_24 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_24 -sip clock_24.sip -library lib_clock_24 was ignored
Warning (20013): Ignored 317 assignments for entity "clock_24_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "clock_25" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_25 -sip clock_25.sip -library lib_clock_25 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_25 -sip clock_25.sip -library lib_clock_25 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_25 -sip clock_25.sip -library lib_clock_25 was ignored
Info (144001): Generated suppressed messages file /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/output_files/top_module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 1 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance camera_interface:m0|clock_12_0002:clock_12_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance vga_interface:m2|clock_25_0002:clock_25_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance clock_143_0002:clock_143_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[1]" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 5
    Warning (15610): No output dependent on input pin "key[2]" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 5
    Warning (15610): No output dependent on input pin "key[3]" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 5
    Warning (15610): No output dependent on input pin "cmos_db[0]" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 12
    Warning (15610): No output dependent on input pin "cmos_db[1]" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 12
    Warning (15610): No output dependent on input pin "cmos_db[2]" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 12
    Warning (15610): No output dependent on input pin "cmos_db[3]" File: /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v Line: 12
Info (21057): Implemented 657 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 67 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 546 logic cells
    Info (21064): Implemented 4 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 172 warnings
    Info: Peak virtual memory: 839 megabytes
    Info: Processing ended: Sat May 11 22:15:07 2024
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/output_files/top_module.map.smsg.


