git clone --depth 1 --no-tags https://github.com/RishiRavula/5-Stage-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680381439
git clone --depth 1 --no-tags https://github.com/KKiranR/pes_asic_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680754450
git clone --depth 1 --no-tags https://github.com/J-boklejandro37/HDLBits-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680689434
git clone --depth 1 --no-tags https://github.com/Istiaq-Fuad/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680915639
git clone --depth 1 --no-tags https://github.com/Inventor-X/sequence_detector_fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681475533
git clone --depth 1 --no-tags https://github.com/kanade-k-1228/my-micon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682059886
git clone --depth 1 --no-tags https://github.com/Arsenii2013/fb_hp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681546796
git clone --depth 1 --no-tags https://github.com/Pinigelbard/fulladder4bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681748350
git clone --depth 1 --no-tags https://github.com/mohamedhazem511/n_bit_ring_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681750872
git clone --depth 1 --no-tags https://github.com/Ishaananish/16-bit_Dadda_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681575181
git clone --depth 1 --no-tags https://github.com/amitpadey/16Bit_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681984082
git clone --depth 1 --no-tags https://github.com/monish-nath/matrix_convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682184246
git clone --depth 1 --no-tags https://github.com/majumderswarnendu/asynchronousFIFOdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680164651
git clone --depth 1 --no-tags https://github.com/SimonFV/Cronometro_SO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679492372
git clone --depth 1 --no-tags https://github.com/ahmedheikal173/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678951799
git clone --depth 1 --no-tags https://github.com/Lucky-11/SelfProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680429563
git clone --depth 1 --no-tags https://github.com/Vishnu1426/PES_Asic_course_7th_sem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680065252
git clone --depth 1 --no-tags https://github.com/Sajid-iquebal/12hour_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680165873
git clone --depth 1 --no-tags https://github.com/aravindsai2512/RISC-Processor-16-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681146067
git clone --depth 1 --no-tags https://github.com/agamani22/Designing-of-Memory-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680808616
git clone --depth 1 --no-tags https://github.com/agamani22/FIFO-Architecture-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680815845
git clone --depth 1 --no-tags https://github.com/emmanestallo/digital-flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684041487
git clone --depth 1 --no-tags https://github.com/lucasgpulcinelli/labsd-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684791709
git clone --depth 1 --no-tags https://github.com/Rawan227/Aes-Encryption-Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682133251
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684176282
git clone --depth 1 --no-tags https://github.com/AbdullahMahmoudGhazal/Traffic_Signal_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684242199
git clone --depth 1 --no-tags https://github.com/invabadilla/Tarea1-SO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678569448
git clone --depth 1 --no-tags https://github.com/JoyenBenitto/pes_asic_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678751185
git clone --depth 1 --no-tags https://github.com/sujianleo/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678655167
git clone --depth 1 --no-tags https://github.com/SandeepVissa/Hardware_security_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678816731
git clone --depth 1 --no-tags https://github.com/Pranav1723/pes_asic_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678839234
git clone --depth 1 --no-tags https://github.com/Anjali-Poliyapram/Implementation-of-32-bit-floating-point-ALU-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678839711
git clone --depth 1 --no-tags https://github.com/alex-torrubia-ollero/TFM_CAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683490369
git clone --depth 1 --no-tags https://github.com/dikshaiitk/micro_controller_8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682669932
git clone --depth 1 --no-tags https://github.com/adityaraj0109/Image-Enhancement-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681322343
git clone --depth 1 --no-tags https://github.com/chengyih001/UofT_ECE1718.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680878960
git clone --depth 1 --no-tags https://github.com/TarakaSriram/SPI-Commuication-protocol-and-PWM-implementation-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681463497
git clone --depth 1 --no-tags https://github.com/Tushars-97/Implementation-of-MIPS-32-bit-processor-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681475027
git clone --depth 1 --no-tags https://github.com/ZoroGH/RiscV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682138074
git clone --depth 1 --no-tags https://github.com/sevimeftal/Verilog-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682128549
git clone --depth 1 --no-tags https://github.com/caleb-huning/verilog-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682226666
git clone --depth 1 --no-tags https://github.com/Ajay-Jarapla/hamming-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682208273
git clone --depth 1 --no-tags https://github.com/sandeep-sai-dannapaneni/16-bit-Alu-verilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683095850
git clone --depth 1 --no-tags https://github.com/Nikhilthecodr/Synthosphere_Nikhil.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682995978
git clone --depth 1 --no-tags https://github.com/Jagadeesh1833/Carry-Look-Ahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683057673
git clone --depth 1 --no-tags https://github.com/carrysocks/fpga-bluespec-genome-minimizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682941790
git clone --depth 1 --no-tags https://github.com/Spirithead/GirvanNewman_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680592478
git clone --depth 1 --no-tags https://github.com/sanils2002/airfield-control-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680566666
git clone --depth 1 --no-tags https://github.com/adityagudla2208/RISC_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679164622
git clone --depth 1 --no-tags https://github.com/vs34/ALU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679731147
git clone --depth 1 --no-tags https://github.com/nianyinwu/Locker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679977804
git clone --depth 1 --no-tags https://github.com/alok2802/MIPS-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679873843
git clone --depth 1 --no-tags https://github.com/mohamedhazem511/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681766332
git clone --depth 1 --no-tags https://github.com/pgurve22/Mips_32_processor_using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681716931
git clone --depth 1 --no-tags https://github.com/anmol-pabla/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681547822
git clone --depth 1 --no-tags https://github.com/wei851246721/Caravel-User-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677994035
git clone --depth 1 --no-tags https://github.com/mcjtag/dw_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678062161
git clone --depth 1 --no-tags https://github.com/AdrikaMohanty/asic_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679851404
git clone --depth 1 --no-tags https://github.com/Sajid-iquebal/Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679848532
git clone --depth 1 --no-tags https://github.com/Kushal-jain-vlsi/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680055317
git clone --depth 1 --no-tags https://github.com/scalable-arch/CAL_22-MPC_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679964103
git clone --depth 1 --no-tags https://github.com/ahmed-kabil/Universal_Shift_Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678153822
git clone --depth 1 --no-tags https://github.com/matfmar/modulo-n-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678789404
git clone --depth 1 --no-tags https://github.com/wkbostic/taskscheduler2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679025731
git clone --depth 1 --no-tags https://github.com/nepridumalnik/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678848633
git clone --depth 1 --no-tags https://github.com/pratyushpare/Synchronous_and_Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679583519
git clone --depth 1 --no-tags https://github.com/jakaransingh/UVM_TESTbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679621165
git clone --depth 1 --no-tags https://github.com/anshuman0790/eYRC-21-Soil-Monitering-Bot-Theme.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679667586
git clone --depth 1 --no-tags https://github.com/Shinhyundo/sram_bist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678425453
git clone --depth 1 --no-tags https://github.com/ardubit/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678562863
git clone --depth 1 --no-tags https://github.com/nnguyendinh/FPGA-Digital-Audio-Visualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678176132
git clone --depth 1 --no-tags https://github.com/isubasinghe/hardware-accelerated-computing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678366885
git clone --depth 1 --no-tags https://github.com/VLSI-JP/Z16CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680490272
git clone --depth 1 --no-tags https://github.com/Nowiczok/gth_tdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679737217
git clone --depth 1 --no-tags https://github.com/EhabMostafaa/Single-Cycle-RISC-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679884499
git clone --depth 1 --no-tags https://github.com/nbertol/Fundamentals-of-Digital-Electronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679874990
git clone --depth 1 --no-tags https://github.com/nianyinwu/Job-Assignment-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679981509
git clone --depth 1 --no-tags https://github.com/PawanPanga/Self_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680170564
git clone --depth 1 --no-tags https://github.com/rakshShivarajSE31/Computer_Architecture-Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679473399
git clone --depth 1 --no-tags https://github.com/NoahKusaba/UART-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680814387
git clone --depth 1 --no-tags https://github.com/agamani22/Hamming-Code-Design-for-Error-Detection-Correction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680816303
git clone --depth 1 --no-tags https://github.com/monish-nath/HDL_based_32b_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680866899
git clone --depth 1 --no-tags https://github.com/sumit200697/Inverted-Pendulum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683489381
git clone --depth 1 --no-tags https://github.com/nvchuyen/Design_IC_Elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683262541
git clone --depth 1 --no-tags https://github.com/Matan7050/Verilog-projects1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683654086
git clone --depth 1 --no-tags https://github.com/tusharshenoy/8-BIT-Even-Down-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683676007
git clone --depth 1 --no-tags https://github.com/VishvaOshada/external_mem_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683319458
git clone --depth 1 --no-tags https://github.com/jazzsajan/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684375657
git clone --depth 1 --no-tags https://github.com/kevinpinto98/VSD_TCL_Workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684571157
git clone --depth 1 --no-tags https://github.com/Brijeshpate/2-to-4-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677973982
git clone --depth 1 --no-tags https://github.com/Gallerys/Verilog-Basic-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681452052
git clone --depth 1 --no-tags https://github.com/cqllysto/spi_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681427483
git clone --depth 1 --no-tags https://github.com/HummockHamek/DDR2_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681597885
git clone --depth 1 --no-tags https://github.com/Rahulprakash77/Processor-Design-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682256724
git clone --depth 1 --no-tags https://github.com/vaishnavi-parihar/Router_1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682253736
