
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: _1355_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1243_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1355_/CLK (sky130_fd_sc_hd__dfxtp_4)
     7    0.01    0.04    0.34    0.73 v _1355_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[5][1] (net)
                  0.04    0.00    0.73 v _0719_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.06    0.27    1.00 v _0719_/X (sky130_fd_sc_hd__mux2_2)
                                         _0233_ (net)
                  0.06    0.00    1.00 v _0722_/A2 (sky130_fd_sc_hd__o221a_4)
     2    0.00    0.04    0.25    1.25 v _0722_/X (sky130_fd_sc_hd__o221a_4)
                                         _0236_ (net)
                  0.04    0.00    1.25 v _0723_/B1 (sky130_fd_sc_hd__a21o_2)
     5    0.01    0.04    0.19    1.44 v _0723_/X (sky130_fd_sc_hd__a21o_2)
                                         _0237_ (net)
                  0.04    0.00    1.44 v _0730_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    1.69 v _0730_/X (sky130_fd_sc_hd__mux2_2)
                                         _0244_ (net)
                  0.05    0.00    1.69 v _0744_/A0 (sky130_fd_sc_hd__mux2_4)
     5    0.01    0.05    0.27    1.96 v _0744_/X (sky130_fd_sc_hd__mux2_4)
                                         _0258_ (net)
                  0.05    0.00    1.96 v _0745_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    2.22 v _0745_/X (sky130_fd_sc_hd__mux2_2)
                                         _0259_ (net)
                  0.05    0.00    2.22 v _0746_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.11    2.33 v _0746_/X (sky130_fd_sc_hd__buf_2)
                                         _0001_ (net)
                  0.02    0.00    2.33 v _1243_/D (sky130_fd_sc_hd__dfxtp_4)
                                  2.33   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.39 ^ clkbuf_4_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1243_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                  7.96   slack (MET)


Startpoint: _1334_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1382_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14    0.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1334_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1334_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[8][0] (net)
                  0.04    0.00    0.74 v _1147_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.27    1.01 v _1147_/X (sky130_fd_sc_hd__mux2_4)
                                         _0530_ (net)
                  0.05    0.00    1.01 v _1150_/A2 (sky130_fd_sc_hd__o221a_4)
     2    0.00    0.04    0.26    1.26 v _1150_/X (sky130_fd_sc_hd__o221a_4)
                                         _0533_ (net)
                  0.04    0.00    1.26 v _1151_/B1 (sky130_fd_sc_hd__a21o_4)
    17    0.02    0.05    0.20    1.46 v _1151_/X (sky130_fd_sc_hd__a21o_4)
                                         _0534_ (net)
                  0.05    0.00    1.46 v _1158_/A2 (sky130_fd_sc_hd__mux4_2)
     2    0.00    0.08    0.45    1.91 v _1158_/X (sky130_fd_sc_hd__mux4_2)
                                         _0541_ (net)
                  0.08    0.00    1.91 v _1159_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.27    2.19 v _1159_/X (sky130_fd_sc_hd__mux2_4)
                                         _0542_ (net)
                  0.05    0.00    2.19 v _1160_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.01    0.04    0.11    2.30 v _1160_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0132_ (net)
                  0.04    0.00    2.30 v _1382_/D (sky130_fd_sc_hd__dfxtp_4)
                                  2.30   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1382_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.11   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -2.30   data arrival time
-----------------------------------------------------------------------------
                                  7.98   slack (MET)


Startpoint: _1345_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1385_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1345_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1345_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[4][3] (net)
                  0.04    0.00    0.74 v _1216_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    1.00 v _1216_/X (sky130_fd_sc_hd__mux2_4)
                                         _0596_ (net)
                  0.05    0.00    1.00 v _1219_/A2 (sky130_fd_sc_hd__o221a_2)
     2    0.00    0.05    0.27    1.27 v _1219_/X (sky130_fd_sc_hd__o221a_2)
                                         _0599_ (net)
                  0.05    0.00    1.27 v _1220_/B1 (sky130_fd_sc_hd__a21o_4)
    11    0.01    0.04    0.19    1.46 v _1220_/X (sky130_fd_sc_hd__a21o_4)
                                         _0600_ (net)
                  0.04    0.00    1.46 v _1239_/A0 (sky130_fd_sc_hd__mux4_2)
     2    0.00    0.08    0.44    1.90 v _1239_/X (sky130_fd_sc_hd__mux4_2)
                                         _0619_ (net)
                  0.08    0.00    1.90 v _1240_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.27    2.18 v _1240_/X (sky130_fd_sc_hd__mux2_4)
                                         _0620_ (net)
                  0.05    0.00    2.18 v _1241_/A (sky130_fd_sc_hd__buf_4)
     2    0.00    0.02    0.12    2.30 v _1241_/X (sky130_fd_sc_hd__buf_4)
                                         _0135_ (net)
                  0.02    0.00    2.30 v _1385_/D (sky130_fd_sc_hd__dfxtp_4)
                                  2.30   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1385_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -2.30   data arrival time
-----------------------------------------------------------------------------
                                  7.99   slack (MET)


Startpoint: _1335_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1383_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14    0.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00    0.40 ^ _1335_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1335_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[8][1] (net)
                  0.04    0.00    0.74 v _1174_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    1.00 v _1174_/X (sky130_fd_sc_hd__mux2_4)
                                         _0556_ (net)
                  0.05    0.00    1.00 v _1177_/A2 (sky130_fd_sc_hd__o221a_2)
     2    0.00    0.05    0.27    1.27 v _1177_/X (sky130_fd_sc_hd__o221a_2)
                                         _0559_ (net)
                  0.05    0.00    1.27 v _1178_/B1 (sky130_fd_sc_hd__a21o_4)
    14    0.01    0.05    0.19    1.46 v _1178_/X (sky130_fd_sc_hd__a21o_4)
                                         _0560_ (net)
                  0.05    0.00    1.46 v _1185_/A2 (sky130_fd_sc_hd__mux4_2)
     5    0.01    0.09    0.47    1.93 v _1185_/X (sky130_fd_sc_hd__mux4_2)
                                         _0567_ (net)
                  0.09    0.00    1.93 v _1186_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.27    2.20 v _1186_/X (sky130_fd_sc_hd__mux2_2)
                                         _0568_ (net)
                  0.05    0.00    2.20 v _1187_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    2.29 v _1187_/X (sky130_fd_sc_hd__buf_1)
                                         _0133_ (net)
                  0.03    0.00    2.29 v _1383_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.29   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_12__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.02    0.05    0.13   10.39 ^ clkbuf_4_12__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1383_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -2.29   data arrival time
-----------------------------------------------------------------------------
                                  8.00   slack (MET)


Startpoint: _1336_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1384_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1336_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1336_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[8][2] (net)
                  0.04    0.00    0.73 v _1201_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.27    1.00 v _1201_/X (sky130_fd_sc_hd__mux2_4)
                                         _0582_ (net)
                  0.05    0.00    1.00 v _1204_/A2 (sky130_fd_sc_hd__o221a_4)
     2    0.00    0.04    0.26    1.26 v _1204_/X (sky130_fd_sc_hd__o221a_4)
                                         _0585_ (net)
                  0.04    0.00    1.26 v _1205_/B1 (sky130_fd_sc_hd__a21o_4)
     2    0.00    0.03    0.17    1.43 v _1205_/X (sky130_fd_sc_hd__a21o_4)
                                         _0586_ (net)
                  0.03    0.00    1.43 v _1212_/A2 (sky130_fd_sc_hd__mux4_2)
     2    0.00    0.08    0.44    1.87 v _1212_/X (sky130_fd_sc_hd__mux4_2)
                                         _0593_ (net)
                  0.08    0.00    1.87 v _1213_/A0 (sky130_fd_sc_hd__mux2_4)
     9    0.01    0.06    0.29    2.16 v _1213_/X (sky130_fd_sc_hd__mux2_4)
                                         _0594_ (net)
                  0.06    0.00    2.16 v _1214_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.12    2.28 v _1214_/X (sky130_fd_sc_hd__buf_2)
                                         _0134_ (net)
                  0.02    0.00    2.28 v _1384_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.28   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14   10.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00   10.40 ^ _1384_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                  8.02   slack (MET)


Startpoint: _1256_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1244_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1256_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1256_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[24][2] (net)
                  0.04    0.00    0.73 v _0766_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.28    1.01 v _0766_/X (sky130_fd_sc_hd__mux2_1)
                                         _0279_ (net)
                  0.06    0.00    1.01 v _0769_/A2 (sky130_fd_sc_hd__o221a_2)
     2    0.00    0.04    0.27    1.28 v _0769_/X (sky130_fd_sc_hd__o221a_2)
                                         _0282_ (net)
                  0.04    0.00    1.28 v _0770_/B1 (sky130_fd_sc_hd__a21o_2)
     2    0.00    0.03    0.18    1.45 v _0770_/X (sky130_fd_sc_hd__a21o_2)
                                         _0283_ (net)
                  0.03    0.00    1.45 v _0771_/A3 (sky130_fd_sc_hd__mux4_2)
     2    0.00    0.08    0.45    1.90 v _0771_/X (sky130_fd_sc_hd__mux4_2)
                                         _0284_ (net)
                  0.08    0.00    1.90 v _0772_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.27    2.17 v _0772_/X (sky130_fd_sc_hd__mux2_2)
                                         _0285_ (net)
                  0.05    0.00    2.17 v _0773_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    2.25 v _0773_/X (sky130_fd_sc_hd__buf_1)
                                         _0002_ (net)
                  0.02    0.00    2.25 v _1244_/D (sky130_fd_sc_hd__dfxtp_4)
                                  2.25   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1244_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -2.25   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: _1246_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1242_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14    0.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00    0.40 ^ _1246_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.35    0.75 v _1246_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[9][0] (net)
                  0.04    0.00    0.75 v _0685_/A1 (sky130_fd_sc_hd__mux2_8)
     2    0.00    0.05    0.28    1.03 v _0685_/X (sky130_fd_sc_hd__mux2_8)
                                         _0200_ (net)
                  0.05    0.00    1.03 v _0691_/A2 (sky130_fd_sc_hd__o221a_4)
     2    0.00    0.04    0.26    1.29 v _0691_/X (sky130_fd_sc_hd__o221a_4)
                                         _0206_ (net)
                  0.04    0.00    1.29 v _0692_/B1 (sky130_fd_sc_hd__a21o_4)
     5    0.01    0.04    0.18    1.46 v _0692_/X (sky130_fd_sc_hd__a21o_4)
                                         _0207_ (net)
                  0.04    0.00    1.46 v _0701_/A2 (sky130_fd_sc_hd__a211o_2)
     2    0.00    0.05    0.32    1.78 v _0701_/X (sky130_fd_sc_hd__a211o_2)
                                         _0216_ (net)
                  0.05    0.00    1.78 v _0716_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.03    0.17    1.95 v _0716_/X (sky130_fd_sc_hd__a22o_1)
                                         _0000_ (net)
                  0.03    0.00    1.95 v _1242_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.95   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1242_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.95   data arrival time
-----------------------------------------------------------------------------
                                  8.34   slack (MET)


Startpoint: _1249_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1245_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1249_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1249_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[9][3] (net)
                  0.04    0.00    0.73 v _0775_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.06    0.27    1.00 v _0775_/X (sky130_fd_sc_hd__mux2_2)
                                         _0287_ (net)
                  0.06    0.00    1.00 v _0778_/A2 (sky130_fd_sc_hd__o221a_4)
     2    0.00    0.04    0.25    1.25 v _0778_/X (sky130_fd_sc_hd__o221a_4)
                                         _0290_ (net)
                  0.04    0.00    1.25 v _0779_/B1 (sky130_fd_sc_hd__a21o_2)
     2    0.00    0.04    0.18    1.43 v _0779_/X (sky130_fd_sc_hd__a21o_2)
                                         _0291_ (net)
                  0.04    0.00    1.43 v _0787_/A2 (sky130_fd_sc_hd__a211o_2)
     2    0.00    0.05    0.32    1.75 v _0787_/X (sky130_fd_sc_hd__a211o_2)
                                         _0299_ (net)
                  0.05    0.00    1.75 v _0802_/B1 (sky130_fd_sc_hd__a22o_2)
     2    0.00    0.04    0.20    1.94 v _0802_/X (sky130_fd_sc_hd__a22o_2)
                                         _0003_ (net)
                  0.04    0.00    1.94 v _1245_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.94   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1245_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.94   data arrival time
-----------------------------------------------------------------------------
                                  8.34   slack (MET)


Startpoint: _1333_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1333_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14    0.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1333_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1333_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[13][3] (net)
                  0.04    0.00    0.74 v _1018_/A1 (sky130_fd_sc_hd__mux2_8)
     5    0.01    0.05    0.29    1.03 v _1018_/X (sky130_fd_sc_hd__mux2_8)
                                         _0446_ (net)
                  0.05    0.00    1.03 v _1019_/A (sky130_fd_sc_hd__clkbuf_4)
    17    0.02    0.05    0.16    1.18 v _1019_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0087_ (net)
                  0.05    0.00    1.18 v _1333_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.18   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14   10.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1333_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  9.10   slack (MET)


Startpoint: _1312_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1312_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1312_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1312_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[14][2] (net)
                  0.04    0.00    0.73 v _0980_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.29    1.02 v _0980_/X (sky130_fd_sc_hd__mux2_1)
                                         _0425_ (net)
                  0.06    0.00    1.02 v _0981_/A (sky130_fd_sc_hd__buf_4)
    20    0.02    0.04    0.16    1.18 v _0981_/X (sky130_fd_sc_hd__buf_4)
                                         _0070_ (net)
                  0.04    0.00    1.18 v _1312_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.18   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1312_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  9.11   slack (MET)


Startpoint: _1375_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1375_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14    0.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1375_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1375_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[31][1] (net)
                  0.04    0.00    0.74 v _1105_/A1 (sky130_fd_sc_hd__mux2_4)
    20    0.02    0.07    0.29    1.03 v _1105_/X (sky130_fd_sc_hd__mux2_4)
                                         _0495_ (net)
                  0.07    0.00    1.03 v _1106_/A (sky130_fd_sc_hd__buf_2)
    11    0.01    0.04    0.15    1.18 v _1106_/X (sky130_fd_sc_hd__buf_2)
                                         _0125_ (net)
                  0.04    0.00    1.18 v _1375_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.18   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14   10.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1375_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  9.11   slack (MET)


Startpoint: _1264_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1264_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14    0.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00    0.40 ^ _1264_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1264_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[22][2] (net)
                  0.04    0.00    0.74 v _0862_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.28    1.02 v _0862_/X (sky130_fd_sc_hd__mux2_1)
                                         _0355_ (net)
                  0.05    0.00    1.02 v _0863_/A (sky130_fd_sc_hd__clkbuf_4)
    17    0.02    0.05    0.16    1.17 v _0863_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0022_ (net)
                  0.05    0.00    1.17 v _1264_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.17   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14   10.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00   10.40 ^ _1264_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  9.12   slack (MET)


Startpoint: _1301_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1301_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13    0.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1301_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1301_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[27][3] (net)
                  0.04    0.00    0.73 v _0954_/A1 (sky130_fd_sc_hd__mux2_4)
    11    0.01    0.06    0.27    1.01 v _0954_/X (sky130_fd_sc_hd__mux2_4)
                                         _0410_ (net)
                  0.06    0.00    1.01 v _0955_/A (sky130_fd_sc_hd__buf_2)
    17    0.02    0.05    0.15    1.16 v _0955_/X (sky130_fd_sc_hd__buf_2)
                                         _0059_ (net)
                  0.05    0.00    1.16 v _1301_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.16   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1301_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.11   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  9.12   slack (MET)


Startpoint: _1373_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1373_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1373_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1373_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[2][3] (net)
                  0.04    0.00    0.73 v _1100_/A0 (sky130_fd_sc_hd__mux2_4)
     5    0.01    0.05    0.27    1.00 v _1100_/X (sky130_fd_sc_hd__mux2_4)
                                         _0492_ (net)
                  0.05    0.00    1.00 v _1101_/A (sky130_fd_sc_hd__buf_4)
    23    0.02    0.05    0.16    1.16 v _1101_/X (sky130_fd_sc_hd__buf_4)
                                         _0123_ (net)
                  0.05    0.00    1.16 v _1373_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.16   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1373_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  9.13   slack (MET)


Startpoint: _1359_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1359_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1359_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1359_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[19][1] (net)
                  0.04    0.00    0.73 v _1069_/A0 (sky130_fd_sc_hd__mux2_4)
    14    0.01    0.07    0.29    1.02 v _1069_/X (sky130_fd_sc_hd__mux2_4)
                                         _0475_ (net)
                  0.07    0.00    1.02 v _1070_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.00    0.04    0.14    1.16 v _1070_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _0109_ (net)
                  0.04    0.00    1.16 v _1359_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.16   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1359_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  9.13   slack (MET)


Startpoint: _1370_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1370_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1370_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1370_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[2][0] (net)
                  0.04    0.00    0.73 v _1094_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.27    1.01 v _1094_/X (sky130_fd_sc_hd__mux2_1)
                                         _0489_ (net)
                  0.06    0.00    1.01 v _1095_/A (sky130_fd_sc_hd__clkbuf_4)
    11    0.01    0.04    0.15    1.15 v _1095_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0120_ (net)
                  0.04    0.00    1.15 v _1370_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.15   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1370_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  9.13   slack (MET)


Startpoint: _1352_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1352_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1352_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1352_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[29][2] (net)
                  0.04    0.00    0.73 v _1053_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.27    1.01 v _1053_/X (sky130_fd_sc_hd__mux2_1)
                                         _0466_ (net)
                  0.05    0.00    1.01 v _1054_/A (sky130_fd_sc_hd__buf_2)
    14    0.01    0.05    0.14    1.15 v _1054_/X (sky130_fd_sc_hd__buf_2)
                                         _0102_ (net)
                  0.05    0.00    1.15 v _1352_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.15   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1352_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  9.13   slack (MET)


Startpoint: _1325_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1325_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1325_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1325_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[26][3] (net)
                  0.04    0.00    0.73 v _1000_/A1 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.25    0.98 v _1000_/X (sky130_fd_sc_hd__mux2_4)
                                         _0436_ (net)
                  0.05    0.00    0.98 v _1001_/A (sky130_fd_sc_hd__clkbuf_4)
    23    0.02    0.06    0.16    1.14 v _1001_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0079_ (net)
                  0.06    0.00    1.14 v _1325_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.14   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1325_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.12   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: _1362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1362_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14    0.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1362_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1362_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[7][0] (net)
                  0.04    0.00    0.74 v _1076_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.27    1.01 v _1076_/X (sky130_fd_sc_hd__mux2_1)
                                         _0479_ (net)
                  0.06    0.00    1.01 v _1077_/A (sky130_fd_sc_hd__buf_2)
    11    0.01    0.04    0.14    1.15 v _1077_/X (sky130_fd_sc_hd__buf_2)
                                         _0112_ (net)
                  0.04    0.00    1.15 v _1362_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.15   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14   10.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1362_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: _1314_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1314_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_14__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.03    0.05    0.13    0.39 ^ clkbuf_4_14__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1314_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1314_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[10][0] (net)
                  0.04    0.00    0.73 v _0985_/A0 (sky130_fd_sc_hd__mux2_4)
    11    0.01    0.06    0.28    1.01 v _0985_/X (sky130_fd_sc_hd__mux2_4)
                                         _0428_ (net)
                  0.06    0.00    1.01 v _0986_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.00    0.04    0.14    1.15 v _0986_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _0072_ (net)
                  0.04    0.00    1.15 v _1314_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.15   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_14__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.03    0.05    0.13   10.39 ^ clkbuf_4_14__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1314_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: _1290_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1290_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1290_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1290_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[1][0] (net)
                  0.04    0.00    0.74 v _0925_/A0 (sky130_fd_sc_hd__mux2_8)
     2    0.00    0.05    0.28    1.02 v _0925_/X (sky130_fd_sc_hd__mux2_8)
                                         _0392_ (net)
                  0.05    0.00    1.02 v _0926_/A (sky130_fd_sc_hd__clkbuf_4)
     5    0.00    0.03    0.13    1.15 v _0926_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0048_ (net)
                  0.03    0.00    1.15 v _1290_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.15   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1290_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: _1365_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1365_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14    0.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1365_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1365_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[7][3] (net)
                  0.04    0.00    0.74 v _1082_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.27    1.01 v _1082_/X (sky130_fd_sc_hd__mux2_1)
                                         _0482_ (net)
                  0.06    0.00    1.01 v _1083_/A (sky130_fd_sc_hd__buf_2)
    11    0.01    0.04    0.14    1.15 v _1083_/X (sky130_fd_sc_hd__buf_2)
                                         _0115_ (net)
                  0.04    0.00    1.15 v _1365_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.15   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14   10.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1365_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: _1309_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1309_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1309_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1309_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[11][3] (net)
                  0.04    0.00    0.74 v _0973_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _0973_/X (sky130_fd_sc_hd__mux2_2)
                                         _0421_ (net)
                  0.05    0.00    0.99 v _0974_/A (sky130_fd_sc_hd__buf_4)
    23    0.02    0.05    0.16    1.14 v _0974_/X (sky130_fd_sc_hd__buf_4)
                                         _0067_ (net)
                  0.05    0.00    1.14 v _1309_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.14   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1309_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: _1252_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1252_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1252_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1252_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[0][2] (net)
                  0.04    0.00    0.73 v _0827_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _0827_/X (sky130_fd_sc_hd__mux2_4)
                                         _0332_ (net)
                  0.05    0.00    0.99 v _0828_/A (sky130_fd_sc_hd__buf_4)
    20    0.02    0.04    0.15    1.14 v _0828_/X (sky130_fd_sc_hd__buf_4)
                                         _0010_ (net)
                  0.04    0.00    1.14 v _1252_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.14   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1252_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: _1281_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1281_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1281_/CLK (sky130_fd_sc_hd__dfxtp_4)
    10    0.01    0.04    0.34    0.74 v _1281_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[16][3] (net)
                  0.04    0.00    0.74 v _0903_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _0903_/X (sky130_fd_sc_hd__mux2_2)
                                         _0379_ (net)
                  0.05    0.00    0.99 v _0904_/A (sky130_fd_sc_hd__buf_4)
    18    0.02    0.04    0.15    1.14 v _0904_/X (sky130_fd_sc_hd__buf_4)
                                         _0039_ (net)
                  0.04    0.00    1.14 v _1281_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.14   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1281_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: _1246_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1246_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14    0.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00    0.40 ^ _1246_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.35    0.75 v _1246_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[9][0] (net)
                  0.04    0.00    0.75 v _0808_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    1.00 v _0808_/X (sky130_fd_sc_hd__mux2_2)
                                         _0319_ (net)
                  0.05    0.00    1.00 v _0809_/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.01    0.04    0.15    1.15 v _0809_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0004_ (net)
                  0.04    0.00    1.15 v _1246_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.15   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14   10.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00   10.40 ^ _1246_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: _1379_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1379_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1379_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1379_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[3][1] (net)
                  0.04    0.00    0.73 v _1114_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _1114_/X (sky130_fd_sc_hd__mux2_4)
                                         _0500_ (net)
                  0.05    0.00    0.99 v _1115_/A (sky130_fd_sc_hd__buf_4)
    18    0.02    0.04    0.15    1.14 v _1115_/X (sky130_fd_sc_hd__buf_4)
                                         _0129_ (net)
                  0.04    0.00    1.14 v _1379_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.14   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1379_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: _1284_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1284_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1284_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1284_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[12][2] (net)
                  0.04    0.00    0.73 v _0911_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.98 v _0911_/X (sky130_fd_sc_hd__mux2_2)
                                         _0384_ (net)
                  0.05    0.00    0.98 v _0912_/A (sky130_fd_sc_hd__clkbuf_4)
    17    0.02    0.05    0.15    1.14 v _0912_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0042_ (net)
                  0.05    0.00    1.14 v _1284_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.14   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1284_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: _1276_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1276_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_8__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.02    0.05    0.13    0.39 ^ clkbuf_4_8__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1276_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1276_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[20][2] (net)
                  0.04    0.00    0.73 v _0891_/A0 (sky130_fd_sc_hd__mux2_4)
    17    0.02    0.07    0.29    1.02 v _0891_/X (sky130_fd_sc_hd__mux2_4)
                                         _0372_ (net)
                  0.07    0.00    1.02 v _0892_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.12    1.15 v _0892_/X (sky130_fd_sc_hd__buf_2)
                                         _0034_ (net)
                  0.02    0.00    1.15 v _1276_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.15   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_8__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.02    0.05    0.13   10.39 ^ clkbuf_4_8__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1276_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: _1256_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1256_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1256_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1256_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[24][2] (net)
                  0.04    0.00    0.73 v _0837_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _0837_/X (sky130_fd_sc_hd__mux2_4)
                                         _0338_ (net)
                  0.05    0.00    0.99 v _0838_/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.01    0.04    0.15    1.14 v _0838_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0014_ (net)
                  0.04    0.00    1.14 v _1256_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.14   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1256_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: _1280_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1280_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1280_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1280_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[16][2] (net)
                  0.04    0.00    0.73 v _0901_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _0901_/X (sky130_fd_sc_hd__mux2_4)
                                         _0378_ (net)
                  0.05    0.00    0.99 v _0902_/A (sky130_fd_sc_hd__buf_2)
    17    0.02    0.05    0.15    1.14 v _0902_/X (sky130_fd_sc_hd__buf_2)
                                         _0038_ (net)
                  0.05    0.00    1.14 v _1280_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.14   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1280_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  9.15   slack (MET)


Startpoint: _1295_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1295_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14    0.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1295_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1295_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[18][1] (net)
                  0.04    0.00    0.74 v _0939_/A0 (sky130_fd_sc_hd__mux2_8)
     2    0.00    0.05    0.28    1.02 v _0939_/X (sky130_fd_sc_hd__mux2_8)
                                         _0401_ (net)
                  0.05    0.00    1.02 v _0940_/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.00    0.02    0.13    1.15 v _0940_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0053_ (net)
                  0.02    0.00    1.15 v _1295_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.15   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14   10.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1295_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  9.15   slack (MET)


Startpoint: _1376_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1376_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1376_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1376_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[31][2] (net)
                  0.04    0.00    0.73 v _1107_/A1 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.25    0.98 v _1107_/X (sky130_fd_sc_hd__mux2_4)
                                         _0496_ (net)
                  0.05    0.00    0.98 v _1108_/A (sky130_fd_sc_hd__clkbuf_4)
    17    0.02    0.05    0.15    1.14 v _1108_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0126_ (net)
                  0.05    0.00    1.14 v _1376_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.14   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1376_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  9.15   slack (MET)


Startpoint: _1266_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1266_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1266_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1266_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[21][0] (net)
                  0.04    0.00    0.73 v _0868_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _0868_/X (sky130_fd_sc_hd__mux2_2)
                                         _0359_ (net)
                  0.05    0.00    0.99 v _0869_/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.01    0.04    0.15    1.14 v _0869_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0024_ (net)
                  0.04    0.00    1.14 v _1266_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.14   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1266_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  9.15   slack (MET)


Startpoint: _1366_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1366_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1366_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1366_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[30][0] (net)
                  0.04    0.00    0.73 v _1085_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.27    1.01 v _1085_/X (sky130_fd_sc_hd__mux2_1)
                                         _0484_ (net)
                  0.05    0.00    1.01 v _1086_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.00    0.04    0.13    1.14 v _1086_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _0116_ (net)
                  0.04    0.00    1.14 v _1366_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.14   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1366_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  9.15   slack (MET)


Startpoint: _1271_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1271_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13    0.39 ^ clkbuf_4_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1271_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1271_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[28][1] (net)
                  0.04    0.00    0.73 v _0880_/A1 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.25    0.98 v _0880_/X (sky130_fd_sc_hd__mux2_4)
                                         _0366_ (net)
                  0.05    0.00    0.98 v _0881_/A (sky130_fd_sc_hd__buf_4)
    21    0.02    0.04    0.15    1.13 v _0881_/X (sky130_fd_sc_hd__buf_4)
                                         _0029_ (net)
                  0.04    0.00    1.13 v _1271_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.39 ^ clkbuf_4_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1271_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.11   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  9.15   slack (MET)


Startpoint: _1353_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1353_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_14__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.03    0.05    0.13    0.39 ^ clkbuf_4_14__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1353_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1353_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[29][3] (net)
                  0.04    0.00    0.73 v _1055_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.98 v _1055_/X (sky130_fd_sc_hd__mux2_2)
                                         _0467_ (net)
                  0.05    0.00    0.98 v _1056_/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.01    0.04    0.15    1.13 v _1056_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0103_ (net)
                  0.04    0.00    1.13 v _1353_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_14__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.03    0.05    0.13   10.39 ^ clkbuf_4_14__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1353_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.11   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  9.15   slack (MET)


Startpoint: _1327_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1327_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1327_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1327_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[25][1] (net)
                  0.04    0.00    0.73 v _1005_/A1 (sky130_fd_sc_hd__mux2_1)
     6    0.01    0.07    0.31    1.04 v _1005_/X (sky130_fd_sc_hd__mux2_1)
                                         _0439_ (net)
                  0.07    0.00    1.04 v _1006_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.10    1.14 v _1006_/X (sky130_fd_sc_hd__buf_1)
                                         _0081_ (net)
                  0.03    0.00    1.14 v _1327_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.14   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1327_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  9.15   slack (MET)


Startpoint: _1275_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1275_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1275_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1275_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[20][1] (net)
                  0.04    0.00    0.73 v _0889_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _0889_/X (sky130_fd_sc_hd__mux2_4)
                                         _0371_ (net)
                  0.05    0.00    0.99 v _0890_/A (sky130_fd_sc_hd__clkbuf_4)
    11    0.01    0.04    0.14    1.14 v _0890_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0033_ (net)
                  0.04    0.00    1.14 v _1275_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.14   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1275_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  9.15   slack (MET)


Startpoint: _1287_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1287_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_8__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.02    0.05    0.13    0.39 ^ clkbuf_4_8__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1287_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1287_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[15][1] (net)
                  0.04    0.00    0.73 v _0918_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.98 v _0918_/X (sky130_fd_sc_hd__mux2_2)
                                         _0388_ (net)
                  0.05    0.00    0.98 v _0919_/A (sky130_fd_sc_hd__clkbuf_4)
    12    0.01    0.04    0.15    1.13 v _0919_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0045_ (net)
                  0.04    0.00    1.13 v _1287_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_8__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.02    0.05    0.13   10.39 ^ clkbuf_4_8__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1287_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.11   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  9.15   slack (MET)


Startpoint: _1299_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1299_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_12__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.02    0.05    0.13    0.39 ^ clkbuf_4_12__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1299_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1299_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[27][1] (net)
                  0.04    0.00    0.73 v _0950_/A1 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.25    0.98 v _0950_/X (sky130_fd_sc_hd__mux2_4)
                                         _0408_ (net)
                  0.05    0.00    0.98 v _0951_/A (sky130_fd_sc_hd__clkbuf_4)
    11    0.01    0.04    0.14    1.12 v _0951_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0057_ (net)
                  0.04    0.00    1.12 v _1299_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_12__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.02    0.05    0.13   10.39 ^ clkbuf_4_12__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1299_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.11   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  9.16   slack (MET)


Startpoint: _1349_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1349_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14    0.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00    0.40 ^ _1349_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1349_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[6][3] (net)
                  0.04    0.00    0.74 v _1046_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _1046_/X (sky130_fd_sc_hd__mux2_2)
                                         _0462_ (net)
                  0.05    0.00    0.99 v _1047_/A (sky130_fd_sc_hd__buf_2)
    14    0.01    0.05    0.14    1.13 v _1047_/X (sky130_fd_sc_hd__buf_2)
                                         _0099_ (net)
                  0.05    0.00    1.13 v _1349_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14   10.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00   10.40 ^ _1349_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  9.16   slack (MET)


Startpoint: _1292_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1292_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_8__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.02    0.05    0.13    0.39 ^ clkbuf_4_8__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1292_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.33    0.73 v _1292_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[1][2] (net)
                  0.04    0.00    0.73 v _0929_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.27    1.00 v _0929_/X (sky130_fd_sc_hd__mux2_1)
                                         _0394_ (net)
                  0.06    0.00    1.00 v _0930_/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.00    0.02    0.13    1.13 v _0930_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0050_ (net)
                  0.02    0.00    1.13 v _1292_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_8__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.02    0.05    0.13   10.39 ^ clkbuf_4_8__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1292_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  9.16   slack (MET)


Startpoint: _1377_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1377_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14    0.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00    0.40 ^ _1377_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1377_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[31][3] (net)
                  0.04    0.00    0.74 v _1109_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.26    1.00 v _1109_/X (sky130_fd_sc_hd__mux2_2)
                                         _0497_ (net)
                  0.05    0.00    1.00 v _1110_/A (sky130_fd_sc_hd__buf_4)
    11    0.01    0.03    0.14    1.14 v _1110_/X (sky130_fd_sc_hd__buf_4)
                                         _0127_ (net)
                  0.03    0.00    1.14 v _1377_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.14   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14   10.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00   10.40 ^ _1377_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  9.16   slack (MET)


Startpoint: _1262_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1262_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1262_/CLK (sky130_fd_sc_hd__dfxtp_4)
     7    0.01    0.04    0.34    0.74 v _1262_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[22][0] (net)
                  0.04    0.00    0.74 v _0858_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.05    0.28    1.02 v _0858_/X (sky130_fd_sc_hd__mux2_1)
                                         _0353_ (net)
                  0.05    0.00    1.02 v _0859_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.12    1.13 v _0859_/X (sky130_fd_sc_hd__buf_2)
                                         _0020_ (net)
                  0.02    0.00    1.13 v _1262_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1262_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  9.16   slack (MET)


Startpoint: _1313_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1313_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1313_/CLK (sky130_fd_sc_hd__dfxtp_4)
     7    0.01    0.04    0.34    0.74 v _1313_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[14][3] (net)
                  0.04    0.00    0.74 v _0982_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.05    0.28    1.02 v _0982_/X (sky130_fd_sc_hd__mux2_1)
                                         _0426_ (net)
                  0.05    0.00    1.02 v _0983_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.12    1.13 v _0983_/X (sky130_fd_sc_hd__buf_2)
                                         _0071_ (net)
                  0.02    0.00    1.13 v _1313_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1313_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  9.16   slack (MET)


Startpoint: _1326_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1326_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1326_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1326_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[25][0] (net)
                  0.04    0.00    0.73 v _1003_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.05    0.28    1.02 v _1003_/X (sky130_fd_sc_hd__mux2_1)
                                         _0438_ (net)
                  0.05    0.00    1.02 v _1004_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.12    1.13 v _1004_/X (sky130_fd_sc_hd__buf_2)
                                         _0080_ (net)
                  0.02    0.00    1.13 v _1326_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1326_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  9.16   slack (MET)


Startpoint: _1372_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1372_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1372_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1372_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[2][2] (net)
                  0.04    0.00    0.73 v _1098_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.98 v _1098_/X (sky130_fd_sc_hd__mux2_2)
                                         _0491_ (net)
                  0.05    0.00    0.98 v _1099_/A (sky130_fd_sc_hd__buf_2)
    14    0.01    0.05    0.14    1.12 v _1099_/X (sky130_fd_sc_hd__buf_2)
                                         _0122_ (net)
                  0.05    0.00    1.12 v _1372_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1372_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  9.16   slack (MET)


Startpoint: _1322_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1322_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1322_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1322_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[26][0] (net)
                  0.04    0.00    0.73 v _0994_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _0994_/X (sky130_fd_sc_hd__mux2_2)
                                         _0433_ (net)
                  0.05    0.00    0.99 v _0995_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.01    0.03    0.14    1.13 v _0995_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0076_ (net)
                  0.03    0.00    1.13 v _1322_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1322_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  9.16   slack (MET)


Startpoint: _1311_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1311_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13    0.39 ^ clkbuf_4_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1311_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1311_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[14][1] (net)
                  0.04    0.00    0.73 v _0978_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.05    0.28    1.01 v _0978_/X (sky130_fd_sc_hd__mux2_1)
                                         _0424_ (net)
                  0.05    0.00    1.01 v _0979_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.12    1.13 v _0979_/X (sky130_fd_sc_hd__buf_2)
                                         _0069_ (net)
                  0.02    0.00    1.13 v _1311_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.39 ^ clkbuf_4_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1311_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  9.16   slack (MET)


Startpoint: _1324_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1324_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14    0.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1324_/CLK (sky130_fd_sc_hd__dfxtp_4)
    12    0.01    0.04    0.35    0.74 v _1324_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[26][2] (net)
                  0.04    0.00    0.74 v _0998_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    1.00 v _0998_/X (sky130_fd_sc_hd__mux2_2)
                                         _0435_ (net)
                  0.05    0.00    1.00 v _0999_/A (sky130_fd_sc_hd__buf_2)
     8    0.01    0.03    0.13    1.13 v _0999_/X (sky130_fd_sc_hd__buf_2)
                                         _0078_ (net)
                  0.03    0.00    1.13 v _1324_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14   10.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1324_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: _1357_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1357_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13    0.40 ^ clkbuf_4_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1357_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1357_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[5][3] (net)
                  0.04    0.00    0.74 v _1064_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _1064_/X (sky130_fd_sc_hd__mux2_2)
                                         _0472_ (net)
                  0.05    0.00    0.99 v _1065_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.00    0.04    0.13    1.12 v _1065_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _0107_ (net)
                  0.04    0.00    1.12 v _1357_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.40 ^ clkbuf_4_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1357_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: _1354_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1354_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14    0.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1354_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1354_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[5][0] (net)
                  0.04    0.00    0.74 v _1058_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _1058_/X (sky130_fd_sc_hd__mux2_2)
                                         _0469_ (net)
                  0.05    0.00    0.99 v _1059_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.00    0.04    0.13    1.12 v _1059_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _0104_ (net)
                  0.04    0.00    1.12 v _1354_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14   10.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1354_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: _1294_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1294_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14    0.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00    0.40 ^ _1294_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1294_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[18][0] (net)
                  0.04    0.00    0.74 v _0936_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    1.00 v _0936_/X (sky130_fd_sc_hd__mux2_4)
                                         _0399_ (net)
                  0.05    0.00    1.00 v _0937_/A (sky130_fd_sc_hd__clkbuf_2)
    11    0.01    0.05    0.12    1.12 v _0937_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0052_ (net)
                  0.05    0.00    1.12 v _1294_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14   10.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00   10.40 ^ _1294_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: _1329_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1329_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14    0.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1329_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1329_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[25][3] (net)
                  0.04    0.00    0.74 v _1009_/A1 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.25    0.99 v _1009_/X (sky130_fd_sc_hd__mux2_4)
                                         _0441_ (net)
                  0.05    0.00    0.99 v _1010_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.01    0.03    0.14    1.12 v _1010_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0083_ (net)
                  0.03    0.00    1.12 v _1329_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14   10.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1329_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: _1265_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1265_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1265_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1265_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[22][3] (net)
                  0.04    0.00    0.74 v _0864_/A1 (sky130_fd_sc_hd__mux2_8)
    11    0.01    0.06    0.30    1.03 v _0864_/X (sky130_fd_sc_hd__mux2_8)
                                         _0356_ (net)
                  0.06    0.00    1.03 v _0865_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.12 v _0865_/X (sky130_fd_sc_hd__buf_1)
                                         _0023_ (net)
                  0.03    0.00    1.12 v _1265_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1265_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: _1369_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1369_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1369_/CLK (sky130_fd_sc_hd__dfxtp_4)
     7    0.01    0.04    0.34    0.74 v _1369_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[30][3] (net)
                  0.04    0.00    0.74 v _1091_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _1091_/X (sky130_fd_sc_hd__mux2_2)
                                         _0487_ (net)
                  0.05    0.00    0.99 v _1092_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.00    0.04    0.13    1.12 v _1092_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _0119_ (net)
                  0.04    0.00    1.12 v _1369_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1369_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: _1343_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1343_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1343_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1343_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[4][1] (net)
                  0.04    0.00    0.73 v _1033_/A0 (sky130_fd_sc_hd__mux2_4)
     8    0.01    0.06    0.27    1.01 v _1033_/X (sky130_fd_sc_hd__mux2_4)
                                         _0455_ (net)
                  0.06    0.00    1.01 v _1034_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.12    1.13 v _1034_/X (sky130_fd_sc_hd__buf_2)
                                         _0093_ (net)
                  0.02    0.00    1.13 v _1343_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1343_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: _1248_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1248_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1248_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1248_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[9][2] (net)
                  0.04    0.00    0.74 v _0814_/A0 (sky130_fd_sc_hd__mux2_8)
     8    0.01    0.06    0.29    1.03 v _0814_/X (sky130_fd_sc_hd__mux2_8)
                                         _0323_ (net)
                  0.06    0.00    1.03 v _0815_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.12 v _0815_/X (sky130_fd_sc_hd__buf_1)
                                         _0006_ (net)
                  0.03    0.00    1.12 v _1248_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1248_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: _1282_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1282_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1282_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1282_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[12][0] (net)
                  0.04    0.00    0.73 v _0907_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _0907_/X (sky130_fd_sc_hd__mux2_4)
                                         _0382_ (net)
                  0.05    0.00    0.99 v _0908_/A (sky130_fd_sc_hd__buf_2)
     8    0.01    0.03    0.13    1.12 v _0908_/X (sky130_fd_sc_hd__buf_2)
                                         _0040_ (net)
                  0.03    0.00    1.12 v _1282_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1282_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: _1331_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1331_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14    0.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00    0.40 ^ _1331_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1331_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[13][1] (net)
                  0.04    0.00    0.74 v _1014_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _1014_/X (sky130_fd_sc_hd__mux2_2)
                                         _0444_ (net)
                  0.05    0.00    0.99 v _1015_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.00    0.04    0.13    1.12 v _1015_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _0085_ (net)
                  0.04    0.00    1.12 v _1331_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14   10.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00   10.40 ^ _1331_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: _1335_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1335_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14    0.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00    0.40 ^ _1335_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1335_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[8][1] (net)
                  0.04    0.00    0.74 v _1023_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _1023_/X (sky130_fd_sc_hd__mux2_2)
                                         _0449_ (net)
                  0.05    0.00    0.99 v _1024_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.00    0.04    0.13    1.12 v _1024_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         _0089_ (net)
                  0.04    0.00    1.12 v _1335_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14   10.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00   10.40 ^ _1335_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: _1328_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1328_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_12__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.02    0.05    0.13    0.39 ^ clkbuf_4_12__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1328_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.01    0.04    0.32    0.71 v _1328_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         Module2.RegisterFile[25][2] (net)
                  0.04    0.00    0.71 v _1007_/A1 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.25    0.96 v _1007_/X (sky130_fd_sc_hd__mux2_4)
                                         _0440_ (net)
                  0.05    0.00    0.96 v _1008_/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.01    0.04    0.15    1.10 v _1008_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0082_ (net)
                  0.04    0.00    1.10 v _1328_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.10   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_12__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.02    0.05    0.13   10.39 ^ clkbuf_4_12__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1328_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.39   clock reconvergence pessimism
                         -0.11   10.28   library setup time
                                 10.28   data required time
-----------------------------------------------------------------------------
                                 10.28   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: _1293_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1293_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_14__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.03    0.05    0.13    0.39 ^ clkbuf_4_14__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1293_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1293_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[1][3] (net)
                  0.04    0.00    0.73 v _0931_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.98 v _0931_/X (sky130_fd_sc_hd__mux2_2)
                                         _0395_ (net)
                  0.05    0.00    0.98 v _0932_/A (sky130_fd_sc_hd__clkbuf_4)
     5    0.00    0.03    0.13    1.11 v _0932_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0051_ (net)
                  0.03    0.00    1.11 v _1293_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.11   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_14__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.03    0.05    0.13   10.39 ^ clkbuf_4_14__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1293_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: _1249_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1249_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1249_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1249_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[9][3] (net)
                  0.04    0.00    0.73 v _0817_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.27    1.00 v _0817_/X (sky130_fd_sc_hd__mux2_1)
                                         _0325_ (net)
                  0.06    0.00    1.00 v _0818_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.12    1.12 v _0818_/X (sky130_fd_sc_hd__buf_2)
                                         _0007_ (net)
                  0.02    0.00    1.12 v _1249_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1249_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: _1316_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1316_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1316_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1316_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[10][2] (net)
                  0.04    0.00    0.73 v _0989_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _0989_/X (sky130_fd_sc_hd__mux2_4)
                                         _0430_ (net)
                  0.05    0.00    0.99 v _0990_/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.00    0.02    0.13    1.12 v _0990_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0074_ (net)
                  0.02    0.00    1.12 v _1316_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1316_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  9.18   slack (MET)


Startpoint: _1277_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1277_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_8__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.02    0.05    0.13    0.39 ^ clkbuf_4_8__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1277_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1277_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[20][3] (net)
                  0.04    0.00    0.73 v _0893_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _0893_/X (sky130_fd_sc_hd__mux2_4)
                                         _0373_ (net)
                  0.05    0.00    0.99 v _0894_/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.00    0.02    0.13    1.11 v _0894_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0035_ (net)
                  0.02    0.00    1.11 v _1277_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.11   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_8__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.02    0.05    0.13   10.39 ^ clkbuf_4_8__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1277_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  9.18   slack (MET)


Startpoint: _1251_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1251_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_12__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.02    0.05    0.13    0.39 ^ clkbuf_4_12__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1251_/CLK (sky130_fd_sc_hd__dfxtp_2)
    22    0.02    0.06    0.34    0.74 v _1251_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         Module2.RegisterFile[0][1] (net)
                  0.06    0.00    0.74 v _0825_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.28    1.01 v _0825_/X (sky130_fd_sc_hd__mux2_1)
                                         _0331_ (net)
                  0.05    0.00    1.01 v _0826_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.11 v _0826_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0009_ (net)
                  0.02    0.00    1.11 v _1251_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.11   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_12__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.02    0.05    0.13   10.39 ^ clkbuf_4_12__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1251_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  9.18   slack (MET)


Startpoint: _1259_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1259_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14    0.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1259_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1259_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[23][1] (net)
                  0.04    0.00    0.74 v _0848_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.26    1.00 v _0848_/X (sky130_fd_sc_hd__mux2_2)
                                         _0346_ (net)
                  0.05    0.00    1.00 v _0849_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.01    0.04    0.11    1.11 v _0849_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0017_ (net)
                  0.04    0.00    1.11 v _1259_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.11   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14   10.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1259_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  9.18   slack (MET)


Startpoint: _1332_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1332_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1332_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1332_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[13][2] (net)
                  0.04    0.00    0.74 v _1016_/A1 (sky130_fd_sc_hd__mux2_8)
     5    0.01    0.05    0.29    1.03 v _1016_/X (sky130_fd_sc_hd__mux2_8)
                                         _0445_ (net)
                  0.05    0.00    1.03 v _1017_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.11 v _1017_/X (sky130_fd_sc_hd__buf_1)
                                         _0086_ (net)
                  0.03    0.00    1.11 v _1332_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.11   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1332_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  9.18   slack (MET)


Startpoint: _1336_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1336_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1336_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1336_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[8][2] (net)
                  0.04    0.00    0.73 v _1025_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _1025_/X (sky130_fd_sc_hd__mux2_2)
                                         _0450_ (net)
                  0.05    0.00    0.99 v _1026_/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.00    0.02    0.13    1.11 v _1026_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0090_ (net)
                  0.02    0.00    1.11 v _1336_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.11   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1336_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  9.18   slack (MET)


Startpoint: _1302_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1302_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1302_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1302_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[17][0] (net)
                  0.04    0.00    0.73 v _0957_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _0957_/X (sky130_fd_sc_hd__mux2_2)
                                         _0412_ (net)
                  0.05    0.00    0.99 v _0958_/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.00    0.02    0.13    1.11 v _0958_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0060_ (net)
                  0.02    0.00    1.11 v _1302_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.11   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1302_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  9.18   slack (MET)


Startpoint: _1342_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1342_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14    0.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1342_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1342_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[4][0] (net)
                  0.04    0.00    0.74 v _1031_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    1.00 v _1031_/X (sky130_fd_sc_hd__mux2_4)
                                         _0454_ (net)
                  0.05    0.00    1.00 v _1032_/A (sky130_fd_sc_hd__clkbuf_2)
     5    0.00    0.03    0.11    1.11 v _1032_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0092_ (net)
                  0.03    0.00    1.11 v _1342_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.11   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14   10.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1342_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  9.19   slack (MET)


Startpoint: _1286_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1286_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13    0.40 ^ clkbuf_4_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1286_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1286_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[15][0] (net)
                  0.04    0.00    0.73 v _0916_/A1 (sky130_fd_sc_hd__mux2_2)
     6    0.01    0.06    0.27    1.00 v _0916_/X (sky130_fd_sc_hd__mux2_2)
                                         _0387_ (net)
                  0.06    0.00    1.00 v _0917_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.11 v _0917_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0044_ (net)
                  0.02    0.00    1.11 v _1286_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.11   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.40 ^ clkbuf_4_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1286_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  9.19   slack (MET)


Startpoint: _1310_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1310_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1310_/CLK (sky130_fd_sc_hd__dfxtp_4)
     7    0.01    0.04    0.34    0.74 v _1310_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[14][0] (net)
                  0.04    0.00    0.74 v _0976_/A1 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.25    0.98 v _0976_/X (sky130_fd_sc_hd__mux2_4)
                                         _0423_ (net)
                  0.05    0.00    0.98 v _0977_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.01    0.04    0.11    1.10 v _0977_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0068_ (net)
                  0.04    0.00    1.10 v _1310_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.10   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1310_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  9.19   slack (MET)


Startpoint: _1348_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1348_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1348_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1348_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[6][2] (net)
                  0.04    0.00    0.73 v _1044_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _1044_/X (sky130_fd_sc_hd__mux2_4)
                                         _0461_ (net)
                  0.05    0.00    0.99 v _1045_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.11    1.10 v _1045_/X (sky130_fd_sc_hd__buf_2)
                                         _0098_ (net)
                  0.02    0.00    1.10 v _1348_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.10   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1348_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  9.19   slack (MET)


Startpoint: _1351_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1351_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_14__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.03    0.05    0.13    0.39 ^ clkbuf_4_14__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1351_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1351_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[29][1] (net)
                  0.04    0.00    0.73 v _1051_/A1 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.29    1.02 v _1051_/X (sky130_fd_sc_hd__mux2_1)
                                         _0465_ (net)
                  0.06    0.00    1.02 v _1052_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.10 v _1052_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0101_ (net)
                  0.02    0.00    1.10 v _1351_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.10   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_14__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.03    0.05    0.13   10.39 ^ clkbuf_4_14__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1351_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  9.19   slack (MET)


Startpoint: _1371_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1371_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13    0.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1371_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1371_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[2][1] (net)
                  0.04    0.00    0.73 v _1096_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _1096_/X (sky130_fd_sc_hd__mux2_4)
                                         _0490_ (net)
                  0.05    0.00    0.99 v _1097_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.11    1.10 v _1097_/X (sky130_fd_sc_hd__buf_2)
                                         _0121_ (net)
                  0.02    0.00    1.10 v _1371_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.10   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1371_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  9.19   slack (MET)


Startpoint: _1344_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1344_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13    0.39 ^ clkbuf_4_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1344_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.04    0.32    0.72 v _1344_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         Module2.RegisterFile[4][2] (net)
                  0.04    0.00    0.72 v _1035_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.97 v _1035_/X (sky130_fd_sc_hd__mux2_2)
                                         _0456_ (net)
                  0.05    0.00    0.97 v _1036_/A (sky130_fd_sc_hd__buf_2)
     8    0.01    0.04    0.13    1.09 v _1036_/X (sky130_fd_sc_hd__buf_2)
                                         _0094_ (net)
                  0.04    0.00    1.09 v _1344_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.39 ^ clkbuf_4_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1344_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.39   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.19   slack (MET)


Startpoint: _1279_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1279_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14    0.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00    0.40 ^ _1279_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1279_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[16][1] (net)
                  0.04    0.00    0.74 v _0899_/A0 (sky130_fd_sc_hd__mux2_4)
     5    0.01    0.05    0.27    1.01 v _0899_/X (sky130_fd_sc_hd__mux2_4)
                                         _0377_ (net)
                  0.05    0.00    1.01 v _0900_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.11 v _0900_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0037_ (net)
                  0.02    0.00    1.11 v _1279_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.11   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14   10.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00   10.40 ^ _1279_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  9.19   slack (MET)


Startpoint: _1363_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1363_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1363_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1363_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[7][1] (net)
                  0.04    0.00    0.73 v _1078_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.27    1.00 v _1078_/X (sky130_fd_sc_hd__mux2_1)
                                         _0480_ (net)
                  0.05    0.00    1.00 v _1079_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.10 v _1079_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0113_ (net)
                  0.02    0.00    1.10 v _1363_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.10   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1363_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  9.19   slack (MET)


Startpoint: _1267_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1267_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14    0.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1267_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1267_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[21][1] (net)
                  0.04    0.00    0.74 v _0870_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _0870_/X (sky130_fd_sc_hd__mux2_2)
                                         _0360_ (net)
                  0.05    0.00    0.99 v _0871_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.11    1.10 v _0871_/X (sky130_fd_sc_hd__buf_2)
                                         _0025_ (net)
                  0.02    0.00    1.10 v _1267_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.10   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14   10.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1267_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  9.20   slack (MET)


Startpoint: _1288_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1288_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1288_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1288_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[15][2] (net)
                  0.04    0.00    0.73 v _0920_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.98 v _0920_/X (sky130_fd_sc_hd__mux2_2)
                                         _0389_ (net)
                  0.05    0.00    0.98 v _0921_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.11    1.10 v _0921_/X (sky130_fd_sc_hd__buf_2)
                                         _0046_ (net)
                  0.02    0.00    1.10 v _1288_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.10   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1288_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  9.20   slack (MET)


Startpoint: _1289_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1289_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_14__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.03    0.05    0.13    0.39 ^ clkbuf_4_14__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1289_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1289_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[15][3] (net)
                  0.04    0.00    0.73 v _0922_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.98 v _0922_/X (sky130_fd_sc_hd__mux2_2)
                                         _0390_ (net)
                  0.05    0.00    0.98 v _0923_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.11    1.09 v _0923_/X (sky130_fd_sc_hd__buf_2)
                                         _0047_ (net)
                  0.02    0.00    1.09 v _1289_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_14__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.03    0.05    0.13   10.39 ^ clkbuf_4_14__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1289_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.20   slack (MET)


Startpoint: _1270_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1270_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13    0.39 ^ clkbuf_4_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1270_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1270_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[28][0] (net)
                  0.04    0.00    0.73 v _0878_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.98 v _0878_/X (sky130_fd_sc_hd__mux2_2)
                                         _0365_ (net)
                  0.05    0.00    0.98 v _0879_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.11    1.10 v _0879_/X (sky130_fd_sc_hd__buf_2)
                                         _0028_ (net)
                  0.02    0.00    1.10 v _1270_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.10   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.39 ^ clkbuf_4_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1270_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  9.20   slack (MET)


Startpoint: _1345_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1345_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1345_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1345_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[4][3] (net)
                  0.04    0.00    0.74 v _1037_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    1.00 v _1037_/X (sky130_fd_sc_hd__mux2_4)
                                         _0457_ (net)
                  0.05    0.00    1.00 v _1038_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.10 v _1038_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0095_ (net)
                  0.02    0.00    1.10 v _1345_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.10   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1345_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  9.20   slack (MET)


Startpoint: _1296_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1296_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13    0.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1296_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1296_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[18][2] (net)
                  0.04    0.00    0.73 v _0942_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.98 v _0942_/X (sky130_fd_sc_hd__mux2_2)
                                         _0403_ (net)
                  0.05    0.00    0.98 v _0943_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.11    1.09 v _0943_/X (sky130_fd_sc_hd__buf_2)
                                         _0054_ (net)
                  0.02    0.00    1.09 v _1296_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1296_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.20   slack (MET)


Startpoint: _1273_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1273_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13    0.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1273_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1273_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[28][3] (net)
                  0.04    0.00    0.73 v _0884_/A1 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.25    0.98 v _0884_/X (sky130_fd_sc_hd__mux2_4)
                                         _0368_ (net)
                  0.05    0.00    0.98 v _0885_/A (sky130_fd_sc_hd__buf_2)
     2    0.00    0.02    0.11    1.09 v _0885_/X (sky130_fd_sc_hd__buf_2)
                                         _0031_ (net)
                  0.02    0.00    1.09 v _1273_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1273_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.20   slack (MET)


Startpoint: _1356_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1356_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13    0.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1356_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.01    0.04    0.32    0.71 v _1356_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         Module2.RegisterFile[5][2] (net)
                  0.04    0.00    0.71 v _1062_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.27    0.99 v _1062_/X (sky130_fd_sc_hd__mux2_1)
                                         _0471_ (net)
                  0.06    0.00    0.99 v _1063_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.09 v _1063_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0106_ (net)
                  0.02    0.00    1.09 v _1356_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1356_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.20   slack (MET)


Startpoint: _1255_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1255_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14    0.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1255_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.01    0.04    0.32    0.72 v _1255_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         Module2.RegisterFile[24][1] (net)
                  0.04    0.00    0.72 v _0835_/A0 (sky130_fd_sc_hd__mux2_1)
     2    0.00    0.06    0.27    0.99 v _0835_/X (sky130_fd_sc_hd__mux2_1)
                                         _0337_ (net)
                  0.06    0.00    0.99 v _0836_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.09 v _0836_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0013_ (net)
                  0.02    0.00    1.09 v _1255_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14   10.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1255_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.20   slack (MET)


Startpoint: _1258_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1258_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1258_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.01    0.04    0.32    0.72 v _1258_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         Module2.RegisterFile[23][0] (net)
                  0.04    0.00    0.72 v _0845_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.28    1.00 v _0845_/X (sky130_fd_sc_hd__mux2_1)
                                         _0344_ (net)
                  0.05    0.00    1.00 v _0846_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.09 v _0846_/X (sky130_fd_sc_hd__buf_1)
                                         _0016_ (net)
                  0.03    0.00    1.09 v _1258_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1258_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.20   slack (MET)


Startpoint: _1308_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1308_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_12__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.02    0.05    0.13    0.39 ^ clkbuf_4_12__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1308_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1308_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[11][2] (net)
                  0.04    0.00    0.73 v _0971_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _0971_/X (sky130_fd_sc_hd__mux2_4)
                                         _0420_ (net)
                  0.05    0.00    0.99 v _0972_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.08 v _0972_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0066_ (net)
                  0.02    0.00    1.08 v _1308_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_12__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.02    0.05    0.13   10.39 ^ clkbuf_4_12__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1308_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.20   slack (MET)


Startpoint: _1330_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1330_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14    0.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00    0.40 ^ _1330_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1330_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[13][0] (net)
                  0.04    0.00    0.74 v _1012_/A1 (sky130_fd_sc_hd__mux2_4)
     8    0.01    0.06    0.26    1.00 v _1012_/X (sky130_fd_sc_hd__mux2_4)
                                         _0443_ (net)
                  0.06    0.00    1.00 v _1013_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.09 v _1013_/X (sky130_fd_sc_hd__buf_1)
                                         _0084_ (net)
                  0.03    0.00    1.09 v _1330_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14   10.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00   10.40 ^ _1330_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.20   slack (MET)


Startpoint: _1350_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1350_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13    0.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1350_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1350_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[29][0] (net)
                  0.04    0.00    0.73 v _1049_/A1 (sky130_fd_sc_hd__mux2_4)
     5    0.01    0.05    0.26    0.99 v _1049_/X (sky130_fd_sc_hd__mux2_4)
                                         _0464_ (net)
                  0.05    0.00    0.99 v _1050_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.09 v _1050_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0100_ (net)
                  0.02    0.00    1.09 v _1350_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1350_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1305_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1305_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1305_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1305_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[17][3] (net)
                  0.04    0.00    0.73 v _0963_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _0963_/X (sky130_fd_sc_hd__mux2_4)
                                         _0415_ (net)
                  0.05    0.00    0.99 v _0964_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.09 v _0964_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0063_ (net)
                  0.02    0.00    1.09 v _1305_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1305_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1253_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1253_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14    0.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00    0.40 ^ _1253_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1253_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[0][3] (net)
                  0.04    0.00    0.74 v _0829_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    1.00 v _0829_/X (sky130_fd_sc_hd__mux2_4)
                                         _0333_ (net)
                  0.05    0.00    1.00 v _0830_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.09 v _0830_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0011_ (net)
                  0.02    0.00    1.09 v _1253_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14   10.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00   10.40 ^ _1253_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1283_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1283_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1283_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1283_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[12][1] (net)
                  0.04    0.00    0.73 v _0909_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _0909_/X (sky130_fd_sc_hd__mux2_4)
                                         _0383_ (net)
                  0.05    0.00    0.99 v _0910_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.09 v _0910_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0041_ (net)
                  0.02    0.00    1.09 v _1283_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_11__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_11__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1283_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1378_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1378_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13    0.40 ^ clkbuf_4_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1378_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1378_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[3][0] (net)
                  0.04    0.00    0.73 v _1112_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.27    1.00 v _1112_/X (sky130_fd_sc_hd__mux2_1)
                                         _0499_ (net)
                  0.05    0.00    1.00 v _1113_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.09 v _1113_/X (sky130_fd_sc_hd__buf_1)
                                         _0128_ (net)
                  0.03    0.00    1.09 v _1378_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.40 ^ clkbuf_4_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1378_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1358_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1358_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13    0.40 ^ clkbuf_4_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1358_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1358_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[19][0] (net)
                  0.04    0.00    0.74 v _1067_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _1067_/X (sky130_fd_sc_hd__mux2_2)
                                         _0474_ (net)
                  0.05    0.00    0.99 v _1068_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.09 v _1068_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0108_ (net)
                  0.02    0.00    1.09 v _1358_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.40 ^ clkbuf_4_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1358_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1337_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1337_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13    0.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1337_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.01    0.03    0.32    0.71 v _1337_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         Module2.RegisterFile[8][3] (net)
                  0.03    0.00    0.71 v _1027_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.96 v _1027_/X (sky130_fd_sc_hd__mux2_2)
                                         _0451_ (net)
                  0.05    0.00    0.96 v _1028_/A (sky130_fd_sc_hd__buf_2)
     5    0.01    0.03    0.12    1.08 v _1028_/X (sky130_fd_sc_hd__buf_2)
                                         _0091_ (net)
                  0.03    0.00    1.08 v _1337_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1337_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.39   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1306_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1306_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1306_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1306_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[11][0] (net)
                  0.04    0.00    0.74 v _0967_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    1.00 v _0967_/X (sky130_fd_sc_hd__mux2_4)
                                         _0418_ (net)
                  0.05    0.00    1.00 v _0968_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.09 v _0968_/X (sky130_fd_sc_hd__buf_1)
                                         _0064_ (net)
                  0.03    0.00    1.09 v _1306_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1306_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1285_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1285_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1285_/CLK (sky130_fd_sc_hd__dfxtp_4)
     7    0.01    0.04    0.34    0.74 v _1285_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[12][3] (net)
                  0.04    0.00    0.74 v _0913_/A0 (sky130_fd_sc_hd__mux2_4)
     5    0.01    0.05    0.27    1.00 v _0913_/X (sky130_fd_sc_hd__mux2_4)
                                         _0385_ (net)
                  0.05    0.00    1.00 v _0914_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.09 v _0914_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0043_ (net)
                  0.02    0.00    1.09 v _1285_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1285_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1307_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1307_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13    0.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1307_/CLK (sky130_fd_sc_hd__dfxtp_4)
     7    0.01    0.04    0.34    0.73 v _1307_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[11][1] (net)
                  0.04    0.00    0.73 v _0969_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _0969_/X (sky130_fd_sc_hd__mux2_2)
                                         _0419_ (net)
                  0.05    0.00    0.99 v _0970_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.08 v _0970_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0065_ (net)
                  0.02    0.00    1.08 v _1307_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1307_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1364_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1364_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13    0.40 ^ clkbuf_4_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1364_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1364_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[7][2] (net)
                  0.04    0.00    0.74 v _1080_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _1080_/X (sky130_fd_sc_hd__mux2_2)
                                         _0481_ (net)
                  0.05    0.00    0.99 v _1081_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.08 v _1081_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0114_ (net)
                  0.02    0.00    1.08 v _1364_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.40 ^ clkbuf_4_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1364_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1300_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1300_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1300_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1300_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[27][2] (net)
                  0.04    0.00    0.74 v _0952_/A1 (sky130_fd_sc_hd__mux2_4)
     5    0.01    0.05    0.26    0.99 v _0952_/X (sky130_fd_sc_hd__mux2_4)
                                         _0409_ (net)
                  0.05    0.00    0.99 v _0953_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.08 v _0953_/X (sky130_fd_sc_hd__buf_1)
                                         _0058_ (net)
                  0.03    0.00    1.08 v _1300_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1300_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1355_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1355_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1355_/CLK (sky130_fd_sc_hd__dfxtp_4)
     7    0.01    0.04    0.34    0.73 v _1355_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[5][1] (net)
                  0.04    0.00    0.73 v _1060_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _1060_/X (sky130_fd_sc_hd__mux2_2)
                                         _0470_ (net)
                  0.05    0.00    0.99 v _1061_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.08 v _1061_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0105_ (net)
                  0.02    0.00    1.08 v _1355_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1355_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1274_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1274_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14    0.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1274_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1274_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[20][0] (net)
                  0.04    0.00    0.74 v _0887_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _0887_/X (sky130_fd_sc_hd__mux2_2)
                                         _0370_ (net)
                  0.05    0.00    0.99 v _0888_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.09 v _0888_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0032_ (net)
                  0.02    0.00    1.09 v _1274_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.09   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14   10.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1274_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1360_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1360_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1360_/CLK (sky130_fd_sc_hd__dfxtp_4)
     7    0.01    0.04    0.34    0.73 v _1360_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[19][2] (net)
                  0.04    0.00    0.73 v _1071_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _1071_/X (sky130_fd_sc_hd__mux2_2)
                                         _0476_ (net)
                  0.05    0.00    0.99 v _1072_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.08 v _1072_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0110_ (net)
                  0.02    0.00    1.08 v _1360_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_10__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_10__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1360_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1254_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1254_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1254_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1254_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[24][0] (net)
                  0.04    0.00    0.73 v _0833_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _0833_/X (sky130_fd_sc_hd__mux2_2)
                                         _0336_ (net)
                  0.05    0.00    0.99 v _0834_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.08 v _0834_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0012_ (net)
                  0.02    0.00    1.08 v _1254_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1254_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1278_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1278_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13    0.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1278_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1278_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[16][0] (net)
                  0.04    0.00    0.73 v _0897_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.98 v _0897_/X (sky130_fd_sc_hd__mux2_2)
                                         _0376_ (net)
                  0.05    0.00    0.98 v _0898_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.08 v _0898_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0036_ (net)
                  0.02    0.00    1.08 v _1278_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1278_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1260_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1260_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14    0.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1260_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1260_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[23][2] (net)
                  0.04    0.00    0.74 v _0851_/A1 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.25    0.99 v _0851_/X (sky130_fd_sc_hd__mux2_4)
                                         _0348_ (net)
                  0.05    0.00    0.99 v _0852_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.08 v _0852_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0018_ (net)
                  0.02    0.00    1.08 v _1260_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14   10.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1260_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1346_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1346_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1346_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1346_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[6][0] (net)
                  0.04    0.00    0.73 v _1040_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.98 v _1040_/X (sky130_fd_sc_hd__mux2_2)
                                         _0459_ (net)
                  0.05    0.00    0.98 v _1041_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.08 v _1041_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0096_ (net)
                  0.02    0.00    1.08 v _1346_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1346_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1247_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1247_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1247_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1247_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[9][1] (net)
                  0.04    0.00    0.73 v _0811_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _0811_/X (sky130_fd_sc_hd__mux2_4)
                                         _0321_ (net)
                  0.05    0.00    0.99 v _0812_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.08 v _0812_/X (sky130_fd_sc_hd__buf_1)
                                         _0005_ (net)
                  0.03    0.00    1.08 v _1247_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1247_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: _1250_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1250_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1250_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1250_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[0][0] (net)
                  0.04    0.00    0.73 v _0823_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _0823_/X (sky130_fd_sc_hd__mux2_4)
                                         _0330_ (net)
                  0.05    0.00    0.99 v _0824_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.08 v _0824_/X (sky130_fd_sc_hd__buf_1)
                                         _0008_ (net)
                  0.03    0.00    1.08 v _1250_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1250_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1381_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1381_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1381_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1381_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[3][3] (net)
                  0.04    0.00    0.73 v _1118_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _1118_/X (sky130_fd_sc_hd__mux2_4)
                                         _0502_ (net)
                  0.05    0.00    0.99 v _1119_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.08 v _1119_/X (sky130_fd_sc_hd__buf_1)
                                         _0131_ (net)
                  0.03    0.00    1.08 v _1381_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1381_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1380_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1380_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13    0.40 ^ clkbuf_4_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1380_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1380_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[3][2] (net)
                  0.04    0.00    0.73 v _1116_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _1116_/X (sky130_fd_sc_hd__mux2_4)
                                         _0501_ (net)
                  0.05    0.00    0.99 v _1117_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.08 v _1117_/X (sky130_fd_sc_hd__buf_1)
                                         _0130_ (net)
                  0.03    0.00    1.08 v _1380_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.40 ^ clkbuf_4_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1380_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1374_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1374_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13    0.39 ^ clkbuf_4_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1374_/CLK (sky130_fd_sc_hd__dfxtp_4)
     7    0.01    0.04    0.34    0.73 v _1374_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[31][0] (net)
                  0.04    0.00    0.73 v _1103_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _1103_/X (sky130_fd_sc_hd__mux2_2)
                                         _0494_ (net)
                  0.05    0.00    0.99 v _1104_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.08 v _1104_/X (sky130_fd_sc_hd__buf_1)
                                         _0124_ (net)
                  0.03    0.00    1.08 v _1374_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.39 ^ clkbuf_4_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1374_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1367_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1367_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_14__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.03    0.05    0.13    0.39 ^ clkbuf_4_14__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1367_/CLK (sky130_fd_sc_hd__dfxtp_4)
     7    0.01    0.04    0.34    0.73 v _1367_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[30][1] (net)
                  0.04    0.00    0.73 v _1087_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _1087_/X (sky130_fd_sc_hd__mux2_2)
                                         _0485_ (net)
                  0.05    0.00    0.99 v _1088_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.07 v _1088_/X (sky130_fd_sc_hd__buf_1)
                                         _0117_ (net)
                  0.03    0.00    1.07 v _1367_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.07   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_14__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.03    0.05    0.13   10.39 ^ clkbuf_4_14__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1367_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1261_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1261_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_12__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.02    0.05    0.13    0.39 ^ clkbuf_4_12__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1261_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1261_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[23][3] (net)
                  0.04    0.00    0.73 v _0854_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.98 v _0854_/X (sky130_fd_sc_hd__mux2_2)
                                         _0350_ (net)
                  0.05    0.00    0.98 v _0855_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.07 v _0855_/X (sky130_fd_sc_hd__buf_1)
                                         _0019_ (net)
                  0.03    0.00    1.07 v _1261_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.07   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_12__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.02    0.05    0.13   10.39 ^ clkbuf_4_12__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1261_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1263_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1263_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_14__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.03    0.05    0.13    0.39 ^ clkbuf_4_14__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1263_/CLK (sky130_fd_sc_hd__dfxtp_4)
     7    0.01    0.04    0.34    0.73 v _1263_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[22][1] (net)
                  0.04    0.00    0.73 v _0860_/A1 (sky130_fd_sc_hd__mux2_4)
     5    0.01    0.05    0.26    0.99 v _0860_/X (sky130_fd_sc_hd__mux2_4)
                                         _0354_ (net)
                  0.05    0.00    0.99 v _0861_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.07 v _0861_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0021_ (net)
                  0.02    0.00    1.07 v _1263_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.07   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_14__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.03    0.05    0.13   10.39 ^ clkbuf_4_14__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_14__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1263_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1268_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1268_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13    0.39 ^ clkbuf_4_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1268_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1268_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[21][2] (net)
                  0.04    0.00    0.73 v _0872_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _0872_/X (sky130_fd_sc_hd__mux2_2)
                                         _0361_ (net)
                  0.05    0.00    0.99 v _0873_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.07 v _0873_/X (sky130_fd_sc_hd__buf_1)
                                         _0026_ (net)
                  0.03    0.00    1.07 v _1268_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.07   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.39 ^ clkbuf_4_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1268_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1368_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1368_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_8__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.02    0.05    0.13    0.39 ^ clkbuf_4_8__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1368_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1368_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[30][2] (net)
                  0.04    0.00    0.73 v _1089_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.98 v _1089_/X (sky130_fd_sc_hd__mux2_2)
                                         _0486_ (net)
                  0.05    0.00    0.98 v _1090_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.07 v _1090_/X (sky130_fd_sc_hd__buf_1)
                                         _0118_ (net)
                  0.03    0.00    1.07 v _1368_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.07   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_8__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.02    0.05    0.13   10.39 ^ clkbuf_4_8__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1368_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1323_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1323_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13    0.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1323_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1323_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[26][1] (net)
                  0.04    0.00    0.73 v _0996_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.98 v _0996_/X (sky130_fd_sc_hd__mux2_2)
                                         _0434_ (net)
                  0.05    0.00    0.98 v _0997_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.07 v _0997_/X (sky130_fd_sc_hd__buf_1)
                                         _0077_ (net)
                  0.03    0.00    1.07 v _1323_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.07   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1323_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1317_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1317_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13    0.40 ^ clkbuf_4_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1317_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1317_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[10][3] (net)
                  0.04    0.00    0.74 v _0991_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.99 v _0991_/X (sky130_fd_sc_hd__mux2_4)
                                         _0431_ (net)
                  0.05    0.00    0.99 v _0992_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.08 v _0992_/X (sky130_fd_sc_hd__buf_1)
                                         _0075_ (net)
                  0.02    0.00    1.08 v _1317_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.40 ^ clkbuf_4_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1317_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1257_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1257_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14    0.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1257_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1257_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[24][3] (net)
                  0.04    0.00    0.74 v _0839_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _0839_/X (sky130_fd_sc_hd__mux2_2)
                                         _0339_ (net)
                  0.05    0.00    0.99 v _0840_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.08 v _0840_/X (sky130_fd_sc_hd__buf_1)
                                         _0015_ (net)
                  0.03    0.00    1.08 v _1257_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14   10.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1257_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1334_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1334_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14    0.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1334_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.74 v _1334_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[8][0] (net)
                  0.04    0.00    0.74 v _1021_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _1021_/X (sky130_fd_sc_hd__mux2_2)
                                         _0448_ (net)
                  0.05    0.00    0.99 v _1022_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.08 v _1022_/X (sky130_fd_sc_hd__buf_1)
                                         _0088_ (net)
                  0.02    0.00    1.08 v _1334_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.14   10.40 ^ clkbuf_4_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1334_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1303_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1303_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13    0.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1303_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1303_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[17][1] (net)
                  0.04    0.00    0.73 v _0959_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.98 v _0959_/X (sky130_fd_sc_hd__mux2_2)
                                         _0413_ (net)
                  0.05    0.00    0.98 v _0960_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.07 v _0960_/X (sky130_fd_sc_hd__buf_1)
                                         _0061_ (net)
                  0.03    0.00    1.07 v _1303_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.07   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1303_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1297_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1297_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14    0.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1297_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.01    0.03    0.32    0.72 v _1297_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         Module2.RegisterFile[18][3] (net)
                  0.03    0.00    0.72 v _0945_/A0 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.26    0.98 v _0945_/X (sky130_fd_sc_hd__mux2_4)
                                         _0405_ (net)
                  0.05    0.00    0.98 v _0946_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.07 v _0946_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0055_ (net)
                  0.02    0.00    1.07 v _1297_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.07   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14   10.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1297_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1315_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1315_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13    0.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1315_/CLK (sky130_fd_sc_hd__dfxtp_4)
     9    0.01    0.04    0.34    0.73 v _1315_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[10][1] (net)
                  0.04    0.00    0.73 v _0987_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _0987_/X (sky130_fd_sc_hd__mux2_2)
                                         _0429_ (net)
                  0.05    0.00    0.99 v _0988_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.07 v _0988_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0073_ (net)
                  0.02    0.00    1.07 v _1315_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.07   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1315_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1298_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1298_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_8__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.02    0.05    0.13    0.39 ^ clkbuf_4_8__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1298_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1298_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[27][0] (net)
                  0.04    0.00    0.73 v _0948_/A1 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.25    0.98 v _0948_/X (sky130_fd_sc_hd__mux2_4)
                                         _0407_ (net)
                  0.05    0.00    0.98 v _0949_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.06 v _0949_/X (sky130_fd_sc_hd__buf_1)
                                         _0056_ (net)
                  0.03    0.00    1.06 v _1298_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.06   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_8__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.02    0.05    0.13   10.39 ^ clkbuf_4_8__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1298_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _1272_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1272_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1272_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1272_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[28][2] (net)
                  0.04    0.00    0.73 v _0882_/A1 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _0882_/X (sky130_fd_sc_hd__mux2_2)
                                         _0367_ (net)
                  0.05    0.00    0.99 v _0883_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.07 v _0883_/X (sky130_fd_sc_hd__buf_1)
                                         _0030_ (net)
                  0.02    0.00    1.07 v _1272_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.07   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1272_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  9.23   slack (MET)


Startpoint: _1347_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1347_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13    0.39 ^ clkbuf_4_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1347_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1347_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[6][1] (net)
                  0.04    0.00    0.73 v _1042_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.99 v _1042_/X (sky130_fd_sc_hd__mux2_2)
                                         _0460_ (net)
                  0.05    0.00    0.99 v _1043_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.07 v _1043_/X (sky130_fd_sc_hd__buf_1)
                                         _0097_ (net)
                  0.02    0.00    1.07 v _1347_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.07   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.39 ^ clkbuf_4_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1347_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  9.23   slack (MET)


Startpoint: _1304_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1304_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1304_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.04    0.32    0.72 v _1304_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         Module2.RegisterFile[17][2] (net)
                  0.04    0.00    0.72 v _0961_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.97 v _0961_/X (sky130_fd_sc_hd__mux2_2)
                                         _0414_ (net)
                  0.05    0.00    0.97 v _0962_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.06 v _0962_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0062_ (net)
                  0.02    0.00    1.06 v _1304_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.06   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1304_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                  9.23   slack (MET)


Startpoint: _1361_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1361_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13    0.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1361_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.01    0.04    0.32    0.71 v _1361_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         Module2.RegisterFile[19][3] (net)
                  0.04    0.00    0.71 v _1073_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.96 v _1073_/X (sky130_fd_sc_hd__mux2_2)
                                         _0477_ (net)
                  0.05    0.00    0.96 v _1074_/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.02    0.10    1.06 v _1074_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _0111_ (net)
                  0.02    0.00    1.06 v _1361_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.06   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_9__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_9__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1361_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                  9.23   slack (MET)


Startpoint: _1269_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1269_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_8__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.02    0.05    0.13    0.39 ^ clkbuf_4_8__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1269_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.01    0.04    0.34    0.73 v _1269_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         Module2.RegisterFile[21][3] (net)
                  0.04    0.00    0.73 v _0874_/A1 (sky130_fd_sc_hd__mux2_4)
     2    0.00    0.05    0.25    0.98 v _0874_/X (sky130_fd_sc_hd__mux2_4)
                                         _0362_ (net)
                  0.05    0.00    0.98 v _0875_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.06 v _0875_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0027_ (net)
                  0.02    0.00    1.06 v _1269_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.06   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_8__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.02    0.05    0.13   10.39 ^ clkbuf_4_8__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1269_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                  9.23   slack (MET)


Startpoint: _1291_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1291_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13    0.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1291_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.01    0.03    0.32    0.71 v _1291_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         Module2.RegisterFile[1][1] (net)
                  0.03    0.00    0.71 v _0927_/A0 (sky130_fd_sc_hd__mux2_2)
     2    0.00    0.05    0.25    0.96 v _0927_/X (sky130_fd_sc_hd__mux2_2)
                                         _0393_ (net)
                  0.05    0.00    0.96 v _0928_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09    1.05 v _0928_/X (sky130_fd_sc_hd__buf_1)
                                         _0049_ (net)
                  0.03    0.00    1.05 v _1291_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.05   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1291_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                  9.24   slack (MET)


Startpoint: _1340_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1320_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_15__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13    0.40 ^ clkbuf_4_15__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1340_/CLK (sky130_fd_sc_hd__dfxtp_2)
    11    0.01    0.04    0.32    0.72 v _1340_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         Module1.outputC[2] (net)
                  0.04    0.00    0.72 v _1320_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.72   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14   10.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1320_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.11   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  9.57   slack (MET)


Startpoint: _1341_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1321_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    24    0.03    0.06    0.14    0.40 ^ clkbuf_4_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_clk (net)
                  0.06    0.00    0.40 ^ _1341_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.00    0.02    0.30    0.70 v _1341_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         Module1.outputC[3] (net)
                  0.02    0.00    0.70 v _1321_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.70   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_0_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.03    0.05    0.13   10.40 ^ clkbuf_4_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1321_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  9.59   slack (MET)


Startpoint: _1338_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1318_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    22    0.03    0.05    0.14    0.40 ^ clkbuf_4_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6__leaf_clk (net)
                  0.05    0.00    0.40 ^ _1338_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.29    0.69 v _1338_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         Module1.outputC[0] (net)
                  0.03    0.00    0.69 v _1318_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.69   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13   10.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00   10.39 ^ _1318_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.39   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  9.60   slack (MET)


Startpoint: _1339_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _1319_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.26 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_6_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_4_13__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.02    0.05    0.13    0.39 ^ clkbuf_4_13__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13__leaf_clk (net)
                  0.05    0.00    0.39 ^ _1339_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.29    0.68 v _1339_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         Module1.outputC[1] (net)
                  0.03    0.00    0.68 v _1319_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.68   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.13   10.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.13 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13   10.26 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3_0_clk (net)
                  0.05    0.00   10.26 ^ clkbuf_4_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.05    0.13   10.40 ^ clkbuf_4_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_clk (net)
                  0.05    0.00   10.40 ^ _1319_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  9.61   slack (MET)



worst slack corner Typical: 7.9625
