#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 21 14:36:46 2024
# Process ID: 16696
# Current directory: C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/14086/Documents/topper/projs/git/github/rtl/projs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1162.438 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26764
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1233.641 ; gain = 71.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (1#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (2#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:361]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' has 22 connections declared, but only 21 given [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:361]
INFO: [Synth 8-6157] synthesizing module 'design_1_gpio_breakkout_0_1' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_gpio_breakkout_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_gpio_breakkout_0_1' (3#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_gpio_breakkout_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_hb_0_0' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_hb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hb_0_0' (4#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_hb_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ip_imu_2020p2_0_1' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_imu_2020p2_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ip_imu_2020p2_0_1' (5#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_imu_2020p2_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ip_pwm_2020p2_0_0' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwm_2020p2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ip_pwm_2020p2_0_0' (6#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwm_2020p2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ip_pwm_2020p2_0_1' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwm_2020p2_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ip_pwm_2020p2_0_1' (7#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwm_2020p2_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ip_pwm_2020p2_0_2' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwm_2020p2_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ip_pwm_2020p2_0_2' (8#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwm_2020p2_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ip_pwm_2020p2_0_3' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwm_2020p2_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ip_pwm_2020p2_0_3' (9#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwm_2020p2_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ip_pwm_2020p2_0_4' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwm_2020p2_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ip_pwm_2020p2_0_4' (10#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwm_2020p2_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ip_pwmr_0_0' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwmr_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ip_pwmr_0_0' (11#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwmr_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ip_pwmr_0_1' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwmr_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ip_pwmr_0_1' (12#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwmr_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ip_pwmr_0_2' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwmr_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ip_pwmr_0_2' (13#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwmr_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ip_pwmr_2_0' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwmr_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ip_pwmr_2_0' (14#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_ip_pwmr_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (15#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'MIO' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_CAS_n' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_CKE' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_Clk_n' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_Clk' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_CS_n' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_DRSTB' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_ODT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_RAS_n' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_WEB' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_BankAddr' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_Addr' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_VRN' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_VRP' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_DM' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_DQ' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_DQS_n' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'DDR_DQS' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'PS_SRSTB' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'PS_CLK' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7071] port 'PS_PORB' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 62 connections declared, but only 41 given [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:632]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:976]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15SPJYW' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:2943]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15SPJYW' (16#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:2943]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XU9C55' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:3089]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XU9C55' (17#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:3089]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_14WQB4R' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:3235]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_14WQB4R' (18#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:3235]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_YFYJ3U' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:3381]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_YFYJ3U' (19#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:3381]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_17KQ732' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:3527]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_17KQ732' (20#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:3527]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_VQEDA7' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:3673]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_VQEDA7' (21#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:3673]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_16EQN6L' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:3819]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_16EQN6L' (22#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:3819]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_X61OAK' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:3965]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_X61OAK' (23#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:3965]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_1024TAS' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:4111]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_1024TAS' (24#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:4111]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_UP9YUT' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:4257]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_UP9YUT' (25#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:4257]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_I40Q9S' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:4403]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_I40Q9S' (26#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:4403]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_1CATNTT' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:4535]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_1CATNTT' (27#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:4535]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:4667]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (28#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (29#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:4667]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (30#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (30) of port connection 'm_axi_arprot' does not match port width (36) of module 'design_1_xbar_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:2904]
WARNING: [Synth 8-689] width (30) of port connection 'm_axi_awprot' does not match port width (36) of module 'design_1_xbar_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:2908]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (31#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:976]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (32#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/.Xil/Vivado-16696-LAPTOP-KMHA882Q/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:965]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:965]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:965]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:965]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:965]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 100000000 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (33#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (34#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (35#1) [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (36#1) [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1296.164 ; gain = 133.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.164 ; gain = 133.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.164 ; gain = 133.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1296.164 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_hb_0_0/design_1_hb_0_0/design_1_hb_0_0_in_context.xdc] for cell 'design_1_i/hb_0'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_hb_0_0/design_1_hb_0_0/design_1_hb_0_0_in_context.xdc] for cell 'design_1_i/hb_0'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwmr_0_0/design_1_ip_pwmr_0_0/design_1_ip_pwmr_0_0_in_context.xdc] for cell 'design_1_i/ip_pwmr_0'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwmr_0_0/design_1_ip_pwmr_0_0/design_1_ip_pwmr_0_0_in_context.xdc] for cell 'design_1_i/ip_pwmr_0'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwmr_0_1/design_1_ip_pwmr_0_1/design_1_ip_pwmr_0_0_in_context.xdc] for cell 'design_1_i/ip_pwmr_1'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwmr_0_1/design_1_ip_pwmr_0_1/design_1_ip_pwmr_0_0_in_context.xdc] for cell 'design_1_i/ip_pwmr_1'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwmr_0_2/design_1_ip_pwmr_0_2/design_1_ip_pwmr_0_0_in_context.xdc] for cell 'design_1_i/ip_pwmr_2'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwmr_0_2/design_1_ip_pwmr_0_2/design_1_ip_pwmr_0_0_in_context.xdc] for cell 'design_1_i/ip_pwmr_2'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwmr_2_0/design_1_ip_pwmr_2_0/design_1_ip_pwmr_0_0_in_context.xdc] for cell 'design_1_i/ip_pwmr_3'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwmr_2_0/design_1_ip_pwmr_2_0/design_1_ip_pwmr_0_0_in_context.xdc] for cell 'design_1_i/ip_pwmr_3'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_gpio_breakkout_0_1/design_1_gpio_breakkout_0_1/design_1_gpio_breakkout_0_1_in_context.xdc] for cell 'design_1_i/gpio_breakkout_0'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_gpio_breakkout_0_1/design_1_gpio_breakkout_0_1/design_1_gpio_breakkout_0_1_in_context.xdc] for cell 'design_1_i/gpio_breakkout_0'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwm_2020p2_0_0/design_1_ip_pwm_2020p2_0_0/design_1_ip_pwm_2020p2_0_0_in_context.xdc] for cell 'design_1_i/ip_pwm_2020p2_0'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwm_2020p2_0_0/design_1_ip_pwm_2020p2_0_0/design_1_ip_pwm_2020p2_0_0_in_context.xdc] for cell 'design_1_i/ip_pwm_2020p2_0'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwm_2020p2_0_1/design_1_ip_pwm_2020p2_0_1/design_1_ip_pwm_2020p2_0_0_in_context.xdc] for cell 'design_1_i/ip_pwm_2020p2_1'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwm_2020p2_0_1/design_1_ip_pwm_2020p2_0_1/design_1_ip_pwm_2020p2_0_0_in_context.xdc] for cell 'design_1_i/ip_pwm_2020p2_1'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwm_2020p2_0_2/design_1_ip_pwm_2020p2_0_2/design_1_ip_pwm_2020p2_0_0_in_context.xdc] for cell 'design_1_i/ip_pwm_2020p2_2'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwm_2020p2_0_2/design_1_ip_pwm_2020p2_0_2/design_1_ip_pwm_2020p2_0_0_in_context.xdc] for cell 'design_1_i/ip_pwm_2020p2_2'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwm_2020p2_0_3/design_1_ip_pwm_2020p2_0_3/design_1_ip_pwm_2020p2_0_0_in_context.xdc] for cell 'design_1_i/ip_pwm_2020p2_3'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwm_2020p2_0_3/design_1_ip_pwm_2020p2_0_3/design_1_ip_pwm_2020p2_0_0_in_context.xdc] for cell 'design_1_i/ip_pwm_2020p2_3'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwm_2020p2_0_4/design_1_ip_pwm_2020p2_0_4/design_1_ip_pwm_2020p2_0_0_in_context.xdc] for cell 'design_1_i/ip_pwm_2020p2_4'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_pwm_2020p2_0_4/design_1_ip_pwm_2020p2_0_4/design_1_ip_pwm_2020p2_0_0_in_context.xdc] for cell 'design_1_i/ip_pwm_2020p2_4'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_imu_2020p2_0_1/design_1_ip_imu_2020p2_0_1/design_1_ip_imu_2020p2_0_1_in_context.xdc] for cell 'design_1_i/ip_imu_2020p2_0'
Finished Parsing XDC File [c:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.gen/sources_1/bd/design_1/ip/design_1_ip_imu_2020p2_0_1/design_1_ip_imu_2020p2_0_1/design_1_ip_imu_2020p2_0_1_in_context.xdc] for cell 'design_1_i/ip_imu_2020p2_0'
Parsing XDC File [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.srcs/constrs_1/imports/digilent-xdc/Zybo-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clkIn'. [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.srcs/constrs_1/imports/digilent-xdc/Zybo-Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'clkIn'. [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.srcs/constrs_1/imports/digilent-xdc/Zybo-Master.xdc:9]
Finished Parsing XDC File [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.srcs/constrs_1/imports/digilent-xdc/Zybo-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.srcs/constrs_1/imports/digilent-xdc/Zybo-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.srcs/constrs_1/imports/digilent-xdc/Zybo-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1333.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.316 ; gain = 170.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.316 ; gain = 170.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hb_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ip_pwmr_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ip_pwmr_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ip_pwmr_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ip_pwmr_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/gpio_breakkout_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ip_pwm_2020p2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ip_pwm_2020p2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ip_pwm_2020p2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ip_pwm_2020p2_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ip_pwm_2020p2_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ip_imu_2020p2_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.316 ; gain = 170.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.316 ; gain = 170.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1333.316 ; gain = 170.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1377.438 ; gain = 215.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1378.105 ; gain = 215.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1397.766 ; gain = 235.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1402.500 ; gain = 240.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1402.500 ; gain = 240.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1402.500 ; gain = 240.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1402.500 ; gain = 240.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1402.500 ; gain = 240.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1402.500 ; gain = 240.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_0                 |         1|
|2     |design_1_auto_pc_0              |         1|
|3     |design_1_axi_gpio_0_0           |         1|
|4     |design_1_axi_uartlite_0_0       |         1|
|5     |design_1_gpio_breakkout_0_1     |         1|
|6     |design_1_hb_0_0                 |         1|
|7     |design_1_ip_imu_2020p2_0_1      |         1|
|8     |design_1_ip_pwm_2020p2_0_0      |         1|
|9     |design_1_ip_pwm_2020p2_0_1      |         1|
|10    |design_1_ip_pwm_2020p2_0_2      |         1|
|11    |design_1_ip_pwm_2020p2_0_3      |         1|
|12    |design_1_ip_pwm_2020p2_0_4      |         1|
|13    |design_1_ip_pwmr_0_0            |         1|
|14    |design_1_ip_pwmr_0_1            |         1|
|15    |design_1_ip_pwmr_0_2            |         1|
|16    |design_1_ip_pwmr_2_0            |         1|
|17    |design_1_processing_system7_0_0 |         1|
|18    |design_1_rst_ps7_0_100M_0       |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_auto_pc              |     1|
|2     |design_1_axi_gpio_0           |     1|
|3     |design_1_axi_uartlite_0       |     1|
|4     |design_1_gpio_breakkout_0     |     1|
|5     |design_1_hb_0                 |     1|
|6     |design_1_ip_imu_2020p2_0      |     1|
|7     |design_1_ip_pwm_2020p2_0      |     5|
|12    |design_1_ip_pwmr_0            |     3|
|15    |design_1_ip_pwmr_2            |     1|
|16    |design_1_processing_system7_0 |     1|
|17    |design_1_rst_ps7_0_100M       |     1|
|18    |design_1_xbar                 |     1|
|19    |IBUF                          |     6|
|20    |OBUF                          |     7|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1402.500 ; gain = 240.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1402.500 ; gain = 202.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1402.500 ; gain = 240.062
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1414.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1419.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1419.484 ; gain = 257.047
INFO: [Common 17-1381] The checkpoint 'C:/Users/14086/Documents/topper/projs/git/github/rdl1/rdl1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 14:37:48 2024...
