<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln34_fu_185_p3" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="select_ln34" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln34_fu_193_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="xor_ln34" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln34_fu_199_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="and_ln34" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="c_fu_363_p3" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="c" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_205_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="add_ln35" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_211_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="empty" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="j_mid2_fu_217_p3" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="j_mid2" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="i_fu_225_p3" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="i" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_233_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="first_iter_0" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_8ns_4ns_17_4_1_U3" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="empty_4" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_16_1_1_U1" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="mul_ln35" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp9_fu_243_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="cmp9" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_5_fu_257_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="empty_5" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp10_fu_263_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="cmp10" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_16ns_16_4_1_U2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="empty_6" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op zext" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_16ns_16_4_1_U2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36" VARIABLE="zext_ln36" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setgt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln39_fu_269_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39" VARIABLE="icmp_ln39" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_fu_275_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39" VARIABLE="or_ln39" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_2_fu_281_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39" VARIABLE="or_ln39_2" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_1_fu_287_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39" VARIABLE="or_ln39_1" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_8ns_4ns_17_4_1_U3" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45" VARIABLE="add_ln45_2" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_429_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45" VARIABLE="add_ln45" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_16ns_16_4_1_U2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45" VARIABLE="add_ln45_3" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_4_fu_406_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45" VARIABLE="add_ln45_4" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_416_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45" VARIABLE="add_ln45_1" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_7_fu_439_p3" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39" VARIABLE="empty_7" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_293_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36" VARIABLE="j" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_299_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="add_ln35_1" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_1_fu_305_p3" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="select_ln35_1" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_313_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="add_ln34_1" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_319_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36" VARIABLE="icmp_ln36" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_325_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35" VARIABLE="icmp_ln35" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_375_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="add_ln34" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln34_fu_331_p2" SOURCE="AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34" VARIABLE="icmp_ln34" MODULE="pad4" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="inp_img" MODULE="pad4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="out_img" MODULE="pad4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
