Analysis & Synthesis report for GECKO
Fri Mar 06 11:20:51 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Source assignments for decoder:decoder_0
  6. Source assignments for CPU:cpu_0|controller:controller_0
  7. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Mar 06 11:20:51 2020           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; GECKO                                       ;
; Top-level Entity Name              ; GECKO                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                            ; GECKO              ; GECKO              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for decoder:decoder_0                                                                        ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;    ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:cpu_0|controller:controller_0                                                        ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;    ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 06 11:20:39 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file register_file.qxp
    Info (12023): Found entity 1: register_file File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/register_file.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x32.qxp
    Info (12023): Found entity 1: mux2x32 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/mux2x32.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x16.qxp
    Info (12023): Found entity 1: mux2x16 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/mux2x16.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file ir.qxp
    Info (12023): Found entity 1: IR File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/IR.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x5.qxp
    Info (12023): Found entity 1: mux2x5 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/mux2x5.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file extend.qxp
    Info (12023): Found entity 1: extend File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/extend.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.qxp
    Info (12023): Found entity 1: decoder File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/decoder.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file controller.qxp
    Info (12023): Found entity 1: controller File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/controller.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file alu.qxp
    Info (12023): Found entity 1: ALU File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/quartus/ALU.qxp Line: -1
Info (12021): Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/rom_obfuscated.vhd
    Info (12022): Found design unit 1: id_s_B88a693_7E3412f0_E-id_s_455b727d_1f58D85f_e File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/ROM_obfuscated.vhd Line: 1
    Info (12023): Found entity 1: iD_S_b88a693_7e3412F0_e File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/ROM_obfuscated.vhd Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/ram_obfuscated.vhd
    Info (12022): Found design unit 1: iD_s_B88A4C5_7e3415fF_E-ID_s_10643F3B_2fc543eB_E File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/RAM_obfuscated.vhd Line: 1
    Info (12023): Found entity 1: ID_S_B88a4C5_7E3415Ff_e File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/RAM_obfuscated.vhd Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gecko.bdf
    Info (12023): Found entity 1: GECKO
Info (12021): Found 1 design units, including 1 entities, in source file cpu.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/buttons.vhd
    Info (12022): Found design unit 1: BUTtOns-id_S_10643f3b_2FC543eB_e File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/buttons.vhd Line: 5
    Info (12023): Found entity 1: ButToNs File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/buttons.vhd Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/control_registers.vhd
    Info (12022): Found design unit 1: control_registers-synth File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 21
    Info (12023): Found entity 1: control_registers File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/leds.vhd
    Info (12022): Found design unit 1: LEDs-synth File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/LEDs.vhd Line: 22
    Info (12023): Found entity 1: LEDs File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/LEDs.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/pc.vhd
    Info (12022): Found design unit 1: PC-synth File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/PC.vhd Line: 20
    Info (12023): Found entity 1: PC File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/PC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/ram.vhd
    Info (12022): Found design unit 1: RAM-synth File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/RAM.vhd Line: 1
    Info (12023): Found entity 1: RAM File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/RAM.vhd Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/rom.vhd
    Info (12022): Found design unit 1: ROM-synth File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/ROM.vhd Line: 1
    Info (12023): Found entity 1: ROM File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/ROM.vhd Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/rom_block.vhd
    Info (12022): Found design unit 1: rom_block-SYN File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/ROM_Block.vhd Line: 52
    Info (12023): Found entity 1: ROM_Block File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/ROM_Block.vhd Line: 42
Warning (12019): Can't analyze file -- file ../vhdl/timer.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/template_tp3/vhdl/uart.vhd
    Info (12022): Found design unit 1: UarT-Id_s_10643F3B_2fC543eB_E File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/uart.vhd Line: 5
    Info (12023): Found entity 1: uarT File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/uart.vhd Line: 1
Info (12127): Elaborating entity "GECKO" for the top level hierarchy
Info (12128): Elaborating entity "uarT" for hierarchy "uarT:uart_0"
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:decoder_0"
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:cpu_0"
Info (12128): Elaborating entity "controller" for hierarchy "CPU:cpu_0|controller:controller_0"
Info (12128): Elaborating entity "control_registers" for hierarchy "CPU:cpu_0|control_registers:control_registers_0"
Warning (10631): VHDL Process Statement warning at control_registers.vhd(27): inferring latch(es) for signal or variable "s_rddata", which holds its previous value in one or more paths through the process File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Warning (10631): VHDL Process Statement warning at control_registers.vhd(58): inferring latch(es) for signal or variable "s_rddata", which holds its previous value in one or more paths through the process File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[0]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[1]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[2]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[3]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[4]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[5]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[6]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[7]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[8]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[9]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[10]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[11]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[12]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[13]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[14]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[15]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[16]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[17]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[18]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[19]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[20]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[21]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[22]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[23]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[24]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[25]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[26]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[27]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[28]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[29]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[30]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[31]" at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Info (10041): Inferred latch for "s_rddata[0]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[1]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[2]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[3]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[4]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[5]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[6]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[7]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[8]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[9]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[10]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[11]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[12]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[13]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[14]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[15]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[16]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[17]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[18]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[19]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[20]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[21]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[22]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[23]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[24]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[25]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[26]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[27]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[28]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[29]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[30]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Info (10041): Inferred latch for "s_rddata[31]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[31]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10029): Constant driver at control_registers.vhd(58) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 58
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[30]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[29]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[28]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[27]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[26]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[25]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[24]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[23]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[22]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[21]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[20]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[19]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[18]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[17]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[16]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[15]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (10028): Can't resolve multiple constant drivers for net "s_rddata[14]" at control_registers.vhd(27) File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/Template_tp3/vhdl/control_registers.vhd Line: 27
Error (12152): Can't elaborate user hierarchy "CPU:cpu_0|control_registers:control_registers_0"
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 4 warnings
    Error: Peak virtual memory: 4826 megabytes
    Error: Processing ended: Fri Mar 06 11:20:51 2020
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:24


