#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15c104240 .scope module, "sisr4b" "sisr4b" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "i";
    .port_info 3 /OUTPUT 4 "q";
o0x140008700 .functor BUFZ 1, C4<z>; HiZ drive
L_0x15c116500 .functor XOR 1, o0x140008700, L_0x15c116460, C4<0>, C4<0>;
L_0x15c1167d0 .functor XOR 1, L_0x15c116610, L_0x15c116710, C4<0>, C4<0>;
v0x15c115ed0_0 .net *"_ivl_11", 0 0, L_0x15c116610;  1 drivers
v0x15c115f70_0 .net *"_ivl_13", 0 0, L_0x15c116710;  1 drivers
v0x15c116010_0 .net *"_ivl_3", 0 0, L_0x15c116460;  1 drivers
o0x140008010 .functor BUFZ 1, C4<z>; HiZ drive
v0x15c1160b0_0 .net "clk", 0 0, o0x140008010;  0 drivers
v0x15c1161c0_0 .net "i", 0 0, o0x140008700;  0 drivers
v0x15c116260_0 .net "q", 3 0, L_0x15c116b30;  1 drivers
o0x1400080a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15c116310_0 .net "rst_b", 0 0, o0x1400080a0;  0 drivers
L_0x15c116460 .part L_0x15c116b30, 3, 1;
L_0x15c116610 .part L_0x15c116b30, 0, 1;
L_0x15c116710 .part L_0x15c116b30, 3, 1;
L_0x15c116900 .part L_0x15c116b30, 1, 1;
L_0x15c116a60 .part L_0x15c116b30, 2, 1;
L_0x15c116b30 .concat8 [ 1 1 1 1], v0x15c114860_0, v0x15c114ef0_0, v0x15c1155c0_0, v0x15c115c30_0;
S_0x15c104440 .scope module, "d0" "d_ff" 2 6, 2 14 0, S_0x15c104240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x15c104710_0 .net "clk", 0 0, o0x140008010;  alias, 0 drivers
v0x15c1147c0_0 .net "d", 0 0, L_0x15c116500;  1 drivers
v0x15c114860_0 .var "q", 0 0;
v0x15c114910_0 .net "rst_b", 0 0, o0x1400080a0;  alias, 0 drivers
L_0x140040010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15c1149b0_0 .net "set_b", 0 0, L_0x140040010;  1 drivers
E_0x15c1046c0/0 .event negedge, v0x15c1149b0_0, v0x15c114910_0;
E_0x15c1046c0/1 .event posedge, v0x15c104710_0;
E_0x15c1046c0 .event/or E_0x15c1046c0/0, E_0x15c1046c0/1;
S_0x15c114b10 .scope module, "d1" "d_ff" 2 7, 2 14 0, S_0x15c104240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x15c114db0_0 .net "clk", 0 0, o0x140008010;  alias, 0 drivers
v0x15c114e60_0 .net "d", 0 0, L_0x15c1167d0;  1 drivers
v0x15c114ef0_0 .var "q", 0 0;
v0x15c114fa0_0 .net "rst_b", 0 0, o0x1400080a0;  alias, 0 drivers
L_0x140040058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15c115050_0 .net "set_b", 0 0, L_0x140040058;  1 drivers
E_0x15c114d50/0 .event negedge, v0x15c115050_0, v0x15c114910_0;
E_0x15c114d50/1 .event posedge, v0x15c104710_0;
E_0x15c114d50 .event/or E_0x15c114d50/0, E_0x15c114d50/1;
S_0x15c1151a0 .scope module, "d2" "d_ff" 2 8, 2 14 0, S_0x15c104240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x15c115440_0 .net "clk", 0 0, o0x140008010;  alias, 0 drivers
v0x15c115520_0 .net "d", 0 0, L_0x15c116900;  1 drivers
v0x15c1155c0_0 .var "q", 0 0;
v0x15c115650_0 .net "rst_b", 0 0, o0x1400080a0;  alias, 0 drivers
L_0x1400400a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15c115720_0 .net "set_b", 0 0, L_0x1400400a0;  1 drivers
E_0x15c1153e0/0 .event negedge, v0x15c115720_0, v0x15c114910_0;
E_0x15c1153e0/1 .event posedge, v0x15c104710_0;
E_0x15c1153e0 .event/or E_0x15c1153e0/0, E_0x15c1153e0/1;
S_0x15c115860 .scope module, "d3" "d_ff" 2 9, 2 14 0, S_0x15c104240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x15c115b00_0 .net "clk", 0 0, o0x140008010;  alias, 0 drivers
v0x15c115b90_0 .net "d", 0 0, L_0x15c116a60;  1 drivers
v0x15c115c30_0 .var "q", 0 0;
v0x15c115ce0_0 .net "rst_b", 0 0, o0x1400080a0;  alias, 0 drivers
L_0x1400400e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15c115d70_0 .net "set_b", 0 0, L_0x1400400e8;  1 drivers
E_0x15c115aa0/0 .event negedge, v0x15c115d70_0, v0x15c114910_0;
E_0x15c115aa0/1 .event posedge, v0x15c104710_0;
E_0x15c115aa0 .event/or E_0x15c115aa0/0, E_0x15c115aa0/1;
    .scope S_0x15c104440;
T_0 ;
    %wait E_0x15c1046c0;
    %load/vec4 v0x15c114910_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15c114860_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15c1149b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15c114860_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x15c1147c0_0;
    %assign/vec4 v0x15c114860_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15c114b10;
T_1 ;
    %wait E_0x15c114d50;
    %load/vec4 v0x15c114fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15c114ef0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15c115050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15c114ef0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x15c114e60_0;
    %assign/vec4 v0x15c114ef0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15c1151a0;
T_2 ;
    %wait E_0x15c1153e0;
    %load/vec4 v0x15c115650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15c1155c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15c115720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15c1155c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x15c115520_0;
    %assign/vec4 v0x15c1155c0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15c115860;
T_3 ;
    %wait E_0x15c115aa0;
    %load/vec4 v0x15c115ce0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15c115c30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x15c115d70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15c115c30_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x15c115b90_0;
    %assign/vec4 v0x15c115c30_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "sisr4b.v";
