{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525452624389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525452624389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 11:50:24 2018 " "Processing started: Fri May 04 11:50:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525452624389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525452624389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525452624404 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525452624836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/finalc_controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/finalc_controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525452624883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525452624883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab9_decoder/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab9_decoder/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525452624883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525452624883 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controlunit.bdf 1 1 " "Using design file controlunit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525452624930 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1525452624930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnit " "Elaborating entity \"ControlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525452624950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:Controller\"" {  } { { "controlunit.bdf" "Controller" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 128 656 792 400 "Controller" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525452624958 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(11) " "Verilog HDL Case Statement warning at Controller.v(11): incomplete case statement has no default case item" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1525452624960 "|ControlUnit|Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624960 "|ControlUnit|Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c0 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c0\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624960 "|ControlUnit|Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c1\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624961 "|ControlUnit|Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c2 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c2\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624961 "|ControlUnit|Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c3 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c3\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624961 "|ControlUnit|Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c4 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c4\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624961 "|ControlUnit|Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c5 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c5\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624961 "|ControlUnit|Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c7 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c7\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624961 "|ControlUnit|Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c8 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c8\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624961 "|ControlUnit|Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c9 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c9\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624961 "|ControlUnit|Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c10 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c10\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624961 "|ControlUnit|Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c11 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c11\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624962 "|ControlUnit|Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c12 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c12\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624962 "|ControlUnit|Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c13 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c13\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624962 "|ControlUnit|Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c16 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c16\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624962 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c16 Controller.v(10) " "Inferred latch for \"c16\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624962 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c13 Controller.v(10) " "Inferred latch for \"c13\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624962 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c12 Controller.v(10) " "Inferred latch for \"c12\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624962 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c11 Controller.v(10) " "Inferred latch for \"c11\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624962 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c10 Controller.v(10) " "Inferred latch for \"c10\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624963 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c9 Controller.v(10) " "Inferred latch for \"c9\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624963 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c8 Controller.v(10) " "Inferred latch for \"c8\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624963 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c7 Controller.v(10) " "Inferred latch for \"c7\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624963 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c5 Controller.v(10) " "Inferred latch for \"c5\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624963 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c4 Controller.v(10) " "Inferred latch for \"c4\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624963 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c3 Controller.v(10) " "Inferred latch for \"c3\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624963 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2 Controller.v(10) " "Inferred latch for \"c2\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624963 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1 Controller.v(10) " "Inferred latch for \"c1\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624963 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c0 Controller.v(10) " "Inferred latch for \"c0\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624963 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[0\] Controller.v(10) " "Inferred latch for \"nextstate\[0\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624964 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[1\] Controller.v(10) " "Inferred latch for \"nextstate\[1\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624964 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[2\] Controller.v(10) " "Inferred latch for \"nextstate\[2\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624964 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[3\] Controller.v(10) " "Inferred latch for \"nextstate\[3\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624964 "|ControlUnit|Controller:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[4\] Controller.v(10) " "Inferred latch for \"nextstate\[4\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624964 "|ControlUnit|Controller:Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:ID " "Elaborating entity \"ID\" for hierarchy \"ID:ID\"" {  } { { "controlunit.bdf" "ID" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 128 464 592 368 "ID" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525452624969 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ID.v(5) " "Verilog HDL Case Statement warning at ID.v(5): incomplete case statement has no default case item" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1525452624972 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LDA ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"LDA\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624972 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STA ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"STA\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624972 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADD ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"ADD\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624973 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SUB ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"SUB\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624973 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "XOR ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"XOR\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624973 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INC ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"INC\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624973 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLR ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"CLR\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624973 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JMP ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"JMP\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624973 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JPZ ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"JPZ\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624973 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JPN ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"JPN\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624973 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HLT ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"HLT\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452624973 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HLT ID.v(4) " "Inferred latch for \"HLT\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624973 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JPN ID.v(4) " "Inferred latch for \"JPN\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624974 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JPZ ID.v(4) " "Inferred latch for \"JPZ\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624974 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JMP ID.v(4) " "Inferred latch for \"JMP\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624974 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLR ID.v(4) " "Inferred latch for \"CLR\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624974 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INC ID.v(4) " "Inferred latch for \"INC\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624974 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XOR ID.v(4) " "Inferred latch for \"XOR\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624974 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUB ID.v(4) " "Inferred latch for \"SUB\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624974 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD ID.v(4) " "Inferred latch for \"ADD\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624974 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STA ID.v(4) " "Inferred latch for \"STA\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624974 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LDA ID.v(4) " "Inferred latch for \"LDA\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452624974 "|ControlUnit|ID:inst"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller:Controller\|c7 Controller:Controller\|c2 " "Duplicate LATCH primitive \"Controller:Controller\|c7\" merged with LATCH primitive \"Controller:Controller\|c2\"" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|c0 " "Latch Controller:Controller\|c0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|c2 " "Latch Controller:Controller\|c2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|c3 " "Latch Controller:Controller\|c3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|c4 " "Latch Controller:Controller\|c4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|c5 " "Latch Controller:Controller\|c5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|c8 " "Latch Controller:Controller\|c8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|c12 " "Latch Controller:Controller\|c12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|c9 " "Latch Controller:Controller\|c9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|c11 " "Latch Controller:Controller\|c11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|c10 " "Latch Controller:Controller\|c10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|c16 " "Latch Controller:Controller\|c16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|c1 " "Latch Controller:Controller\|c1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|nextstate\[4\] " "Latch Controller:Controller\|nextstate\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[3\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|nextstate\[3\] " "Latch Controller:Controller\|nextstate\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[0\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|nextstate\[2\] " "Latch Controller:Controller\|nextstate\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[0\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|nextstate\[1\] " "Latch Controller:Controller\|nextstate\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller\|state\[0\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller\|nextstate\[0\] " "Latch Controller:Controller\|nextstate\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID:ID\|CLR " "Ports D and ENA on the latch are fed by the same signal ID:ID\|CLR" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:ID\|JMP " "Latch ID:ID\|JMP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 152 280 448 168 "w" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:ID\|ADD " "Latch ID:ID\|ADD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 152 280 448 168 "w" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:ID\|CLR " "Latch ID:ID\|CLR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 152 280 448 168 "w" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:ID\|INC " "Latch ID:ID\|INC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 152 280 448 168 "w" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:ID\|STA " "Latch ID:ID\|STA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 152 280 448 168 "w" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:ID\|LDA " "Latch ID:ID\|LDA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 152 280 448 168 "w" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452625567 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452625567 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c13 GND " "Pin \"c13\" is stuck at GND" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 312 816 992 328 "c13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525452625630 "|ControlUnit|c13"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1525452625630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525452625945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525452625945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525452626035 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525452626035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525452626035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525452626035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525452626115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 11:50:26 2018 " "Processing ended: Fri May 04 11:50:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525452626115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525452626115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525452626115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525452626115 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525452627354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525452627354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 11:50:26 2018 " "Processing started: Fri May 04 11:50:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525452627354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525452627354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ControlUnit -c ControlUnit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ControlUnit -c ControlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525452627354 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1525452627464 ""}
{ "Info" "0" "" "Project  = ControlUnit" {  } {  } 0 0 "Project  = ControlUnit" 0 0 "Fitter" 0 0 1525452627464 ""}
{ "Info" "0" "" "Revision = ControlUnit" {  } {  } 0 0 "Revision = ControlUnit" 0 0 "Fitter" 0 0 1525452627464 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1525452627557 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ControlUnit EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ControlUnit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525452627557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525452627608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525452627609 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525452627684 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525452627699 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525452628216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525452628216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525452628216 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525452628216 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525452628216 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525452628216 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525452628216 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525452628216 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c0 " "Pin c0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c0 } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 152 816 992 168 "c0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c2 " "Pin c2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c2 } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 168 816 992 184 "c2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c3 " "Pin c3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c3 } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 184 816 992 200 "c3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c4 " "Pin c4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c4 } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 200 816 992 216 "c4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c5 " "Pin c5 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c5 } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 216 816 992 232 "c5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c7 " "Pin c7 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c7 } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 232 816 992 248 "c7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c8 " "Pin c8 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c8 } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 248 816 992 264 "c8" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c12 " "Pin c12 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c12 } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 296 816 992 312 "c12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c9 " "Pin c9 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c9 } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 264 816 992 280 "c9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c13 " "Pin c13 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c13 } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 312 816 992 328 "c13" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c11 " "Pin c11 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c11 } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 328 816 992 344 "c11" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c10 " "Pin c10 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c10 } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 280 816 992 296 "c10" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c16 " "Pin c16 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c16 } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 344 816 992 360 "c16" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c1 " "Pin c1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c1 } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 360 816 992 376 "c1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 384 312 480 400 "clock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 416 376 544 432 "reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w " "Pin w not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 152 280 448 168 "w" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x " "Pin x not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 168 280 448 184 "x" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y " "Pin y not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 184 280 448 200 "y" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z " "Pin z not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { z } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 200 280 448 216 "z" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525452628294 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1525452628294 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "TimeQuest Timing Analyzer is analyzing 23 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1525452628403 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ControlUnit.sdc " "Synopsys Design Constraints File file not found: 'ControlUnit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1525452628403 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1525452628403 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1525452628403 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:Controller\|WideOr1~1  " "Automatically promoted node Controller:Controller\|WideOr1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525452628419 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller:Controller|WideOr1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525452628419 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:Controller\|Mux5~2  " "Automatically promoted node Controller:Controller\|Mux5~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525452628419 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controller:Controller|Mux5~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525452628419 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node reset (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525452628419 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 416 376 544 432 "reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525452628419 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525452628482 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525452628482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525452628482 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525452628482 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525452628482 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525452628482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525452628482 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525452628482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525452628482 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1525452628482 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525452628482 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 5 14 0 " "Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 5 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1525452628482 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1525452628482 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1525452628482 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525452628482 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525452628482 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525452628482 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525452628482 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525452628482 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525452628482 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525452628482 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525452628482 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1525452628482 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1525452628482 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525452628497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525452629610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525452629704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525452629723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525452630317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525452630317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525452630379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y14 X11_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27" {  } { { "loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} 0 14 12 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1525452631843 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525452631843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525452632292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1525452632292 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525452632292 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.81 " "Total time spent on timing analysis during the Fitter is 0.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1525452632308 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525452632308 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c0 0 " "Pin \"c0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525452632308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2 0 " "Pin \"c2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525452632308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c3 0 " "Pin \"c3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525452632308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c4 0 " "Pin \"c4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525452632308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c5 0 " "Pin \"c5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525452632308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c7 0 " "Pin \"c7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525452632308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c8 0 " "Pin \"c8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525452632308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c12 0 " "Pin \"c12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525452632308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c9 0 " "Pin \"c9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525452632308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c13 0 " "Pin \"c13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525452632308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c11 0 " "Pin \"c11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525452632308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c10 0 " "Pin \"c10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525452632308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c16 0 " "Pin \"c16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525452632308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c1 0 " "Pin \"c1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525452632308 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1525452632308 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525452632418 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525452632422 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525452632501 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525452632751 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1525452632820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/output_files/ControlUnit.fit.smsg " "Generated suppressed messages file C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/output_files/ControlUnit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525452632902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525452633108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 11:50:33 2018 " "Processing ended: Fri May 04 11:50:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525452633108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525452633108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525452633108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525452633108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525452634147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525452634147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 11:50:33 2018 " "Processing started: Fri May 04 11:50:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525452634147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525452634147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ControlUnit -c ControlUnit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ControlUnit -c ControlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525452634147 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525452635146 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525452635193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525452635664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 11:50:35 2018 " "Processing ended: Fri May 04 11:50:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525452635664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525452635664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525452635664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525452635664 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525452636326 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525452636894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525452636894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 11:50:36 2018 " "Processing started: Fri May 04 11:50:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525452636894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525452636894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ControlUnit -c ControlUnit " "Command: quartus_sta ControlUnit -c ControlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525452636894 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1525452636987 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525452637135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525452637168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525452637168 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "TimeQuest Timing Analyzer is analyzing 23 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1525452637278 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ControlUnit.sdc " "Synopsys Design Constraints File file not found: 'ControlUnit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1525452637309 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1525452637309 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controller:Controller\|state\[0\] Controller:Controller\|state\[0\] " "create_clock -period 1.000 -name Controller:Controller\|state\[0\] Controller:Controller\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name w w " "create_clock -period 1.000 -name w w" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637309 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637309 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1525452637325 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1525452637340 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1525452637372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.728 " "Worst-case setup slack is -2.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.728       -13.629 clock  " "   -2.728       -13.629 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.165        -7.435 Controller:Controller\|state\[0\]  " "   -2.165        -7.435 Controller:Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548        -2.970 w  " "   -0.548        -2.970 w " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525452637403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.958 " "Worst-case hold slack is -3.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.958       -56.792 Controller:Controller\|state\[0\]  " "   -3.958       -56.792 Controller:Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197        -0.922 w  " "   -0.197        -0.922 w " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.607         0.000 clock  " "    2.607         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525452637418 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525452637512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525452637528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.469 " "Worst-case minimum pulse width slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -7.579 clock  " "   -1.469        -7.579 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -1.469 w  " "   -1.469        -1.469 w " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.369        -9.594 Controller:Controller\|state\[0\]  " "   -0.369        -9.594 Controller:Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525452637544 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1525452637719 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1525452637719 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1525452637719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.602 " "Worst-case setup slack is -0.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602        -3.001 clock  " "   -0.602        -3.001 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049        -0.049 Controller:Controller\|state\[0\]  " "   -0.049        -0.049 Controller:Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147         0.000 w  " "    0.147         0.000 w " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525452637735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.013 " "Worst-case hold slack is -2.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.013       -30.414 Controller:Controller\|state\[0\]  " "   -2.013       -30.414 Controller:Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077        -0.343 w  " "   -0.077        -0.343 w " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149         0.000 clock  " "    1.149         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525452637750 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525452637750 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525452637766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -6.222 clock  " "   -1.222        -6.222 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 w  " "   -1.222        -1.222 w " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171         0.000 Controller:Controller\|state\[0\]  " "    0.171         0.000 Controller:Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525452637797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525452637797 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1525452637929 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525452637976 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525452637976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525452638117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 11:50:38 2018 " "Processing ended: Fri May 04 11:50:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525452638117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525452638117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525452638117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525452638117 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525452639221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525452639221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 11:50:39 2018 " "Processing started: Fri May 04 11:50:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525452639221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525452639221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ControlUnit -c ControlUnit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ControlUnit -c ControlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525452639221 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlUnit.vo C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/simulation/modelsim/ simulation " "Generated file ControlUnit.vo in folder \"C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1525452639752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525452639835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 11:50:39 2018 " "Processing ended: Fri May 04 11:50:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525452639835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525452639835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525452639835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525452639835 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 90 s " "Quartus II Full Compilation was successful. 0 errors, 90 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525452640571 ""}
