{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712826357574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712826357574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 16:05:57 2024 " "Processing started: Thu Apr 11 16:05:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712826357574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712826357574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vd2 -c vd2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vd2 -c vd2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712826357574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1712826358061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "system/synthesis/submodules/system_irq_mapper.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358174 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_mux_001 " "Found entity 1: system_rsp_xbar_mux_001" {  } { { "system/synthesis/submodules/system_rsp_xbar_mux_001.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_mux " "Found entity 1: system_rsp_xbar_mux" {  } { { "system/synthesis/submodules/system_rsp_xbar_mux.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_demux_002 " "Found entity 1: system_rsp_xbar_demux_002" {  } { { "system/synthesis/submodules/system_rsp_xbar_demux_002.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_mux " "Found entity 1: system_cmd_xbar_mux" {  } { { "system/synthesis/submodules/system_cmd_xbar_mux.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_demux_001 " "Found entity 1: system_cmd_xbar_demux_001" {  } { { "system/synthesis/submodules/system_cmd_xbar_demux_001.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_demux " "Found entity 1: system_cmd_xbar_demux" {  } { { "system/synthesis/submodules/system_cmd_xbar_demux.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_id_router_004.sv(48) " "Verilog HDL Declaration information at system_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router_004.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712826358198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_id_router_004.sv(49) " "Verilog HDL Declaration information at system_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router_004.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712826358198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_id_router_004_default_decode " "Found entity 1: system_id_router_004_default_decode" {  } { { "system/synthesis/submodules/system_id_router_004.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_id_router_004 " "Found entity 2: system_id_router_004" {  } { { "system/synthesis/submodules/system_id_router_004.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_id_router_002.sv(48) " "Verilog HDL Declaration information at system_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router_002.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712826358198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_id_router_002.sv(49) " "Verilog HDL Declaration information at system_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router_002.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712826358198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_id_router_002_default_decode " "Found entity 1: system_id_router_002_default_decode" {  } { { "system/synthesis/submodules/system_id_router_002.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_id_router_002 " "Found entity 2: system_id_router_002" {  } { { "system/synthesis/submodules/system_id_router_002.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_id_router.sv(48) " "Verilog HDL Declaration information at system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712826358198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_id_router.sv(49) " "Verilog HDL Declaration information at system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712826358198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_id_router_default_decode " "Found entity 1: system_id_router_default_decode" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_id_router " "Found entity 2: system_id_router" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_addr_router_001.sv(48) " "Verilog HDL Declaration information at system_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712826358208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_addr_router_001.sv(49) " "Verilog HDL Declaration information at system_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712826358208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_addr_router_001_default_decode " "Found entity 1: system_addr_router_001_default_decode" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358208 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_addr_router_001 " "Found entity 2: system_addr_router_001" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_addr_router.sv(48) " "Verilog HDL Declaration information at system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712826358208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_addr_router.sv(49) " "Verilog HDL Declaration information at system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712826358208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_addr_router_default_decode " "Found entity 1: system_addr_router_default_decode" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358208 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_addr_router " "Found entity 2: system_addr_router" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sysid " "Found entity 1: system_sysid" {  } { { "system/synthesis/submodules/system_sysid.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file system/synthesis/submodules/system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_pll_dffpipe_l2c " "Found entity 1: system_pll_dffpipe_l2c" {  } { { "system/synthesis/submodules/system_pll.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358228 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_pll_stdsync_sv6 " "Found entity 2: system_pll_stdsync_sv6" {  } { { "system/synthesis/submodules/system_pll.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358228 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_pll_altpll_3na2 " "Found entity 3: system_pll_altpll_3na2" {  } { { "system/synthesis/submodules/system_pll.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_pll.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358228 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_pll " "Found entity 4: system_pll" {  } { { "system/synthesis/submodules/system_pll.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_pll.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_sdram2.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_sdram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram2_input_efifo_module " "Found entity 1: system_sdram2_input_efifo_module" {  } { { "system/synthesis/submodules/system_sdram2.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_sdram2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358228 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram2 " "Found entity 2: system_sdram2" {  } { { "system/synthesis/submodules/system_sdram2.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_sdram2.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_sdram1.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_sdram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram1_input_efifo_module " "Found entity 1: system_sdram1_input_efifo_module" {  } { { "system/synthesis/submodules/system_sdram1.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_sdram1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358238 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram1 " "Found entity 2: system_sdram1" {  } { { "system/synthesis/submodules/system_sdram1.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_sdram1.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_uart_0_sim_scfifo_w " "Found entity 1: system_jtag_uart_0_sim_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358238 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_jtag_uart_0_scfifo_w " "Found entity 2: system_jtag_uart_0_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358238 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_jtag_uart_0_sim_scfifo_r " "Found entity 3: system_jtag_uart_0_sim_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358238 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_jtag_uart_0_scfifo_r " "Found entity 4: system_jtag_uart_0_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358238 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_jtag_uart_0 " "Found entity 5: system_jtag_uart_0" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_onchip_mem " "Found entity 1: system_onchip_mem" {  } { { "system/synthesis/submodules/system_onchip_mem.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file system/synthesis/submodules/system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_register_bank_a_module " "Found entity 1: system_cpu_register_bank_a_module" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_cpu_register_bank_b_module " "Found entity 2: system_cpu_register_bank_b_module" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_cpu_nios2_oci_debug " "Found entity 3: system_cpu_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_cpu_ociram_sp_ram_module " "Found entity 4: system_cpu_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_cpu_nios2_ocimem " "Found entity 5: system_cpu_nios2_ocimem" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_cpu_nios2_avalon_reg " "Found entity 6: system_cpu_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_cpu_nios2_oci_break " "Found entity 7: system_cpu_nios2_oci_break" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_cpu_nios2_oci_xbrk " "Found entity 8: system_cpu_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_cpu_nios2_oci_dbrk " "Found entity 9: system_cpu_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_cpu_nios2_oci_itrace " "Found entity 10: system_cpu_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_cpu_nios2_oci_td_mode " "Found entity 11: system_cpu_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_cpu_nios2_oci_dtrace " "Found entity 12: system_cpu_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_cpu_nios2_oci_compute_tm_count " "Found entity 13: system_cpu_nios2_oci_compute_tm_count" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_cpu_nios2_oci_fifowp_inc " "Found entity 14: system_cpu_nios2_oci_fifowp_inc" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_cpu_nios2_oci_fifocount_inc " "Found entity 15: system_cpu_nios2_oci_fifocount_inc" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_cpu_nios2_oci_fifo " "Found entity 16: system_cpu_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_cpu_nios2_oci_pib " "Found entity 17: system_cpu_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_cpu_nios2_oci_im " "Found entity 18: system_cpu_nios2_oci_im" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_cpu_nios2_performance_monitors " "Found entity 19: system_cpu_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_cpu_nios2_oci " "Found entity 20: system_cpu_nios2_oci" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_cpu " "Found entity 21: system_cpu" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_jtag_debug_module_sysclk " "Found entity 1: system_cpu_jtag_debug_module_sysclk" {  } { { "system/synthesis/submodules/system_cpu_jtag_debug_module_sysclk.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_jtag_debug_module_tck " "Found entity 1: system_cpu_jtag_debug_module_tck" {  } { { "system/synthesis/submodules/system_cpu_jtag_debug_module_tck.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_jtag_debug_module_wrapper " "Found entity 1: system_cpu_jtag_debug_module_wrapper" {  } { { "system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_oci_test_bench " "Found entity 1: system_cpu_oci_test_bench" {  } { { "system/synthesis/submodules/system_cpu_oci_test_bench.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_test_bench " "Found entity 1: system_cpu_test_bench" {  } { { "system/synthesis/submodules/system_cpu_test_bench.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358268 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "vd2.v(34) " "Verilog HDL Module Instantiation warning at vd2.v(34): ignored dangling comma in List of Port Connections" {  } { { "vd2.v" "" { Text "D:/SoC/sdram/vd2/vd2.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1712826358268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vd2.v 1 1 " "Found 1 design units, including 1 entities, in source file vd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 vd2 " "Found entity 1: vd2" {  } { { "vd2.v" "" { Text "D:/SoC/sdram/vd2/vd2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358268 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_cpu.v(1567) " "Verilog HDL or VHDL warning at system_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712826358278 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_cpu.v(1569) " "Verilog HDL or VHDL warning at system_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712826358278 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_cpu.v(1725) " "Verilog HDL or VHDL warning at system_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712826358288 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_cpu.v(2553) " "Verilog HDL or VHDL warning at system_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712826358288 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram1.v(316) " "Verilog HDL or VHDL warning at system_sdram1.v(316): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram1.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_sdram1.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712826358288 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram1.v(326) " "Verilog HDL or VHDL warning at system_sdram1.v(326): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram1.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_sdram1.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712826358288 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram1.v(336) " "Verilog HDL or VHDL warning at system_sdram1.v(336): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram1.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_sdram1.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712826358288 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram1.v(680) " "Verilog HDL or VHDL warning at system_sdram1.v(680): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram1.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_sdram1.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712826358298 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram2.v(316) " "Verilog HDL or VHDL warning at system_sdram2.v(316): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram2.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_sdram2.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712826358298 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram2.v(326) " "Verilog HDL or VHDL warning at system_sdram2.v(326): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram2.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_sdram2.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712826358298 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram2.v(336) " "Verilog HDL or VHDL warning at system_sdram2.v(336): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram2.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_sdram2.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712826358298 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram2.v(680) " "Verilog HDL or VHDL warning at system_sdram2.v(680): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram2.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_sdram2.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712826358298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vd2 " "Elaborating entity \"vd2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712826358428 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM1_CLK vd2.v(4) " "Output port \"DRAM1_CLK\" at vd2.v(4) has no driver" {  } { { "vd2.v" "" { Text "D:/SoC/sdram/vd2/vd2.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1712826358428 "|vd2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM2_CLK vd2.v(8) " "Output port \"DRAM2_CLK\" at vd2.v(8) has no driver" {  } { { "vd2.v" "" { Text "D:/SoC/sdram/vd2/vd2.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1712826358428 "|vd2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:u0 " "Elaborating entity \"system\" for hierarchy \"system:u0\"" {  } { { "vd2.v" "u0" { Text "D:/SoC/sdram/vd2/vd2.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu system:u0\|system_cpu:cpu " "Elaborating entity \"system_cpu\" for hierarchy \"system:u0\|system_cpu:cpu\"" {  } { { "system/synthesis/system.v" "cpu" { Text "D:/SoC/sdram/vd2/system/synthesis/system.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_test_bench system:u0\|system_cpu:cpu\|system_cpu_test_bench:the_system_cpu_test_bench " "Elaborating entity \"system_cpu_test_bench\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_test_bench:the_system_cpu_test_bench\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_system_cpu_test_bench" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_register_bank_a_module system:u0\|system_cpu:cpu\|system_cpu_register_bank_a_module:system_cpu_register_bank_a " "Elaborating entity \"system_cpu_register_bank_a_module\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_register_bank_a_module:system_cpu_register_bank_a\"" {  } { { "system/synthesis/submodules/system_cpu.v" "system_cpu_register_bank_a" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_cpu:cpu\|system_cpu_register_bank_a_module:system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_register_bank_a_module:system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_altsyncram" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_cpu:cpu\|system_cpu_register_bank_a_module:system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_cpu:cpu\|system_cpu_register_bank_a_module:system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_cpu:cpu\|system_cpu_register_bank_a_module:system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_cpu:cpu\|system_cpu_register_bank_a_module:system_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"system_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358808 ""}  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712826358808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kuf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kuf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kuf1 " "Found entity 1: altsyncram_kuf1" {  } { { "db/altsyncram_kuf1.tdf" "" { Text "D:/SoC/sdram/vd2/db/altsyncram_kuf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826358878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826358878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kuf1 system:u0\|system_cpu:cpu\|system_cpu_register_bank_a_module:system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_kuf1:auto_generated " "Elaborating entity \"altsyncram_kuf1\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_register_bank_a_module:system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_kuf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_register_bank_b_module system:u0\|system_cpu:cpu\|system_cpu_register_bank_b_module:system_cpu_register_bank_b " "Elaborating entity \"system_cpu_register_bank_b_module\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_register_bank_b_module:system_cpu_register_bank_b\"" {  } { { "system/synthesis/submodules/system_cpu.v" "system_cpu_register_bank_b" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_cpu:cpu\|system_cpu_register_bank_b_module:system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_register_bank_b_module:system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_altsyncram" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_cpu:cpu\|system_cpu_register_bank_b_module:system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_cpu:cpu\|system_cpu_register_bank_b_module:system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712826358958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_cpu:cpu\|system_cpu_register_bank_b_module:system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_cpu:cpu\|system_cpu_register_bank_b_module:system_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"system_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826358958 ""}  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712826358958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_luf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_luf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_luf1 " "Found entity 1: altsyncram_luf1" {  } { { "db/altsyncram_luf1.tdf" "" { Text "D:/SoC/sdram/vd2/db/altsyncram_luf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826359028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826359028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_luf1 system:u0\|system_cpu:cpu\|system_cpu_register_bank_b_module:system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_luf1:auto_generated " "Elaborating entity \"altsyncram_luf1\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_register_bank_b_module:system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_luf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_oci system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci " "Elaborating entity \"system_cpu_nios2_oci\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_system_cpu_nios2_oci" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_oci_debug system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug " "Elaborating entity \"system_cpu_nios2_oci_debug\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_system_cpu_nios2_oci_debug" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_altera_std_synchronizer" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712826359118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359118 ""}  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712826359118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_ocimem system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem " "Elaborating entity \"system_cpu_nios2_ocimem\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_system_cpu_nios2_ocimem" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_ociram_sp_ram_module system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem\|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram " "Elaborating entity \"system_cpu_ociram_sp_ram_module\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem\|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram\"" {  } { { "system/synthesis/submodules/system_cpu.v" "system_cpu_ociram_sp_ram" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem\|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem\|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_altsyncram" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem\|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem\|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712826359128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem\|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem\|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"system_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359138 ""}  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712826359138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ob71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ob71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ob71 " "Found entity 1: altsyncram_ob71" {  } { { "db/altsyncram_ob71.tdf" "" { Text "D:/SoC/sdram/vd2/db/altsyncram_ob71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826359208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826359208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ob71 system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem\|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ob71:auto_generated " "Elaborating entity \"altsyncram_ob71\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem\|system_cpu_ociram_sp_ram_module:system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ob71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_avalon_reg system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg " "Elaborating entity \"system_cpu_nios2_avalon_reg\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_system_cpu_nios2_avalon_reg" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_oci_break system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_break:the_system_cpu_nios2_oci_break " "Elaborating entity \"system_cpu_nios2_oci_break\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_break:the_system_cpu_nios2_oci_break\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_system_cpu_nios2_oci_break" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_oci_xbrk system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_xbrk:the_system_cpu_nios2_oci_xbrk " "Elaborating entity \"system_cpu_nios2_oci_xbrk\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_xbrk:the_system_cpu_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_system_cpu_nios2_oci_xbrk" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_oci_dbrk system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_dbrk:the_system_cpu_nios2_oci_dbrk " "Elaborating entity \"system_cpu_nios2_oci_dbrk\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_dbrk:the_system_cpu_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_system_cpu_nios2_oci_dbrk" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_oci_itrace system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_itrace:the_system_cpu_nios2_oci_itrace " "Elaborating entity \"system_cpu_nios2_oci_itrace\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_itrace:the_system_cpu_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_system_cpu_nios2_oci_itrace" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_oci_dtrace system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_dtrace:the_system_cpu_nios2_oci_dtrace " "Elaborating entity \"system_cpu_nios2_oci_dtrace\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_dtrace:the_system_cpu_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_system_cpu_nios2_oci_dtrace" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_oci_td_mode system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_dtrace:the_system_cpu_nios2_oci_dtrace\|system_cpu_nios2_oci_td_mode:system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_cpu_nios2_oci_td_mode\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_dtrace:the_system_cpu_nios2_oci_dtrace\|system_cpu_nios2_oci_td_mode:system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/system_cpu.v" "system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_oci_fifo system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_fifo:the_system_cpu_nios2_oci_fifo " "Elaborating entity \"system_cpu_nios2_oci_fifo\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_fifo:the_system_cpu_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_system_cpu_nios2_oci_fifo" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_oci_compute_tm_count system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_fifo:the_system_cpu_nios2_oci_fifo\|system_cpu_nios2_oci_compute_tm_count:system_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"system_cpu_nios2_oci_compute_tm_count\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_fifo:the_system_cpu_nios2_oci_fifo\|system_cpu_nios2_oci_compute_tm_count:system_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "system/synthesis/submodules/system_cpu.v" "system_cpu_nios2_oci_compute_tm_count_tm_count" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_oci_fifowp_inc system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_fifo:the_system_cpu_nios2_oci_fifo\|system_cpu_nios2_oci_fifowp_inc:system_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"system_cpu_nios2_oci_fifowp_inc\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_fifo:the_system_cpu_nios2_oci_fifo\|system_cpu_nios2_oci_fifowp_inc:system_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "system/synthesis/submodules/system_cpu.v" "system_cpu_nios2_oci_fifowp_inc_fifowp" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_oci_fifocount_inc system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_fifo:the_system_cpu_nios2_oci_fifo\|system_cpu_nios2_oci_fifocount_inc:system_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"system_cpu_nios2_oci_fifocount_inc\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_fifo:the_system_cpu_nios2_oci_fifo\|system_cpu_nios2_oci_fifocount_inc:system_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "system/synthesis/submodules/system_cpu.v" "system_cpu_nios2_oci_fifocount_inc_fifocount" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_oci_test_bench system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_fifo:the_system_cpu_nios2_oci_fifo\|system_cpu_oci_test_bench:the_system_cpu_oci_test_bench " "Elaborating entity \"system_cpu_oci_test_bench\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_fifo:the_system_cpu_nios2_oci_fifo\|system_cpu_oci_test_bench:the_system_cpu_oci_test_bench\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_system_cpu_oci_test_bench" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_oci_pib system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_pib:the_system_cpu_nios2_oci_pib " "Elaborating entity \"system_cpu_nios2_oci_pib\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_pib:the_system_cpu_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_system_cpu_nios2_oci_pib" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_nios2_oci_im system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_im:the_system_cpu_nios2_oci_im " "Elaborating entity \"system_cpu_nios2_oci_im\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_nios2_oci_im:the_system_cpu_nios2_oci_im\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_system_cpu_nios2_oci_im" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_jtag_debug_module_wrapper system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"system_cpu_jtag_debug_module_wrapper\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\"" {  } { { "system/synthesis/submodules/system_cpu.v" "the_system_cpu_jtag_debug_module_wrapper" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_jtag_debug_module_tck system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck " "Elaborating entity \"system_cpu_jtag_debug_module_tck\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck\"" {  } { { "system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v" "the_system_cpu_jtag_debug_module_tck" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_jtag_debug_module_sysclk system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"system_cpu_jtag_debug_module_sysclk\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk\"" {  } { { "system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v" "the_system_cpu_jtag_debug_module_sysclk" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy\"" {  } { { "system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v" "system_cpu_jtag_debug_module_phy" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy\"" {  } { { "system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712826359368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy " "Instantiated megafunction \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359368 ""}  } { { "system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712826359368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system:u0\|system_cpu:cpu\|system_cpu_nios2_oci:the_system_cpu_nios2_oci\|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_onchip_mem system:u0\|system_onchip_mem:onchip_mem " "Elaborating entity \"system_onchip_mem\" for hierarchy \"system:u0\|system_onchip_mem:onchip_mem\"" {  } { { "system/synthesis/system.v" "onchip_mem" { Text "D:/SoC/sdram/vd2/system/synthesis/system.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_onchip_mem.v" "the_altsyncram" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_onchip_mem.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712826359388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_onchip_mem.hex " "Parameter \"init_file\" = \"system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359388 ""}  } { { "system/synthesis/submodules/system_onchip_mem.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712826359388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lbc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lbc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lbc1 " "Found entity 1: altsyncram_lbc1" {  } { { "db/altsyncram_lbc1.tdf" "" { Text "D:/SoC/sdram/vd2/db/altsyncram_lbc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826359458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826359458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lbc1 system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_lbc1:auto_generated " "Elaborating entity \"altsyncram_lbc1\" for hierarchy \"system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_lbc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "D:/SoC/sdram/vd2/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826359518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826359518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_lbc1:auto_generated\|decode_1oa:decode3 " "Elaborating entity \"decode_1oa\" for hierarchy \"system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_lbc1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_lbc1.tdf" "decode3" { Text "D:/SoC/sdram/vd2/db/altsyncram_lbc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujb " "Found entity 1: mux_ujb" {  } { { "db/mux_ujb.tdf" "" { Text "D:/SoC/sdram/vd2/db/mux_ujb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826359588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826359588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujb system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_lbc1:auto_generated\|mux_ujb:mux2 " "Elaborating entity \"mux_ujb\" for hierarchy \"system:u0\|system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_lbc1:auto_generated\|mux_ujb:mux2\"" {  } { { "db/altsyncram_lbc1.tdf" "mux2" { Text "D:/SoC/sdram/vd2/db/altsyncram_lbc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0 system:u0\|system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"system_jtag_uart_0\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\"" {  } { { "system/synthesis/system.v" "jtag_uart_0" { Text "D:/SoC/sdram/vd2/system/synthesis/system.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_w system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w " "Elaborating entity \"system_jtag_uart_0_scfifo_w\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_w" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "wfifo" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712826359748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359748 ""}  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712826359748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "D:/SoC/sdram/vd2/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826359808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826359808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "D:/SoC/sdram/vd2/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826359828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826359828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "D:/SoC/sdram/vd2/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/SoC/sdram/vd2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826359848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826359848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "D:/SoC/sdram/vd2/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/SoC/sdram/vd2/db/cntr_do7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826359908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826359908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/SoC/sdram/vd2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "D:/SoC/sdram/vd2/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826359978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826359978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "D:/SoC/sdram/vd2/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826359978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/SoC/sdram/vd2/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826360038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826360038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram1 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram1\"" {  } { { "db/dpram_5h21.tdf" "altsyncram1" { Text "D:/SoC/sdram/vd2/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826360038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "D:/SoC/sdram/vd2/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712826360108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712826360108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "D:/SoC/sdram/vd2/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826360118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_r system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r " "Elaborating entity \"system_jtag_uart_0_scfifo_r\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_r" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826360118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "system_jtag_uart_0_alt_jtag_atlantic" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826360228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712826360228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"system:u0\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826360228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826360228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826360228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826360228 ""}  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712826360228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram1 system:u0\|system_sdram1:sdram1 " "Elaborating entity \"system_sdram1\" for hierarchy \"system:u0\|system_sdram1:sdram1\"" {  } { { "system/synthesis/system.v" "sdram1" { Text "D:/SoC/sdram/vd2/system/synthesis/system.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826360238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram1_input_efifo_module system:u0\|system_sdram1:sdram1\|system_sdram1_input_efifo_module:the_system_sdram1_input_efifo_module " "Elaborating entity \"system_sdram1_input_efifo_module\" for hierarchy \"system:u0\|system_sdram1:sdram1\|system_sdram1_input_efifo_module:the_system_sdram1_input_efifo_module\"" {  } { { "system/synthesis/submodules/system_sdram1.v" "the_system_sdram1_input_efifo_module" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_sdram1.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826360238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram2 system:u0\|system_sdram2:sdram2 " "Elaborating entity \"system_sdram2\" for hierarchy \"system:u0\|system_sdram2:sdram2\"" {  } { { "system/synthesis/system.v" "sdram2" { Text "D:/SoC/sdram/vd2/system/synthesis/system.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826360248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram2_input_efifo_module system:u0\|system_sdram2:sdram2\|system_sdram2_input_efifo_module:the_system_sdram2_input_efifo_module " "Elaborating entity \"system_sdram2_input_efifo_module\" for hierarchy \"system:u0\|system_sdram2:sdram2\|system_sdram2_input_efifo_module:the_system_sdram2_input_efifo_module\"" {  } { { "system/synthesis/submodules/system_sdram2.v" "the_system_sdram2_input_efifo_module" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_sdram2.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826360248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_pll system:u0\|system_pll:pll " "Elaborating entity \"system_pll\" for hierarchy \"system:u0\|system_pll:pll\"" {  } { { "system/synthesis/system.v" "pll" { Text "D:/SoC/sdram/vd2/system/synthesis/system.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712826360248 ""}
{ "Error" "EVRFX_VERI_DISPLAY_SYSTEM_CALL_ERROR" " MGL_INTERNAL_ERROR: Port object altpll_avalon\|altpll inst sd1\|clk of width  5 is being assigned the port altpll_avalon\|altpll inst sd1\|stratixii_pll inst pll7\|clk of width 3 which is illegal, as port widths dont match nor are multiples. CAUSE : The port widths are mismatched in the mentioned assignment. The port widths of the connected ports should match or the LHS port width should be a multiple of the RHS port width. ACTION : Check the port widths of the connected ports. Logical operation results in a port width equal to the larger of the two ports and concatenation results in a port width equal to the sum of the individual port widths. Double check for such cases. system_pll.v(285) " "Verilog HDL Display System Task at system_pll.v(285):  MGL_INTERNAL_ERROR: Port object altpll_avalon\|altpll inst sd1\|clk of width  5 is being assigned the port altpll_avalon\|altpll inst sd1\|stratixii_pll inst pll7\|clk of width 3 which is illegal, as port widths dont match nor are multiples. CAUSE : The port widths are mismatched in the mentioned assignment. The port widths of the connected ports should match or the LHS port width should be a multiple of the RHS port width. ACTION : Check the port widths of the connected ports. Logical operation results in a port width equal to the larger of the two ports and concatenation results in a port width equal to the sum of the individual port widths. Double check for such cases." {  } { { "system/synthesis/submodules/system_pll.v" "" { Text "D:/SoC/sdram/vd2/system/synthesis/submodules/system_pll.v" 285 0 0 } }  } 0 10650 "Verilog HDL Display System Task at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1712826360258 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "system:u0\|system_pll:pll " "Can't elaborate user hierarchy \"system:u0\|system_pll:pll\"" {  } { { "system/synthesis/system.v" "pll" { Text "D:/SoC/sdram/vd2/system/synthesis/system.v" 687 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712826360258 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SoC/sdram/vd2/output_files/vd2.map.smsg " "Generated suppressed messages file D:/SoC/sdram/vd2/output_files/vd2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1712826360408 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712826360558 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 11 16:06:00 2024 " "Processing ended: Thu Apr 11 16:06:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712826360558 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712826360558 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712826360558 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712826360558 ""}
