{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1554642503555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1554642503555 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test 5CSEBA6U23I7DK " "Selected device 5CSEBA6U23I7DK for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554642503585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554642503665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554642503665 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554642504560 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554642504588 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554642509519 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "86 172 " "No exact pin location assignment(s) for 86 pins of 172 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1554642510146 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 387 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1554642510166 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1554642510166 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1554642530765 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G10 " "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1554642532716 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1554642532716 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 304 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 304 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1554642532718 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1554642532718 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554642532718 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Nano_golden_top.sdc " "Reading SDC File: 'DE10_Nano_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1554642538690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1554642538711 ""}
{ "Info" "ISTA_SDC_FOUND" "test_led/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'test_led/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1554642538711 ""}
{ "Info" "ISTA_SDC_FOUND" "test_led/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'test_led/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1554642538759 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1554642538779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:proverka\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:proverka\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539281 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:proverka\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:proverka\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539281 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539281 ""}
{ "Info" "ISTA_SDC_FOUND" "test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc " "Reading SDC File: 'test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539291 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 47 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "test_led_hps_0_hps_io_border.sdc 48 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at test_led_hps_0_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path test_led_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at test_led_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1554642539301 ""}  } { { "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/test_led/synthesis/submodules/test_led_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1554642539301 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1554642539311 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1554642539311 "|DE10_Nano_golden_top|HPS_USB_CLKOUT"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: proverka\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: proverka\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554642539321 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1554642539321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1554642539361 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1554642539361 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1554642539371 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1554642539371 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1554642539371 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 20 clocks " "Found 20 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 proverka\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1554642539371 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1554642539371 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554642539521 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554642539521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554642539521 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554642539531 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554642539531 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554642539531 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554642539531 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554642539531 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554642539641 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1554642539651 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554642539651 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554642540343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554642547280 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1554642549550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554642553248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554642557898 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554642559348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554642559348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554642565895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X45_Y35 X55_Y45 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} { { 12 { 0 ""} 45 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1554642573681 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554642573681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1554642575244 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1554642575244 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554642575244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554642575254 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.67 " "Total time spent on timing analysis during the Fitter is 3.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1554642578378 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554642578526 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554642580685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554642580685 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554642585050 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:22 " "Fitter post-fit operations ending: elapsed time is 00:00:22" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554642600951 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1554642601716 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently disabled " "Pin HDMI_I2C_SCL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 367 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SDA a permanently disabled " "Pin HDMI_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S a permanently disabled " "Pin HDMI_I2S has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_I2S } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently disabled " "Pin HDMI_LRCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_LRCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 370 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_MCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 371 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently disabled " "Pin HDMI_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_SCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 396 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SCLK a permanently disabled " "Pin HPS_I2C0_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 397 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SDAT a permanently disabled " "Pin HPS_I2C0_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 398 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 399 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 400 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 401 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 402 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 403 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 409 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1554642601746 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 290 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 291 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 296 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 297 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 300 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 302 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 303 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 304 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 305 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 306 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 307 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 308 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 309 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 310 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 311 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 312 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 313 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 314 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 315 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 316 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 317 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 318 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 319 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 320 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 321 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 322 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 323 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 324 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 325 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 326 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 327 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 328 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: test_led:proverka\|test_led_hps_0:hps_0\|test_led_hps_0_hps_io:hps_io\|test_led_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/16.1/diplom_2/DE10_Nano_golden_top.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/diplom_2/" { { 0 { 0 ""} 0 329 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1554642601746 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1554642601746 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/diplom_2/output_files/test.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/diplom_2/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554642601946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 94 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7384 " "Peak virtual memory: 7384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554642603532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 07 16:10:03 2019 " "Processing ended: Sun Apr 07 16:10:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554642603532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554642603532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:48 " "Total CPU time (on all processors): 00:02:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554642603532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554642603532 ""}
