# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FIR.gen/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" \
"../../../../FIR.srcs/sources_1/new/mainTop.vhd" \
"../../../../FIR.srcs/sim_1/new/mainTop_tb.vhd" \

# Do not sort compile order
nosort
