// Seed: 2830870932
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout tri id_1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd15,
    parameter id_3 = 32'd70
) (
    id_1[-1 : 1],
    _id_2,
    _id_3
);
  inout wire _id_3;
  inout wire _id_2;
  inout logic [7:0] id_1;
  wire [id_3  **  id_3 : {  -1  ?  1 : id_2  ?  id_3 : id_3  }] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
endmodule
