Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Jun  6 11:20:54 2022
| Host         : xsjlc200176 running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   430 |
|    Minimum number of control sets                        |   430 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1144 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   430 |
| >= 0 to < 4        |    51 |
| >= 4 to < 6        |    53 |
| >= 6 to < 8        |    36 |
| >= 8 to < 10       |    69 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    32 |
| >= 14 to < 16      |     6 |
| >= 16              |   169 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             975 |          320 |
| No           | No                    | Yes                    |              70 |           25 |
| No           | Yes                   | No                     |             850 |          350 |
| Yes          | No                    | No                     |            2369 |          615 |
| Yes          | No                    | Yes                    |              49 |           11 |
| Yes          | Yes                   | No                     |            4319 |         1170 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                 Clock Signal                                |                                                                                                                      Enable Signal                                                                                                                     |                                                                                                                 Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                |                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                 | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/mux_out    |                                                                                                                                                                                                                                                        | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                 | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[4]_0                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                 | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk_div2                            |                                                                                                                                                                                                                                                        | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div4                            |                                                                                                                                                                                                                                                        | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                   | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]   |                1 |              1 |         1.00 |
|  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div8                            |                                                                                                                                                                                                                                                        | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                              |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                    |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                              |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i              |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                         |                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                       | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                    |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                             |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                    | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                     | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                               |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                  | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                 | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG |                                                                                                                                                                                                                                                        | design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                   | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                 |                4 |              4 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG         | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/E[0]                                                                                                                                                                                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                 | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                      | design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                         |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                          | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                 | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                    | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                      | design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                         |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/mi_cntr_reg_n_0_[1]                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                      | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/mi_cntr_reg_n_0_[1]                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                      | design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                         |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                      | design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                         |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                     | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                               | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                           |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                               |                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/FSM_onehot_cur_state_reg[1]                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/data_processor_0/inst/FSM_onehot_state_reg[4]_i_1_n_0                                                                                                                                                                                 | design_2_i/LOOP1/data_processor_0/inst/m_axis_tdata[31]_i_1_n_0                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                               | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                   | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                    | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                  | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                            |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                               | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                               | design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                             |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                       | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                               | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                          |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                       | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                               |                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG         |                                                                                                                                                                                                                                                        | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                     |                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                      | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                       | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              5 |         1.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                  | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                       | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RESETS/clk_reset_domain/U0/SEQ/seq_cnt_en                                                                                                                                                                                                   | design_2_i/RESETS/clk_reset_domain/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                         | design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                  | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/E[0]                                                                                                                                                                               | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                 | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG | design_2_i/RESETS/txclk_reset_domain/U0/SEQ/seq_cnt_en                                                                                                                                                                                                 | design_2_i/RESETS/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                 | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_1[0]                                                                                                                                                                               | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/SR[0]                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                      |                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/u_rx_buff_out/fill[2]_i_2_n_0                                                                                                                                                                                         | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/capture_last                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                  | design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                            |                1 |              7 |         7.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_buff_in/fill[2]_i_1__0_n_0                                                                                                                                                                       | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/fill[2]_i_1_n_0                                                                                                                                                                          | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                         | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                4 |              7 |         1.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                       |                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                |                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                              |                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                     |                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                               |                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                     |                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                       |                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              7 |         1.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                               |                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                5 |              7 |         1.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |              7 |         1.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TX_BUFFER/TxFIFO/inst/u_tx_buff_out/fill[2]_i_1_n_0                                                                                                                                                                                         | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg1_reg[0]_1                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                  | design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                            |                1 |              7 |         7.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/E[0]                                                                                                                                                                                     | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                |                5 |              8 |         1.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/p_1_in[4]                                                                                                                                                                                        | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                       | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                              | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                       | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                              | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                       | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                   | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                 | design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                              | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                        | design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                              | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg1_reg[0]_1                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                         | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                           |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                   | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/p_1_in[18]                                                                                                                                                                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                              | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                   | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                   | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                 | design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                           |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                               | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                    | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                       | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                        |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                         | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                         | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                         | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                                          | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                               | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                      |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                   | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                               | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                    | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                              | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                       | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                               | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                   | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                               | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                               | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                     | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                5 |              9 |         1.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo              |                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                5 |              9 |         1.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]           | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0] |                2 |              9 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                       | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             10 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                               |                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                               |                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                      |                2 |             10 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                              | design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |                5 |             10 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                               |                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                       |                                                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                     |                                                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                       |                                                                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                     |                                                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                               |                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/capture_last                                                                                                                                                                 |                8 |             11 |         1.38 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                   | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[1]                                                       | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                        |                                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                              |                                                                                                                                                                                                                                                  |                7 |             12 |         1.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                   | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                       | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                              |                                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |                6 |             12 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                  | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                       | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                   | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                 |                                                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                 | design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                        |                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]   |                7 |             13 |         1.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                           |                5 |             13 |         2.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en           | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |             13 |         4.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                                  |                3 |             13 |         4.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                     |                                                                                                                                                                                                                                                  |                3 |             13 |         4.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                 | design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG | design_2_i/led_driver_0/inst/clk_rising                                                                                                                                                                                                                | design_2_i/led_driver_0/inst/FSM_onehot_cur_state[1]_i_1_n_0                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                4 |             14 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                  |                2 |             14 |         7.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                            |                                                                                                                                                                                                                                                  |                2 |             14 |         7.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                6 |             14 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                           | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                       |                4 |             14 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/write_pointer[0]_i_1_n_0                                                                                                                                                                              | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg1_reg[0]_1                                                                                                                                                          |                4 |             15 |         3.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/u_rx_buff_out/pop                                                                                                                                                                                                     | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/capture_last                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                               | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                         |                4 |             16 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/FSM_onehot_cur_state_reg[0]                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                               | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                         |                4 |             16 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_load_d                                                                                                                                                                         | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                      | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             16 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                            | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG         | design_2_i/SPI/SPI_ip_0/inst/spi_rdata_1                                                                                                                                                                                                               | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/sel                                                                                                                                                                              | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                      |                4 |             16 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                               |                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/wr_ptr_reg00                                                                                                                                                                       | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/capture_last                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TX_BUFFER/TxFIFO/inst/u_tx_buff_out/p_3_in                                                                                                                                                                                                  | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg1_reg[0]_0                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/p_13_in                                                                                                                                                                            | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/capture_last                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                            |                                                                                                                                                                                                                                                  |                6 |             18 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]           |                                                                                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                         | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                          |                5 |             18 |         3.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                7 |             18 |         2.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                                  |                3 |             20 |         6.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                            |                                                                                                                                                                                                                                                  |                7 |             21 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                          |               11 |             21 |         1.91 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                               |                                                                                                                                                                                                                                                  |                9 |             21 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                6 |             22 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                       | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                6 |             22 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                               | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                6 |             23 |         3.83 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                     | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                6 |             23 |         3.83 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                       | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                9 |             24 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                       | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |               10 |             24 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |               10 |             24 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                           | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                7 |             24 |         3.43 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                8 |             24 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                      | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                8 |             24 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                 |                                                                                                                                                                                                                                                  |                8 |             24 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                9 |             25 |         2.78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                       | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                7 |             25 |         3.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                         | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               11 |             25 |         2.27 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                 | design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                5 |             26 |         5.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                         | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                         |                7 |             26 |         3.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                           | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                          |               10 |             26 |         2.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                 | design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                4 |             26 |         6.50 |
|  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG         | design_2_i/SPI/SPI_ip_0/inst/shift_reg_0                                                                                                                                                                                                               | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                6 |             29 |         4.83 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                              |                                                                                                                                                                                                                                                  |                5 |             29 |         5.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                 |                                                                                                                                                                                                                                                  |                4 |             29 |         7.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                      |               14 |             30 |         2.14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/u_pipe_que_48_32/rx_mid_push0                                                                                                                                                                                         | design_2_i/RX_BUFFER/RxFIFO/inst/u_pipe_que_48_32/tx_byte_count[2]_i_1_n_0                                                                                                                                                                       |                8 |             30 |         3.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                  | design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/data[30]_i_1_n_0                                                                                                                   |                9 |             31 |         3.44 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                         | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                       |               11 |             31 |         2.82 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                  | design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/data[30]_i_1_n_0                                                                                                                   |               11 |             31 |         2.82 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                       | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                6 |             31 |         5.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                               |                                                                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                  | design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                        |               17 |             32 |         1.88 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                    | design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                  | design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                   |                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                        | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                  | design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                    | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                         |                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                             |                                                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                 |                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/data_processor_0/inst/tdata[31]_i_1_n_0                                                                                                                                                                                               | design_2_i/LOOP1/data_processor_0/inst/m_axis_tdata[31]_i_1_n_0                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                      | design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                  |                                                                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_0[0]                                                                                                                      | design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_1[0]                                                                                                                      | design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                    | design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                    | design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                          |                5 |             32 |         6.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                    | design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_1[0]                                                                                                                      | design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                      | design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                    | design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_0[0]                                                                                                                      | design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                  |                                                                                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                  | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                 |                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                    | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               11 |             33 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                            |                6 |             33 |         5.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/data_processor_0/inst/m_axis_tdata[31]_i_2_n_0                                                                                                                                                                                        | design_2_i/LOOP1/data_processor_0/inst/m_axis_tdata[31]_i_1_n_0                                                                                                                                                                                  |                7 |             34 |         4.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                           | design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                     |               12 |             34 |         2.83 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG |                                                                                                                                                                                                                                                        | design_2_i/led_driver_0/inst/FSM_onehot_cur_state[1]_i_1_n_0                                                                                                                                                                                     |               14 |             34 |         2.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               11 |             34 |         3.09 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                                  |                9 |             34 |         3.78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                  |                                                                                                                                                                                                                                                  |                7 |             34 |         4.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                         | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                  |               10 |             35 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                  |                8 |             35 |         4.38 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                                  |               16 |             35 |         2.19 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                         |               13 |             35 |         2.69 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                  |               10 |             36 |         3.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                          |                                                                                                                                                                                                                                                  |                8 |             36 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                      |                7 |             36 |         5.14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                8 |             37 |         4.62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                        | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                          |               13 |             37 |         2.85 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                   | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                               |               12 |             37 |         3.08 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                  | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               10 |             37 |         3.70 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                  |                8 |             37 |         4.62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a[36]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                  |               12 |             37 |         3.08 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b[36]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                  |               11 |             37 |         3.36 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                       | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                8 |             37 |         4.62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                           |                9 |             41 |         4.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                              | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               11 |             41 |         3.73 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                          | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               14 |             41 |         2.93 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                           | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               12 |             42 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                7 |             43 |         6.14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                  |                7 |             43 |         6.14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                                  |                6 |             43 |         7.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                                  |                6 |             43 |         7.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                  |               11 |             43 |         3.91 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                                  |               10 |             43 |         4.30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                  |               10 |             44 |         4.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                  |                8 |             44 |         5.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                  | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                        |               11 |             44 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                  |                8 |             44 |         5.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                  |                8 |             44 |         5.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                          | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                   |                8 |             46 |         5.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                    | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                   |                9 |             46 |         5.11 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                            |                                                                                                                                                                                                                                                  |               10 |             47 |         4.70 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                  |                9 |             47 |         5.22 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/FSM_onehot_cur_state_reg[1]_0[0]                                                                                                                                                         | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0                                                                                                                                                               |               14 |             48 |         3.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/u_pipe_que_48_32/Q[1]                                                                                                                                                                                                 | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |               13 |             48 |         3.69 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/u_pipe_que_48_32/Q[0]                                                                                                                                                                                                 | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                        |               12 |             48 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_buff_in/rgfile_reg[3][47]_srl4_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_1[0]                                                                                                                                                                               | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0                                                                                                                                                               |               15 |             48 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/p_11_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                  |               12 |             48 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                                                                                                                                                                                                                                                  |               11 |             48 |         4.36 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                          |                                                                                                                                                                                                                                                  |               13 |             48 |         3.69 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/REGISTER_DEMUX/AXI_Register_Demux/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                              |                                                                                                                                                                                                                                                  |                9 |             48 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b[54]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                  |               23 |             48 |         2.09 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/LOOP2/axis_switch_2/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a[54]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                  |               16 |             48 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                  |               10 |             49 |         4.90 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                8 |             49 |         6.12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                                  |               10 |             49 |         4.90 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                  |               12 |             49 |         4.08 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                         | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                         |               17 |             52 |         3.06 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               24 |             54 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |               24 |             55 |         2.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                  |               13 |             56 |         4.31 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                         | design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                           |                9 |             59 |         6.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                            | design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                           |               11 |             59 |         5.36 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                                  |               13 |             59 |         4.54 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                               | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               14 |             60 |         4.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                           | design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               14 |             60 |         4.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                  |               24 |             61 |         2.54 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                  |               23 |             64 |         2.78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                  |               12 |             67 |         5.58 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               12 |             67 |         5.58 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               15 |             71 |         4.73 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               16 |             73 |         4.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                  |               17 |             73 |         4.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               17 |             74 |         4.35 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                  | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               15 |             75 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][141]_i_1_n_0                                                                                                                         |               17 |             75 |         4.41 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               17 |             76 |         4.47 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                  |               24 |             76 |         3.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               15 |             78 |         5.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               14 |             81 |         5.79 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               15 |             82 |         5.47 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               17 |             87 |         5.12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                                  |               13 |            104 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                  |               13 |            104 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                                  |               13 |            104 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                  |               13 |            104 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                                  |               13 |            104 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                                  |               14 |            108 |         7.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                  |               14 |            112 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                  |               14 |            112 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/p_11_out                                                                                                                                                                           | design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/capture_last                                                                                                                                                                 |               44 |            132 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TX_BUFFER/TxFIFO/inst/u_tx_buff_out/p_11_out                                                                                                                                                                                                | design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg1_reg[0]_1                                                                                                                                                          |               55 |            192 |         3.49 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |              315 |            954 |         3.03 |
+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


