strict digraph "" {
	node [label="\N"];
	"587:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2170023890>",
		def_var="['regfile_we']",
		fillcolor=deepskyblue,
		label="587:AS
regfile_we = (illegal_csr_insn_i || !instr_executing)? 1'b0 : 
(data_req_dec || multdiv_en_dec)? regfile_we_wb : regfile_\
we_dec;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['illegal_csr_insn_i', 'instr_executing', 'data_req_dec', 'multdiv_en_dec', 'regfile_we_wb', 'regfile_we_dec']"];
}
