.include "macros.inc"

.section .text, "ax"  # 0x80005600 - 0x8036FBA0

.global finishPause__9RumbleMgrFv
finishPause__9RumbleMgrFv:
/* 800CF4D8 000CC418  C0 02 8E 90 */	lfs f0, $$21767-_SDA2_BASE_(r2)
/* 800CF4DC 000CC41C  38 00 00 00 */	li r0, 0
/* 800CF4E0 000CC420  D0 03 00 04 */	stfs f0, 4(r3)
/* 800CF4E4 000CC424  98 03 00 09 */	stb r0, 9(r3)
/* 800CF4E8 000CC428  4E 80 00 20 */	blr 

.global startPause__9RumbleMgrFv
startPause__9RumbleMgrFv:
/* 800CF4EC 000CC42C  7C 08 02 A6 */	mflr r0
/* 800CF4F0 000CC430  90 01 00 04 */	stw r0, 4(r1)
/* 800CF4F4 000CC434  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800CF4F8 000CC438  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800CF4FC 000CC43C  3B E0 00 00 */	li r31, 0
/* 800CF500 000CC440  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800CF504 000CC444  3B C0 00 00 */	li r30, 0
/* 800CF508 000CC448  93 A1 00 14 */	stw r29, 0x14(r1)
/* 800CF50C 000CC44C  3B A3 00 00 */	addi r29, r3, 0
lbl_800CF510:
/* 800CF510 000CC450  38 1F 00 0C */	addi r0, r31, 0xc
/* 800CF514 000CC454  7C 7D 00 2E */	lwzx r3, r29, r0
/* 800CF518 000CC458  28 03 00 00 */	cmplwi r3, 0
/* 800CF51C 000CC45C  41 82 00 10 */	beq lbl_800CF52C
/* 800CF520 000CC460  80 63 00 08 */	lwz r3, 8(r3)
/* 800CF524 000CC464  38 80 00 02 */	li r4, 2
/* 800CF528 000CC468  4B FC CD A5 */	bl PADControlMotor
lbl_800CF52C:
/* 800CF52C 000CC46C  3B DE 00 01 */	addi r30, r30, 1
/* 800CF530 000CC470  2C 1E 00 04 */	cmpwi r30, 4
/* 800CF534 000CC474  3B FF 00 04 */	addi r31, r31, 4
/* 800CF538 000CC478  41 80 FF D8 */	blt lbl_800CF510
/* 800CF53C 000CC47C  38 00 00 01 */	li r0, 1
/* 800CF540 000CC480  98 1D 00 09 */	stb r0, 9(r29)
/* 800CF544 000CC484  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800CF548 000CC488  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800CF54C 000CC48C  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800CF550 000CC490  7C 08 03 A6 */	mtlr r0
/* 800CF554 000CC494  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 800CF558 000CC498  38 21 00 20 */	addi r1, r1, 0x20
/* 800CF55C 000CC49C  4E 80 00 20 */	blr 

.global setActive__9RumbleMgrFb
setActive__9RumbleMgrFb:
/* 800CF560 000CC4A0  7C 08 02 A6 */	mflr r0
/* 800CF564 000CC4A4  90 01 00 04 */	stw r0, 4(r1)
/* 800CF568 000CC4A8  94 21 FF D8 */	stwu r1, -0x28(r1)
/* 800CF56C 000CC4AC  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 800CF570 000CC4B0  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800CF574 000CC4B4  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800CF578 000CC4B8  93 A1 00 14 */	stw r29, 0x14(r1)
/* 800CF57C 000CC4BC  93 81 00 10 */	stw r28, 0x10(r1)
/* 800CF580 000CC4C0  7C 7C 1B 78 */	mr r28, r3
/* 800CF584 000CC4C4  98 83 00 08 */	stb r4, 8(r3)
/* 800CF588 000CC4C8  88 03 00 08 */	lbz r0, 8(r3)
/* 800CF58C 000CC4CC  28 00 00 00 */	cmplwi r0, 0
/* 800CF590 000CC4D0  40 82 00 60 */	bne lbl_800CF5F0
/* 800CF594 000CC4D4  C3 E2 8E 94 */	lfs f31, $$21790-_SDA2_BASE_(r2)
/* 800CF598 000CC4D8  3B C0 00 00 */	li r30, 0
/* 800CF59C 000CC4DC  3B FE 00 00 */	addi r31, r30, 0
/* 800CF5A0 000CC4E0  D3 FC 00 00 */	stfs f31, 0(r28)
/* 800CF5A4 000CC4E4  D3 FC 00 04 */	stfs f31, 4(r28)
lbl_800CF5A8:
/* 800CF5A8 000CC4E8  7F BC FA 14 */	add r29, r28, r31
/* 800CF5AC 000CC4EC  80 7D 00 1C */	lwz r3, 0x1c(r29)
/* 800CF5B0 000CC4F0  28 03 00 00 */	cmplwi r3, 0
/* 800CF5B4 000CC4F4  41 82 00 24 */	beq lbl_800CF5D8
/* 800CF5B8 000CC4F8  48 00 0E C1 */	bl reset__19RumbleControllerMgrFv
/* 800CF5BC 000CC4FC  84 7D 00 0C */	lwzu r3, 0xc(r29)
/* 800CF5C0 000CC500  38 80 00 02 */	li r4, 2
/* 800CF5C4 000CC504  80 63 00 08 */	lwz r3, 8(r3)
/* 800CF5C8 000CC508  4B FC CD 05 */	bl PADControlMotor
/* 800CF5CC 000CC50C  80 7D 00 00 */	lwz r3, 0(r29)
/* 800CF5D0 000CC510  D3 E3 00 00 */	stfs f31, 0(r3)
/* 800CF5D4 000CC514  D3 E3 00 04 */	stfs f31, 4(r3)
lbl_800CF5D8:
/* 800CF5D8 000CC518  3B DE 00 01 */	addi r30, r30, 1
/* 800CF5DC 000CC51C  2C 1E 00 04 */	cmpwi r30, 4
/* 800CF5E0 000CC520  3B FF 00 04 */	addi r31, r31, 4
/* 800CF5E4 000CC524  41 80 FF C4 */	blt lbl_800CF5A8
/* 800CF5E8 000CC528  38 00 00 00 */	li r0, 0
/* 800CF5EC 000CC52C  98 1C 00 09 */	stb r0, 9(r28)
lbl_800CF5F0:
/* 800CF5F0 000CC530  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 800CF5F4 000CC534  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 800CF5F8 000CC538  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800CF5FC 000CC53C  7C 08 03 A6 */	mtlr r0
/* 800CF600 000CC540  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800CF604 000CC544  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 800CF608 000CC548  83 81 00 10 */	lwz r28, 0x10(r1)
/* 800CF60C 000CC54C  38 21 00 28 */	addi r1, r1, 0x28
/* 800CF610 000CC550  4E 80 00 20 */	blr 

.global update__9RumbleMgrFv
update__9RumbleMgrFv:
/* 800CF614 000CC554  7C 08 02 A6 */	mflr r0
/* 800CF618 000CC558  90 01 00 04 */	stw r0, 4(r1)
/* 800CF61C 000CC55C  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 800CF620 000CC560  DB E1 00 48 */	stfd f31, 0x48(r1)
/* 800CF624 000CC564  DB C1 00 40 */	stfd f30, 0x40(r1)
/* 800CF628 000CC568  DB A1 00 38 */	stfd f29, 0x38(r1)
/* 800CF62C 000CC56C  DB 81 00 30 */	stfd f28, 0x30(r1)
/* 800CF630 000CC570  BF 61 00 1C */	stmw r27, 0x1c(r1)
/* 800CF634 000CC574  7C 7D 1B 78 */	mr r29, r3
/* 800CF638 000CC578  48 02 C0 15 */	bl SMSGetVSyncTimesPerSec__Fv
/* 800CF63C 000CC57C  C3 82 8E 98 */	lfs f28, $$21841-_SDA2_BASE_(r2)
/* 800CF640 000CC580  88 1D 00 09 */	lbz r0, 9(r29)
/* 800CF644 000CC584  EF FC 08 24 */	fdivs f31, f28, f1
/* 800CF648 000CC588  28 00 00 00 */	cmplwi r0, 0
/* 800CF64C 000CC58C  40 82 02 78 */	bne lbl_800CF8C4
/* 800CF650 000CC590  88 1D 00 08 */	lbz r0, 8(r29)
/* 800CF654 000CC594  28 00 00 00 */	cmplwi r0, 0
/* 800CF658 000CC598  40 82 00 08 */	bne lbl_800CF660
/* 800CF65C 000CC59C  48 00 02 68 */	b lbl_800CF8C4
lbl_800CF660:
/* 800CF660 000CC5A0  C3 A2 8E 94 */	lfs f29, $$21790-_SDA2_BASE_(r2)
/* 800CF664 000CC5A4  3B C0 00 00 */	li r30, 0
/* 800CF668 000CC5A8  C3 C2 8E 90 */	lfs f30, $$21767-_SDA2_BASE_(r2)
/* 800CF66C 000CC5AC  3B 80 00 00 */	li r28, 0
lbl_800CF670:
/* 800CF670 000CC5B0  7F 7D E2 14 */	add r27, r29, r28
/* 800CF674 000CC5B4  3B FB 00 1C */	addi r31, r27, 0x1c
/* 800CF678 000CC5B8  80 7B 00 1C */	lwz r3, 0x1c(r27)
/* 800CF67C 000CC5BC  28 03 00 00 */	cmplwi r3, 0
/* 800CF680 000CC5C0  41 82 02 1C */	beq lbl_800CF89C
/* 800CF684 000CC5C4  38 00 00 04 */	li r0, 4
/* 800CF688 000CC5C8  38 C0 00 00 */	li r6, 0
/* 800CF68C 000CC5CC  7C 09 03 A6 */	mtctr r0
/* 800CF690 000CC5D0  38 86 00 00 */	addi r4, r6, 0
/* 800CF694 000CC5D4  38 E0 00 01 */	li r7, 1
lbl_800CF698:
/* 800CF698 000CC5D8  80 A3 00 04 */	lwz r5, 4(r3)
/* 800CF69C 000CC5DC  38 04 00 18 */	addi r0, r4, 0x18
/* 800CF6A0 000CC5E0  7C 05 00 2E */	lwzx r0, r5, r0
/* 800CF6A4 000CC5E4  28 00 00 00 */	cmplwi r0, 0
/* 800CF6A8 000CC5E8  41 82 00 08 */	beq lbl_800CF6B0
/* 800CF6AC 000CC5EC  38 E0 00 00 */	li r7, 0
lbl_800CF6B0:
/* 800CF6B0 000CC5F0  80 A3 00 04 */	lwz r5, 4(r3)
/* 800CF6B4 000CC5F4  38 04 00 38 */	addi r0, r4, 0x38
/* 800CF6B8 000CC5F8  38 84 00 20 */	addi r4, r4, 0x20
/* 800CF6BC 000CC5FC  7C 05 00 2E */	lwzx r0, r5, r0
/* 800CF6C0 000CC600  28 00 00 00 */	cmplwi r0, 0
/* 800CF6C4 000CC604  41 82 00 08 */	beq lbl_800CF6CC
/* 800CF6C8 000CC608  38 E0 00 00 */	li r7, 0
lbl_800CF6CC:
/* 800CF6CC 000CC60C  80 A3 00 04 */	lwz r5, 4(r3)
/* 800CF6D0 000CC610  38 04 00 38 */	addi r0, r4, 0x38
/* 800CF6D4 000CC614  38 84 00 20 */	addi r4, r4, 0x20
/* 800CF6D8 000CC618  7C 05 00 2E */	lwzx r0, r5, r0
/* 800CF6DC 000CC61C  38 C6 00 01 */	addi r6, r6, 1
/* 800CF6E0 000CC620  28 00 00 00 */	cmplwi r0, 0
/* 800CF6E4 000CC624  41 82 00 08 */	beq lbl_800CF6EC
/* 800CF6E8 000CC628  38 E0 00 00 */	li r7, 0
lbl_800CF6EC:
/* 800CF6EC 000CC62C  80 A3 00 04 */	lwz r5, 4(r3)
/* 800CF6F0 000CC630  38 04 00 38 */	addi r0, r4, 0x38
/* 800CF6F4 000CC634  38 84 00 20 */	addi r4, r4, 0x20
/* 800CF6F8 000CC638  7C 05 00 2E */	lwzx r0, r5, r0
/* 800CF6FC 000CC63C  38 C6 00 01 */	addi r6, r6, 1
/* 800CF700 000CC640  28 00 00 00 */	cmplwi r0, 0
/* 800CF704 000CC644  41 82 00 08 */	beq lbl_800CF70C
/* 800CF708 000CC648  38 E0 00 00 */	li r7, 0
lbl_800CF70C:
/* 800CF70C 000CC64C  80 A3 00 04 */	lwz r5, 4(r3)
/* 800CF710 000CC650  38 04 00 38 */	addi r0, r4, 0x38
/* 800CF714 000CC654  38 84 00 20 */	addi r4, r4, 0x20
/* 800CF718 000CC658  7C 05 00 2E */	lwzx r0, r5, r0
/* 800CF71C 000CC65C  38 C6 00 01 */	addi r6, r6, 1
/* 800CF720 000CC660  28 00 00 00 */	cmplwi r0, 0
/* 800CF724 000CC664  41 82 00 08 */	beq lbl_800CF72C
/* 800CF728 000CC668  38 E0 00 00 */	li r7, 0
lbl_800CF72C:
/* 800CF72C 000CC66C  80 A3 00 04 */	lwz r5, 4(r3)
/* 800CF730 000CC670  38 04 00 38 */	addi r0, r4, 0x38
/* 800CF734 000CC674  38 84 00 20 */	addi r4, r4, 0x20
/* 800CF738 000CC678  7C 05 00 2E */	lwzx r0, r5, r0
/* 800CF73C 000CC67C  38 C6 00 01 */	addi r6, r6, 1
/* 800CF740 000CC680  28 00 00 00 */	cmplwi r0, 0
/* 800CF744 000CC684  41 82 00 08 */	beq lbl_800CF74C
/* 800CF748 000CC688  38 E0 00 00 */	li r7, 0
lbl_800CF74C:
/* 800CF74C 000CC68C  80 A3 00 04 */	lwz r5, 4(r3)
/* 800CF750 000CC690  38 04 00 38 */	addi r0, r4, 0x38
/* 800CF754 000CC694  38 84 00 20 */	addi r4, r4, 0x20
/* 800CF758 000CC698  7C 05 00 2E */	lwzx r0, r5, r0
/* 800CF75C 000CC69C  38 C6 00 01 */	addi r6, r6, 1
/* 800CF760 000CC6A0  28 00 00 00 */	cmplwi r0, 0
/* 800CF764 000CC6A4  41 82 00 08 */	beq lbl_800CF76C
/* 800CF768 000CC6A8  38 E0 00 00 */	li r7, 0
lbl_800CF76C:
/* 800CF76C 000CC6AC  80 A3 00 04 */	lwz r5, 4(r3)
/* 800CF770 000CC6B0  38 04 00 38 */	addi r0, r4, 0x38
/* 800CF774 000CC6B4  38 84 00 20 */	addi r4, r4, 0x20
/* 800CF778 000CC6B8  7C 05 00 2E */	lwzx r0, r5, r0
/* 800CF77C 000CC6BC  38 C6 00 01 */	addi r6, r6, 1
/* 800CF780 000CC6C0  28 00 00 00 */	cmplwi r0, 0
/* 800CF784 000CC6C4  41 82 00 08 */	beq lbl_800CF78C
/* 800CF788 000CC6C8  38 E0 00 00 */	li r7, 0
lbl_800CF78C:
/* 800CF78C 000CC6CC  38 C6 00 01 */	addi r6, r6, 1
/* 800CF790 000CC6D0  38 84 00 20 */	addi r4, r4, 0x20
/* 800CF794 000CC6D4  42 00 FF 04 */	bdnz lbl_800CF698
/* 800CF798 000CC6D8  54 E0 06 3F */	clrlwi. r0, r7, 0x18
/* 800CF79C 000CC6DC  40 82 00 DC */	bne lbl_800CF878
/* 800CF7A0 000CC6E0  48 00 09 89 */	bl update__19RumbleControllerMgrFv
/* 800CF7A4 000CC6E4  D0 3D 00 00 */	stfs f1, 0(r29)
/* 800CF7A8 000CC6E8  C0 1D 00 04 */	lfs f0, 4(r29)
/* 800CF7AC 000CC6EC  FC 00 E8 40 */	fcmpo cr0, f0, f29
/* 800CF7B0 000CC6F0  40 81 00 1C */	ble lbl_800CF7CC
/* 800CF7B4 000CC6F4  EC 00 F0 24 */	fdivs f0, f0, f30
/* 800CF7B8 000CC6F8  C0 5D 00 00 */	lfs f2, 0(r29)
/* 800CF7BC 000CC6FC  EC 3C 10 28 */	fsubs f1, f28, f2
/* 800CF7C0 000CC700  EC 01 E0 3A */	fmadds f0, f1, f0, f28
/* 800CF7C4 000CC704  EC 02 00 32 */	fmuls f0, f2, f0
/* 800CF7C8 000CC708  D0 1D 00 00 */	stfs f0, 0(r29)
lbl_800CF7CC:
/* 800CF7CC 000CC70C  C0 1D 00 00 */	lfs f0, 0(r29)
/* 800CF7D0 000CC710  FC 00 E0 40 */	fcmpo cr0, f0, f28
/* 800CF7D4 000CC714  40 81 00 0C */	ble lbl_800CF7E0
/* 800CF7D8 000CC718  D3 9D 00 00 */	stfs f28, 0(r29)
/* 800CF7DC 000CC71C  48 00 00 10 */	b lbl_800CF7EC
lbl_800CF7E0:
/* 800CF7E0 000CC720  FC 00 E8 40 */	fcmpo cr0, f0, f29
/* 800CF7E4 000CC724  40 80 00 08 */	bge lbl_800CF7EC
/* 800CF7E8 000CC728  D3 BD 00 00 */	stfs f29, 0(r29)
lbl_800CF7EC:
/* 800CF7EC 000CC72C  88 1D 00 0A */	lbz r0, 0xa(r29)
/* 800CF7F0 000CC730  80 7B 00 0C */	lwz r3, 0xc(r27)
/* 800CF7F4 000CC734  C0 1D 00 00 */	lfs f0, 0(r29)
/* 800CF7F8 000CC738  D0 03 00 00 */	stfs f0, 0(r3)
/* 800CF7FC 000CC73C  C0 23 00 04 */	lfs f1, 4(r3)
/* 800CF800 000CC740  C0 03 00 00 */	lfs f0, 0(r3)
/* 800CF804 000CC744  EC 01 00 2A */	fadds f0, f1, f0
/* 800CF808 000CC748  D0 03 00 04 */	stfs f0, 4(r3)
/* 800CF80C 000CC74C  C0 03 00 00 */	lfs f0, 0(r3)
/* 800CF810 000CC750  FC 00 E8 40 */	fcmpo cr0, f0, f29
/* 800CF814 000CC754  4C 40 13 82 */	cror 2, 0, 2
/* 800CF818 000CC758  40 82 00 14 */	bne lbl_800CF82C
/* 800CF81C 000CC75C  80 63 00 08 */	lwz r3, 8(r3)
/* 800CF820 000CC760  38 80 00 02 */	li r4, 2
/* 800CF824 000CC764  4B FC CA A9 */	bl PADControlMotor
/* 800CF828 000CC768  48 00 00 6C */	b lbl_800CF894
lbl_800CF82C:
/* 800CF82C 000CC76C  C0 03 00 04 */	lfs f0, 4(r3)
/* 800CF830 000CC770  FC 00 E0 40 */	fcmpo cr0, f0, f28
/* 800CF834 000CC774  40 80 00 2C */	bge lbl_800CF860
/* 800CF838 000CC778  28 00 00 00 */	cmplwi r0, 0
/* 800CF83C 000CC77C  41 82 00 14 */	beq lbl_800CF850
/* 800CF840 000CC780  80 63 00 08 */	lwz r3, 8(r3)
/* 800CF844 000CC784  38 80 00 02 */	li r4, 2
/* 800CF848 000CC788  4B FC CA 85 */	bl PADControlMotor
/* 800CF84C 000CC78C  48 00 00 48 */	b lbl_800CF894
lbl_800CF850:
/* 800CF850 000CC790  80 63 00 08 */	lwz r3, 8(r3)
/* 800CF854 000CC794  38 80 00 00 */	li r4, 0
/* 800CF858 000CC798  4B FC CA 75 */	bl PADControlMotor
/* 800CF85C 000CC79C  48 00 00 38 */	b lbl_800CF894
lbl_800CF860:
/* 800CF860 000CC7A0  EC 00 E0 28 */	fsubs f0, f0, f28
/* 800CF864 000CC7A4  38 80 00 01 */	li r4, 1
/* 800CF868 000CC7A8  D0 03 00 04 */	stfs f0, 4(r3)
/* 800CF86C 000CC7AC  80 63 00 08 */	lwz r3, 8(r3)
/* 800CF870 000CC7B0  4B FC CA 5D */	bl PADControlMotor
/* 800CF874 000CC7B4  48 00 00 20 */	b lbl_800CF894
lbl_800CF878:
/* 800CF878 000CC7B8  84 7B 00 0C */	lwzu r3, 0xc(r27)
/* 800CF87C 000CC7BC  38 80 00 02 */	li r4, 2
/* 800CF880 000CC7C0  80 63 00 08 */	lwz r3, 8(r3)
/* 800CF884 000CC7C4  4B FC CA 49 */	bl PADControlMotor
/* 800CF888 000CC7C8  80 7B 00 00 */	lwz r3, 0(r27)
/* 800CF88C 000CC7CC  D3 A3 00 00 */	stfs f29, 0(r3)
/* 800CF890 000CC7D0  D3 A3 00 04 */	stfs f29, 4(r3)
lbl_800CF894:
/* 800CF894 000CC7D4  80 7F 00 00 */	lwz r3, 0(r31)
/* 800CF898 000CC7D8  48 00 09 75 */	bl updateMotorCount__19RumbleControllerMgrFv
lbl_800CF89C:
/* 800CF89C 000CC7DC  3B DE 00 01 */	addi r30, r30, 1
/* 800CF8A0 000CC7E0  2C 1E 00 04 */	cmpwi r30, 4
/* 800CF8A4 000CC7E4  3B 9C 00 04 */	addi r28, r28, 4
/* 800CF8A8 000CC7E8  41 80 FD C8 */	blt lbl_800CF670
/* 800CF8AC 000CC7EC  C0 3D 00 04 */	lfs f1, 4(r29)
/* 800CF8B0 000CC7F0  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800CF8B4 000CC7F4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800CF8B8 000CC7F8  40 81 00 0C */	ble lbl_800CF8C4
/* 800CF8BC 000CC7FC  EC 01 F8 28 */	fsubs f0, f1, f31
/* 800CF8C0 000CC800  D0 1D 00 04 */	stfs f0, 4(r29)
lbl_800CF8C4:
/* 800CF8C4 000CC804  BB 61 00 1C */	lmw r27, 0x1c(r1)
/* 800CF8C8 000CC808  80 01 00 54 */	lwz r0, 0x54(r1)
/* 800CF8CC 000CC80C  CB E1 00 48 */	lfd f31, 0x48(r1)
/* 800CF8D0 000CC810  CB C1 00 40 */	lfd f30, 0x40(r1)
/* 800CF8D4 000CC814  7C 08 03 A6 */	mtlr r0
/* 800CF8D8 000CC818  CB A1 00 38 */	lfd f29, 0x38(r1)
/* 800CF8DC 000CC81C  CB 81 00 30 */	lfd f28, 0x30(r1)
/* 800CF8E0 000CC820  38 21 00 50 */	addi r1, r1, 0x50
/* 800CF8E4 000CC824  4E 80 00 20 */	blr 

.global stop__9RumbleMgrFi
stop__9RumbleMgrFi:
/* 800CF8E8 000CC828  7C 08 02 A6 */	mflr r0
/* 800CF8EC 000CC82C  38 A0 00 00 */	li r5, 0
/* 800CF8F0 000CC830  90 01 00 04 */	stw r0, 4(r1)
/* 800CF8F4 000CC834  94 21 FF F8 */	stwu r1, -8(r1)
/* 800CF8F8 000CC838  88 03 00 09 */	lbz r0, 9(r3)
/* 800CF8FC 000CC83C  28 00 00 00 */	cmplwi r0, 0
/* 800CF900 000CC840  40 82 00 2C */	bne lbl_800CF92C
/* 800CF904 000CC844  88 03 00 08 */	lbz r0, 8(r3)
/* 800CF908 000CC848  28 00 00 00 */	cmplwi r0, 0
/* 800CF90C 000CC84C  41 82 00 20 */	beq lbl_800CF92C
/* 800CF910 000CC850  80 03 00 1C */	lwz r0, 0x1c(r3)
/* 800CF914 000CC854  28 00 00 00 */	cmplwi r0, 0
/* 800CF918 000CC858  41 82 00 14 */	beq lbl_800CF92C
/* 800CF91C 000CC85C  54 A0 10 3A */	slwi r0, r5, 2
/* 800CF920 000CC860  7C 63 02 14 */	add r3, r3, r0
/* 800CF924 000CC864  80 63 00 1C */	lwz r3, 0x1c(r3)
/* 800CF928 000CC868  48 00 09 65 */	bl stop__19RumbleControllerMgrFi
lbl_800CF92C:
/* 800CF92C 000CC86C  80 01 00 0C */	lwz r0, 0xc(r1)
/* 800CF930 000CC870  38 21 00 08 */	addi r1, r1, 8
/* 800CF934 000CC874  7C 08 03 A6 */	mtlr r0
/* 800CF938 000CC878  4E 80 00 20 */	blr 

.global stop__9RumbleMgrFv
stop__9RumbleMgrFv:
/* 800CF93C 000CC87C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800CF940 000CC880  38 80 00 00 */	li r4, 0
/* 800CF944 000CC884  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800CF948 000CC888  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800CF94C 000CC88C  3B C0 00 00 */	li r30, 0
/* 800CF950 000CC890  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
lbl_800CF954:
/* 800CF954 000CC894  38 04 00 1C */	addi r0, r4, 0x1c
/* 800CF958 000CC898  7D 83 00 2E */	lwzx r12, r3, r0
/* 800CF95C 000CC89C  28 0C 00 00 */	cmplwi r12, 0
/* 800CF960 000CC8A0  41 82 01 08 */	beq lbl_800CFA68
/* 800CF964 000CC8A4  38 00 00 08 */	li r0, 8
/* 800CF968 000CC8A8  39 60 00 00 */	li r11, 0
/* 800CF96C 000CC8AC  7C 09 03 A6 */	mtctr r0
/* 800CF970 000CC8B0  38 AB 00 00 */	addi r5, r11, 0
/* 800CF974 000CC8B4  39 0B 00 00 */	addi r8, r11, 0
/* 800CF978 000CC8B8  38 EB 00 00 */	addi r7, r11, 0
/* 800CF97C 000CC8BC  38 CB 00 00 */	addi r6, r11, 0
/* 800CF980 000CC8C0  38 0B 00 00 */	addi r0, r11, 0
/* 800CF984 000CC8C4  39 20 FF FF */	li r9, -1
lbl_800CF988:
/* 800CF988 000CC8C8  81 4C 00 04 */	lwz r10, 4(r12)
/* 800CF98C 000CC8CC  7F EA 2A 14 */	add r31, r10, r5
/* 800CF990 000CC8D0  81 5F 00 18 */	lwz r10, 0x18(r31)
/* 800CF994 000CC8D4  28 0A 00 00 */	cmplwi r10, 0
/* 800CF998 000CC8D8  41 82 00 20 */	beq lbl_800CF9B8
/* 800CF99C 000CC8DC  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800CF9A0 000CC8E0  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800CF9A4 000CC8E4  91 3F 00 08 */	stw r9, 8(r31)
/* 800CF9A8 000CC8E8  91 1F 00 0C */	stw r8, 0xc(r31)
/* 800CF9AC 000CC8EC  90 FF 00 10 */	stw r7, 0x10(r31)
/* 800CF9B0 000CC8F0  90 DF 00 14 */	stw r6, 0x14(r31)
/* 800CF9B4 000CC8F4  90 1F 00 18 */	stw r0, 0x18(r31)
lbl_800CF9B8:
/* 800CF9B8 000CC8F8  81 4C 00 04 */	lwz r10, 4(r12)
/* 800CF9BC 000CC8FC  38 A5 00 20 */	addi r5, r5, 0x20
/* 800CF9C0 000CC900  7F EA 2A 14 */	add r31, r10, r5
/* 800CF9C4 000CC904  81 5F 00 18 */	lwz r10, 0x18(r31)
/* 800CF9C8 000CC908  28 0A 00 00 */	cmplwi r10, 0
/* 800CF9CC 000CC90C  41 82 00 20 */	beq lbl_800CF9EC
/* 800CF9D0 000CC910  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800CF9D4 000CC914  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800CF9D8 000CC918  91 3F 00 08 */	stw r9, 8(r31)
/* 800CF9DC 000CC91C  91 1F 00 0C */	stw r8, 0xc(r31)
/* 800CF9E0 000CC920  90 FF 00 10 */	stw r7, 0x10(r31)
/* 800CF9E4 000CC924  90 DF 00 14 */	stw r6, 0x14(r31)
/* 800CF9E8 000CC928  90 1F 00 18 */	stw r0, 0x18(r31)
lbl_800CF9EC:
/* 800CF9EC 000CC92C  81 4C 00 04 */	lwz r10, 4(r12)
/* 800CF9F0 000CC930  38 A5 00 20 */	addi r5, r5, 0x20
/* 800CF9F4 000CC934  39 6B 00 01 */	addi r11, r11, 1
/* 800CF9F8 000CC938  7F EA 2A 14 */	add r31, r10, r5
/* 800CF9FC 000CC93C  81 5F 00 18 */	lwz r10, 0x18(r31)
/* 800CFA00 000CC940  28 0A 00 00 */	cmplwi r10, 0
/* 800CFA04 000CC944  41 82 00 20 */	beq lbl_800CFA24
/* 800CFA08 000CC948  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800CFA0C 000CC94C  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800CFA10 000CC950  91 3F 00 08 */	stw r9, 8(r31)
/* 800CFA14 000CC954  91 1F 00 0C */	stw r8, 0xc(r31)
/* 800CFA18 000CC958  90 FF 00 10 */	stw r7, 0x10(r31)
/* 800CFA1C 000CC95C  90 DF 00 14 */	stw r6, 0x14(r31)
/* 800CFA20 000CC960  90 1F 00 18 */	stw r0, 0x18(r31)
lbl_800CFA24:
/* 800CFA24 000CC964  81 4C 00 04 */	lwz r10, 4(r12)
/* 800CFA28 000CC968  38 A5 00 20 */	addi r5, r5, 0x20
/* 800CFA2C 000CC96C  39 6B 00 01 */	addi r11, r11, 1
/* 800CFA30 000CC970  7F EA 2A 14 */	add r31, r10, r5
/* 800CFA34 000CC974  81 5F 00 18 */	lwz r10, 0x18(r31)
/* 800CFA38 000CC978  28 0A 00 00 */	cmplwi r10, 0
/* 800CFA3C 000CC97C  41 82 00 20 */	beq lbl_800CFA5C
/* 800CFA40 000CC980  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800CFA44 000CC984  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800CFA48 000CC988  91 3F 00 08 */	stw r9, 8(r31)
/* 800CFA4C 000CC98C  91 1F 00 0C */	stw r8, 0xc(r31)
/* 800CFA50 000CC990  90 FF 00 10 */	stw r7, 0x10(r31)
/* 800CFA54 000CC994  90 DF 00 14 */	stw r6, 0x14(r31)
/* 800CFA58 000CC998  90 1F 00 18 */	stw r0, 0x18(r31)
lbl_800CFA5C:
/* 800CFA5C 000CC99C  39 6B 00 01 */	addi r11, r11, 1
/* 800CFA60 000CC9A0  38 A5 00 20 */	addi r5, r5, 0x20
/* 800CFA64 000CC9A4  42 00 FF 24 */	bdnz lbl_800CF988
lbl_800CFA68:
/* 800CFA68 000CC9A8  3B DE 00 01 */	addi r30, r30, 1
/* 800CFA6C 000CC9AC  2C 1E 00 04 */	cmpwi r30, 4
/* 800CFA70 000CC9B0  38 84 00 04 */	addi r4, r4, 4
/* 800CFA74 000CC9B4  41 80 FE E0 */	blt lbl_800CF954
/* 800CFA78 000CC9B8  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800CFA7C 000CC9BC  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800CFA80 000CC9C0  38 21 00 20 */	addi r1, r1, 0x20
/* 800CFA84 000CC9C4  4E 80 00 20 */	blr 

.global start__9RumbleMgrFiiP3Vec
start__9RumbleMgrFiiP3Vec:
/* 800CFA88 000CC9C8  7C 08 02 A6 */	mflr r0
/* 800CFA8C 000CC9CC  38 E0 00 00 */	li r7, 0
/* 800CFA90 000CC9D0  90 01 00 04 */	stw r0, 4(r1)
/* 800CFA94 000CC9D4  94 21 FF F8 */	stwu r1, -8(r1)
/* 800CFA98 000CC9D8  88 03 00 09 */	lbz r0, 9(r3)
/* 800CFA9C 000CC9DC  28 00 00 00 */	cmplwi r0, 0
/* 800CFAA0 000CC9E0  40 82 00 2C */	bne lbl_800CFACC
/* 800CFAA4 000CC9E4  88 03 00 08 */	lbz r0, 8(r3)
/* 800CFAA8 000CC9E8  28 00 00 00 */	cmplwi r0, 0
/* 800CFAAC 000CC9EC  41 82 00 20 */	beq lbl_800CFACC
/* 800CFAB0 000CC9F0  80 03 00 1C */	lwz r0, 0x1c(r3)
/* 800CFAB4 000CC9F4  28 00 00 00 */	cmplwi r0, 0
/* 800CFAB8 000CC9F8  41 82 00 14 */	beq lbl_800CFACC
/* 800CFABC 000CC9FC  54 E0 10 3A */	slwi r0, r7, 2
/* 800CFAC0 000CCA00  7C 63 02 14 */	add r3, r3, r0
/* 800CFAC4 000CCA04  80 63 00 1C */	lwz r3, 0x1c(r3)
/* 800CFAC8 000CCA08  48 00 09 01 */	bl start__19RumbleControllerMgrFiiP3Vec
lbl_800CFACC:
/* 800CFACC 000CCA0C  80 01 00 0C */	lwz r0, 0xc(r1)
/* 800CFAD0 000CCA10  38 21 00 08 */	addi r1, r1, 8
/* 800CFAD4 000CCA14  7C 08 03 A6 */	mtlr r0
/* 800CFAD8 000CCA18  4E 80 00 20 */	blr 

.global start__9RumbleMgrFiiPf
start__9RumbleMgrFiiPf:
/* 800CFADC 000CCA1C  7C 08 02 A6 */	mflr r0
/* 800CFAE0 000CCA20  38 E0 00 00 */	li r7, 0
/* 800CFAE4 000CCA24  90 01 00 04 */	stw r0, 4(r1)
/* 800CFAE8 000CCA28  94 21 FF F8 */	stwu r1, -8(r1)
/* 800CFAEC 000CCA2C  88 03 00 09 */	lbz r0, 9(r3)
/* 800CFAF0 000CCA30  28 00 00 00 */	cmplwi r0, 0
/* 800CFAF4 000CCA34  40 82 00 2C */	bne lbl_800CFB20
/* 800CFAF8 000CCA38  88 03 00 08 */	lbz r0, 8(r3)
/* 800CFAFC 000CCA3C  28 00 00 00 */	cmplwi r0, 0
/* 800CFB00 000CCA40  41 82 00 20 */	beq lbl_800CFB20
/* 800CFB04 000CCA44  80 03 00 1C */	lwz r0, 0x1c(r3)
/* 800CFB08 000CCA48  28 00 00 00 */	cmplwi r0, 0
/* 800CFB0C 000CCA4C  41 82 00 14 */	beq lbl_800CFB20
/* 800CFB10 000CCA50  54 E0 10 3A */	slwi r0, r7, 2
/* 800CFB14 000CCA54  7C 63 02 14 */	add r3, r3, r0
/* 800CFB18 000CCA58  80 63 00 1C */	lwz r3, 0x1c(r3)
/* 800CFB1C 000CCA5C  48 00 09 05 */	bl start__19RumbleControllerMgrFiiPf
lbl_800CFB20:
/* 800CFB20 000CCA60  80 01 00 0C */	lwz r0, 0xc(r1)
/* 800CFB24 000CCA64  38 21 00 08 */	addi r1, r1, 8
/* 800CFB28 000CCA68  7C 08 03 A6 */	mtlr r0
/* 800CFB2C 000CCA6C  4E 80 00 20 */	blr 

.global start__9RumbleMgrFiP3Vec
start__9RumbleMgrFiP3Vec:
/* 800CFB30 000CCA70  7C 08 02 A6 */	mflr r0
/* 800CFB34 000CCA74  38 C0 00 00 */	li r6, 0
/* 800CFB38 000CCA78  90 01 00 04 */	stw r0, 4(r1)
/* 800CFB3C 000CCA7C  94 21 FF F8 */	stwu r1, -8(r1)
/* 800CFB40 000CCA80  88 03 00 09 */	lbz r0, 9(r3)
/* 800CFB44 000CCA84  28 00 00 00 */	cmplwi r0, 0
/* 800CFB48 000CCA88  40 82 00 34 */	bne lbl_800CFB7C
/* 800CFB4C 000CCA8C  88 03 00 08 */	lbz r0, 8(r3)
/* 800CFB50 000CCA90  28 00 00 00 */	cmplwi r0, 0
/* 800CFB54 000CCA94  41 82 00 28 */	beq lbl_800CFB7C
/* 800CFB58 000CCA98  80 03 00 1C */	lwz r0, 0x1c(r3)
/* 800CFB5C 000CCA9C  28 00 00 00 */	cmplwi r0, 0
/* 800CFB60 000CCAA0  41 82 00 1C */	beq lbl_800CFB7C
/* 800CFB64 000CCAA4  54 C0 10 3A */	slwi r0, r6, 2
/* 800CFB68 000CCAA8  7C 63 02 14 */	add r3, r3, r0
/* 800CFB6C 000CCAAC  80 63 00 1C */	lwz r3, 0x1c(r3)
/* 800CFB70 000CCAB0  38 C5 00 00 */	addi r6, r5, 0
/* 800CFB74 000CCAB4  38 A0 00 01 */	li r5, 1
/* 800CFB78 000CCAB8  48 00 08 51 */	bl start__19RumbleControllerMgrFiiP3Vec
lbl_800CFB7C:
/* 800CFB7C 000CCABC  80 01 00 0C */	lwz r0, 0xc(r1)
/* 800CFB80 000CCAC0  38 21 00 08 */	addi r1, r1, 8
/* 800CFB84 000CCAC4  7C 08 03 A6 */	mtlr r0
/* 800CFB88 000CCAC8  4E 80 00 20 */	blr 

.global start__9RumbleMgrFiPf
start__9RumbleMgrFiPf:
/* 800CFB8C 000CCACC  7C 08 02 A6 */	mflr r0
/* 800CFB90 000CCAD0  38 C0 00 00 */	li r6, 0
/* 800CFB94 000CCAD4  90 01 00 04 */	stw r0, 4(r1)
/* 800CFB98 000CCAD8  94 21 FF F8 */	stwu r1, -8(r1)
/* 800CFB9C 000CCADC  88 03 00 09 */	lbz r0, 9(r3)
/* 800CFBA0 000CCAE0  28 00 00 00 */	cmplwi r0, 0
/* 800CFBA4 000CCAE4  40 82 00 34 */	bne lbl_800CFBD8
/* 800CFBA8 000CCAE8  88 03 00 08 */	lbz r0, 8(r3)
/* 800CFBAC 000CCAEC  28 00 00 00 */	cmplwi r0, 0
/* 800CFBB0 000CCAF0  41 82 00 28 */	beq lbl_800CFBD8
/* 800CFBB4 000CCAF4  80 03 00 1C */	lwz r0, 0x1c(r3)
/* 800CFBB8 000CCAF8  28 00 00 00 */	cmplwi r0, 0
/* 800CFBBC 000CCAFC  41 82 00 1C */	beq lbl_800CFBD8
/* 800CFBC0 000CCB00  54 C0 10 3A */	slwi r0, r6, 2
/* 800CFBC4 000CCB04  7C 63 02 14 */	add r3, r3, r0
/* 800CFBC8 000CCB08  80 63 00 1C */	lwz r3, 0x1c(r3)
/* 800CFBCC 000CCB0C  38 C5 00 00 */	addi r6, r5, 0
/* 800CFBD0 000CCB10  38 A0 00 01 */	li r5, 1
/* 800CFBD4 000CCB14  48 00 08 4D */	bl start__19RumbleControllerMgrFiiPf
lbl_800CFBD8:
/* 800CFBD8 000CCB18  80 01 00 0C */	lwz r0, 0xc(r1)
/* 800CFBDC 000CCB1C  38 21 00 08 */	addi r1, r1, 8
/* 800CFBE0 000CCB20  7C 08 03 A6 */	mtlr r0
/* 800CFBE4 000CCB24  4E 80 00 20 */	blr 

.global reset__9RumbleMgrFv
reset__9RumbleMgrFv:
/* 800CFBE8 000CCB28  7C 08 02 A6 */	mflr r0
/* 800CFBEC 000CCB2C  90 01 00 04 */	stw r0, 4(r1)
/* 800CFBF0 000CCB30  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 800CFBF4 000CCB34  DB E1 00 38 */	stfd f31, 0x38(r1)
/* 800CFBF8 000CCB38  BF 41 00 20 */	stmw r26, 0x20(r1)
/* 800CFBFC 000CCB3C  3B C3 00 00 */	addi r30, r3, 0
/* 800CFC00 000CCB40  3B E0 00 00 */	li r31, 0
/* 800CFC04 000CCB44  3B A0 00 00 */	li r29, 0
/* 800CFC08 000CCB48  C3 E2 8E 94 */	lfs f31, $$21790-_SDA2_BASE_(r2)
/* 800CFC0C 000CCB4C  D3 E3 00 00 */	stfs f31, 0(r3)
/* 800CFC10 000CCB50  D3 E3 00 04 */	stfs f31, 4(r3)
lbl_800CFC14:
/* 800CFC14 000CCB54  7D 1E EA 14 */	add r8, r30, r29
/* 800CFC18 000CCB58  80 E8 00 1C */	lwz r7, 0x1c(r8)
/* 800CFC1C 000CCB5C  28 07 00 00 */	cmplwi r7, 0
/* 800CFC20 000CCB60  41 82 01 8C */	beq lbl_800CFDAC
/* 800CFC24 000CCB64  38 00 00 04 */	li r0, 4
/* 800CFC28 000CCB68  D3 E7 00 00 */	stfs f31, 0(r7)
/* 800CFC2C 000CCB6C  7C 09 03 A6 */	mtctr r0
/* 800CFC30 000CCB70  38 A0 00 00 */	li r5, 0
lbl_800CFC34:
/* 800CFC34 000CCB74  80 07 00 04 */	lwz r0, 4(r7)
/* 800CFC38 000CCB78  38 80 FF FF */	li r4, -1
/* 800CFC3C 000CCB7C  38 60 00 00 */	li r3, 0
/* 800CFC40 000CCB80  7C C0 2A 14 */	add r6, r0, r5
/* 800CFC44 000CCB84  D3 E6 00 00 */	stfs f31, 0(r6)
/* 800CFC48 000CCB88  3B 45 00 20 */	addi r26, r5, 0x20
/* 800CFC4C 000CCB8C  3B 65 00 40 */	addi r27, r5, 0x40
/* 800CFC50 000CCB90  D3 E6 00 04 */	stfs f31, 4(r6)
/* 800CFC54 000CCB94  3B 85 00 60 */	addi r28, r5, 0x60
/* 800CFC58 000CCB98  39 85 00 80 */	addi r12, r5, 0x80
/* 800CFC5C 000CCB9C  90 86 00 08 */	stw r4, 8(r6)
/* 800CFC60 000CCBA0  39 65 00 A0 */	addi r11, r5, 0xa0
/* 800CFC64 000CCBA4  39 45 00 C0 */	addi r10, r5, 0xc0
/* 800CFC68 000CCBA8  90 66 00 0C */	stw r3, 0xc(r6)
/* 800CFC6C 000CCBAC  39 25 00 E0 */	addi r9, r5, 0xe0
/* 800CFC70 000CCBB0  38 A5 01 00 */	addi r5, r5, 0x100
/* 800CFC74 000CCBB4  90 66 00 10 */	stw r3, 0x10(r6)
/* 800CFC78 000CCBB8  90 66 00 14 */	stw r3, 0x14(r6)
/* 800CFC7C 000CCBBC  90 66 00 18 */	stw r3, 0x18(r6)
/* 800CFC80 000CCBC0  80 07 00 04 */	lwz r0, 4(r7)
/* 800CFC84 000CCBC4  7F 40 D2 14 */	add r26, r0, r26
/* 800CFC88 000CCBC8  D3 FA 00 00 */	stfs f31, 0(r26)
/* 800CFC8C 000CCBCC  D3 FA 00 04 */	stfs f31, 4(r26)
/* 800CFC90 000CCBD0  90 9A 00 08 */	stw r4, 8(r26)
/* 800CFC94 000CCBD4  90 7A 00 0C */	stw r3, 0xc(r26)
/* 800CFC98 000CCBD8  90 7A 00 10 */	stw r3, 0x10(r26)
/* 800CFC9C 000CCBDC  90 7A 00 14 */	stw r3, 0x14(r26)
/* 800CFCA0 000CCBE0  90 7A 00 18 */	stw r3, 0x18(r26)
/* 800CFCA4 000CCBE4  80 07 00 04 */	lwz r0, 4(r7)
/* 800CFCA8 000CCBE8  7F 60 DA 14 */	add r27, r0, r27
/* 800CFCAC 000CCBEC  D3 FB 00 00 */	stfs f31, 0(r27)
/* 800CFCB0 000CCBF0  D3 FB 00 04 */	stfs f31, 4(r27)
/* 800CFCB4 000CCBF4  90 9B 00 08 */	stw r4, 8(r27)
/* 800CFCB8 000CCBF8  90 7B 00 0C */	stw r3, 0xc(r27)
/* 800CFCBC 000CCBFC  90 7B 00 10 */	stw r3, 0x10(r27)
/* 800CFCC0 000CCC00  90 7B 00 14 */	stw r3, 0x14(r27)
/* 800CFCC4 000CCC04  90 7B 00 18 */	stw r3, 0x18(r27)
/* 800CFCC8 000CCC08  80 07 00 04 */	lwz r0, 4(r7)
/* 800CFCCC 000CCC0C  7F 80 E2 14 */	add r28, r0, r28
/* 800CFCD0 000CCC10  D3 FC 00 00 */	stfs f31, 0(r28)
/* 800CFCD4 000CCC14  D3 FC 00 04 */	stfs f31, 4(r28)
/* 800CFCD8 000CCC18  90 9C 00 08 */	stw r4, 8(r28)
/* 800CFCDC 000CCC1C  90 7C 00 0C */	stw r3, 0xc(r28)
/* 800CFCE0 000CCC20  90 7C 00 10 */	stw r3, 0x10(r28)
/* 800CFCE4 000CCC24  90 7C 00 14 */	stw r3, 0x14(r28)
/* 800CFCE8 000CCC28  90 7C 00 18 */	stw r3, 0x18(r28)
/* 800CFCEC 000CCC2C  80 07 00 04 */	lwz r0, 4(r7)
/* 800CFCF0 000CCC30  7D 80 62 14 */	add r12, r0, r12
/* 800CFCF4 000CCC34  D3 EC 00 00 */	stfs f31, 0(r12)
/* 800CFCF8 000CCC38  D3 EC 00 04 */	stfs f31, 4(r12)
/* 800CFCFC 000CCC3C  90 8C 00 08 */	stw r4, 8(r12)
/* 800CFD00 000CCC40  90 6C 00 0C */	stw r3, 0xc(r12)
/* 800CFD04 000CCC44  90 6C 00 10 */	stw r3, 0x10(r12)
/* 800CFD08 000CCC48  90 6C 00 14 */	stw r3, 0x14(r12)
/* 800CFD0C 000CCC4C  90 6C 00 18 */	stw r3, 0x18(r12)
/* 800CFD10 000CCC50  80 07 00 04 */	lwz r0, 4(r7)
/* 800CFD14 000CCC54  7D 60 5A 14 */	add r11, r0, r11
/* 800CFD18 000CCC58  D3 EB 00 00 */	stfs f31, 0(r11)
/* 800CFD1C 000CCC5C  D3 EB 00 04 */	stfs f31, 4(r11)
/* 800CFD20 000CCC60  90 8B 00 08 */	stw r4, 8(r11)
/* 800CFD24 000CCC64  90 6B 00 0C */	stw r3, 0xc(r11)
/* 800CFD28 000CCC68  90 6B 00 10 */	stw r3, 0x10(r11)
/* 800CFD2C 000CCC6C  90 6B 00 14 */	stw r3, 0x14(r11)
/* 800CFD30 000CCC70  90 6B 00 18 */	stw r3, 0x18(r11)
/* 800CFD34 000CCC74  80 07 00 04 */	lwz r0, 4(r7)
/* 800CFD38 000CCC78  7D 40 52 14 */	add r10, r0, r10
/* 800CFD3C 000CCC7C  D3 EA 00 00 */	stfs f31, 0(r10)
/* 800CFD40 000CCC80  D3 EA 00 04 */	stfs f31, 4(r10)
/* 800CFD44 000CCC84  90 8A 00 08 */	stw r4, 8(r10)
/* 800CFD48 000CCC88  90 6A 00 0C */	stw r3, 0xc(r10)
/* 800CFD4C 000CCC8C  90 6A 00 10 */	stw r3, 0x10(r10)
/* 800CFD50 000CCC90  90 6A 00 14 */	stw r3, 0x14(r10)
/* 800CFD54 000CCC94  90 6A 00 18 */	stw r3, 0x18(r10)
/* 800CFD58 000CCC98  80 07 00 04 */	lwz r0, 4(r7)
/* 800CFD5C 000CCC9C  7D 20 4A 14 */	add r9, r0, r9
/* 800CFD60 000CCCA0  D3 E9 00 00 */	stfs f31, 0(r9)
/* 800CFD64 000CCCA4  D3 E9 00 04 */	stfs f31, 4(r9)
/* 800CFD68 000CCCA8  90 89 00 08 */	stw r4, 8(r9)
/* 800CFD6C 000CCCAC  90 69 00 0C */	stw r3, 0xc(r9)
/* 800CFD70 000CCCB0  90 69 00 10 */	stw r3, 0x10(r9)
/* 800CFD74 000CCCB4  90 69 00 14 */	stw r3, 0x14(r9)
/* 800CFD78 000CCCB8  90 69 00 18 */	stw r3, 0x18(r9)
/* 800CFD7C 000CCCBC  42 00 FE B8 */	bdnz lbl_800CFC34
/* 800CFD80 000CCCC0  90 67 00 0C */	stw r3, 0xc(r7)
/* 800CFD84 000CCCC4  3B 88 00 0C */	addi r28, r8, 0xc
/* 800CFD88 000CCCC8  38 80 00 02 */	li r4, 2
/* 800CFD8C 000CCCCC  B0 67 00 10 */	sth r3, 0x10(r7)
/* 800CFD90 000CCCD0  98 67 00 12 */	stb r3, 0x12(r7)
/* 800CFD94 000CCCD4  80 68 00 0C */	lwz r3, 0xc(r8)
/* 800CFD98 000CCCD8  80 63 00 08 */	lwz r3, 8(r3)
/* 800CFD9C 000CCCDC  4B FC C5 31 */	bl PADControlMotor
/* 800CFDA0 000CCCE0  80 7C 00 00 */	lwz r3, 0(r28)
/* 800CFDA4 000CCCE4  D3 E3 00 00 */	stfs f31, 0(r3)
/* 800CFDA8 000CCCE8  D3 E3 00 04 */	stfs f31, 4(r3)
lbl_800CFDAC:
/* 800CFDAC 000CCCEC  3B FF 00 01 */	addi r31, r31, 1
/* 800CFDB0 000CCCF0  2C 1F 00 04 */	cmpwi r31, 4
/* 800CFDB4 000CCCF4  3B BD 00 04 */	addi r29, r29, 4
/* 800CFDB8 000CCCF8  41 80 FE 5C */	blt lbl_800CFC14
/* 800CFDBC 000CCCFC  38 00 00 00 */	li r0, 0
/* 800CFDC0 000CCD00  98 1E 00 09 */	stb r0, 9(r30)
/* 800CFDC4 000CCD04  BB 41 00 20 */	lmw r26, 0x20(r1)
/* 800CFDC8 000CCD08  80 01 00 44 */	lwz r0, 0x44(r1)
/* 800CFDCC 000CCD0C  CB E1 00 38 */	lfd f31, 0x38(r1)
/* 800CFDD0 000CCD10  38 21 00 40 */	addi r1, r1, 0x40
/* 800CFDD4 000CCD14  7C 08 03 A6 */	mtlr r0
/* 800CFDD8 000CCD18  4E 80 00 20 */	blr 

.global init__9RumbleMgrFv
init__9RumbleMgrFv:
/* 800CFDDC 000CCD1C  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 800CFDE0 000CCD20  38 80 00 00 */	li r4, 0
/* 800CFDE4 000CCD24  38 A0 00 00 */	li r5, 0
/* 800CFDE8 000CCD28  BF 21 00 24 */	stmw r25, 0x24(r1)
/* 800CFDEC 000CCD2C  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800CFDF0 000CCD30  D0 03 00 00 */	stfs f0, 0(r3)
/* 800CFDF4 000CCD34  D0 03 00 04 */	stfs f0, 4(r3)
lbl_800CFDF8:
/* 800CFDF8 000CCD38  7D 83 2A 14 */	add r12, r3, r5
/* 800CFDFC 000CCD3C  81 6C 00 1C */	lwz r11, 0x1c(r12)
/* 800CFE00 000CCD40  28 0B 00 00 */	cmplwi r11, 0
/* 800CFE04 000CCD44  41 82 01 AC */	beq lbl_800CFFB0
/* 800CFE08 000CCD48  38 00 00 04 */	li r0, 4
/* 800CFE0C 000CCD4C  D0 0B 00 00 */	stfs f0, 0(r11)
/* 800CFE10 000CCD50  7C 09 03 A6 */	mtctr r0
/* 800CFE14 000CCD54  39 00 00 00 */	li r8, 0
lbl_800CFE18:
/* 800CFE18 000CCD58  80 0B 00 04 */	lwz r0, 4(r11)
/* 800CFE1C 000CCD5C  38 E0 FF FF */	li r7, -1
/* 800CFE20 000CCD60  81 4B 00 08 */	lwz r10, 8(r11)
/* 800CFE24 000CCD64  38 C0 00 00 */	li r6, 0
/* 800CFE28 000CCD68  7D 20 42 14 */	add r9, r0, r8
/* 800CFE2C 000CCD6C  D0 09 00 00 */	stfs f0, 0(r9)
/* 800CFE30 000CCD70  3B 28 00 20 */	addi r25, r8, 0x20
/* 800CFE34 000CCD74  3B 48 00 40 */	addi r26, r8, 0x40
/* 800CFE38 000CCD78  D0 09 00 04 */	stfs f0, 4(r9)
/* 800CFE3C 000CCD7C  3B 68 00 60 */	addi r27, r8, 0x60
/* 800CFE40 000CCD80  3B 88 00 80 */	addi r28, r8, 0x80
/* 800CFE44 000CCD84  90 E9 00 08 */	stw r7, 8(r9)
/* 800CFE48 000CCD88  3B A8 00 A0 */	addi r29, r8, 0xa0
/* 800CFE4C 000CCD8C  3B C8 00 C0 */	addi r30, r8, 0xc0
/* 800CFE50 000CCD90  90 C9 00 0C */	stw r6, 0xc(r9)
/* 800CFE54 000CCD94  3B E8 00 E0 */	addi r31, r8, 0xe0
/* 800CFE58 000CCD98  39 08 01 00 */	addi r8, r8, 0x100
/* 800CFE5C 000CCD9C  90 C9 00 10 */	stw r6, 0x10(r9)
/* 800CFE60 000CCDA0  90 C9 00 14 */	stw r6, 0x14(r9)
/* 800CFE64 000CCDA4  90 C9 00 18 */	stw r6, 0x18(r9)
/* 800CFE68 000CCDA8  91 49 00 1C */	stw r10, 0x1c(r9)
/* 800CFE6C 000CCDAC  80 0B 00 04 */	lwz r0, 4(r11)
/* 800CFE70 000CCDB0  81 2B 00 08 */	lwz r9, 8(r11)
/* 800CFE74 000CCDB4  7F 20 CA 14 */	add r25, r0, r25
/* 800CFE78 000CCDB8  D0 19 00 00 */	stfs f0, 0(r25)
/* 800CFE7C 000CCDBC  D0 19 00 04 */	stfs f0, 4(r25)
/* 800CFE80 000CCDC0  90 F9 00 08 */	stw r7, 8(r25)
/* 800CFE84 000CCDC4  90 D9 00 0C */	stw r6, 0xc(r25)
/* 800CFE88 000CCDC8  90 D9 00 10 */	stw r6, 0x10(r25)
/* 800CFE8C 000CCDCC  90 D9 00 14 */	stw r6, 0x14(r25)
/* 800CFE90 000CCDD0  90 D9 00 18 */	stw r6, 0x18(r25)
/* 800CFE94 000CCDD4  91 39 00 1C */	stw r9, 0x1c(r25)
/* 800CFE98 000CCDD8  80 0B 00 04 */	lwz r0, 4(r11)
/* 800CFE9C 000CCDDC  81 2B 00 08 */	lwz r9, 8(r11)
/* 800CFEA0 000CCDE0  7F 40 D2 14 */	add r26, r0, r26
/* 800CFEA4 000CCDE4  D0 1A 00 00 */	stfs f0, 0(r26)
/* 800CFEA8 000CCDE8  D0 1A 00 04 */	stfs f0, 4(r26)
/* 800CFEAC 000CCDEC  90 FA 00 08 */	stw r7, 8(r26)
/* 800CFEB0 000CCDF0  90 DA 00 0C */	stw r6, 0xc(r26)
/* 800CFEB4 000CCDF4  90 DA 00 10 */	stw r6, 0x10(r26)
/* 800CFEB8 000CCDF8  90 DA 00 14 */	stw r6, 0x14(r26)
/* 800CFEBC 000CCDFC  90 DA 00 18 */	stw r6, 0x18(r26)
/* 800CFEC0 000CCE00  91 3A 00 1C */	stw r9, 0x1c(r26)
/* 800CFEC4 000CCE04  80 0B 00 04 */	lwz r0, 4(r11)
/* 800CFEC8 000CCE08  81 2B 00 08 */	lwz r9, 8(r11)
/* 800CFECC 000CCE0C  7F 60 DA 14 */	add r27, r0, r27
/* 800CFED0 000CCE10  D0 1B 00 00 */	stfs f0, 0(r27)
/* 800CFED4 000CCE14  D0 1B 00 04 */	stfs f0, 4(r27)
/* 800CFED8 000CCE18  90 FB 00 08 */	stw r7, 8(r27)
/* 800CFEDC 000CCE1C  90 DB 00 0C */	stw r6, 0xc(r27)
/* 800CFEE0 000CCE20  90 DB 00 10 */	stw r6, 0x10(r27)
/* 800CFEE4 000CCE24  90 DB 00 14 */	stw r6, 0x14(r27)
/* 800CFEE8 000CCE28  90 DB 00 18 */	stw r6, 0x18(r27)
/* 800CFEEC 000CCE2C  91 3B 00 1C */	stw r9, 0x1c(r27)
/* 800CFEF0 000CCE30  80 0B 00 04 */	lwz r0, 4(r11)
/* 800CFEF4 000CCE34  81 2B 00 08 */	lwz r9, 8(r11)
/* 800CFEF8 000CCE38  7F 80 E2 14 */	add r28, r0, r28
/* 800CFEFC 000CCE3C  D0 1C 00 00 */	stfs f0, 0(r28)
/* 800CFF00 000CCE40  D0 1C 00 04 */	stfs f0, 4(r28)
/* 800CFF04 000CCE44  90 FC 00 08 */	stw r7, 8(r28)
/* 800CFF08 000CCE48  90 DC 00 0C */	stw r6, 0xc(r28)
/* 800CFF0C 000CCE4C  90 DC 00 10 */	stw r6, 0x10(r28)
/* 800CFF10 000CCE50  90 DC 00 14 */	stw r6, 0x14(r28)
/* 800CFF14 000CCE54  90 DC 00 18 */	stw r6, 0x18(r28)
/* 800CFF18 000CCE58  91 3C 00 1C */	stw r9, 0x1c(r28)
/* 800CFF1C 000CCE5C  80 0B 00 04 */	lwz r0, 4(r11)
/* 800CFF20 000CCE60  81 2B 00 08 */	lwz r9, 8(r11)
/* 800CFF24 000CCE64  7F A0 EA 14 */	add r29, r0, r29
/* 800CFF28 000CCE68  D0 1D 00 00 */	stfs f0, 0(r29)
/* 800CFF2C 000CCE6C  D0 1D 00 04 */	stfs f0, 4(r29)
/* 800CFF30 000CCE70  90 FD 00 08 */	stw r7, 8(r29)
/* 800CFF34 000CCE74  90 DD 00 0C */	stw r6, 0xc(r29)
/* 800CFF38 000CCE78  90 DD 00 10 */	stw r6, 0x10(r29)
/* 800CFF3C 000CCE7C  90 DD 00 14 */	stw r6, 0x14(r29)
/* 800CFF40 000CCE80  90 DD 00 18 */	stw r6, 0x18(r29)
/* 800CFF44 000CCE84  91 3D 00 1C */	stw r9, 0x1c(r29)
/* 800CFF48 000CCE88  80 0B 00 04 */	lwz r0, 4(r11)
/* 800CFF4C 000CCE8C  81 2B 00 08 */	lwz r9, 8(r11)
/* 800CFF50 000CCE90  7F C0 F2 14 */	add r30, r0, r30
/* 800CFF54 000CCE94  D0 1E 00 00 */	stfs f0, 0(r30)
/* 800CFF58 000CCE98  D0 1E 00 04 */	stfs f0, 4(r30)
/* 800CFF5C 000CCE9C  90 FE 00 08 */	stw r7, 8(r30)
/* 800CFF60 000CCEA0  90 DE 00 0C */	stw r6, 0xc(r30)
/* 800CFF64 000CCEA4  90 DE 00 10 */	stw r6, 0x10(r30)
/* 800CFF68 000CCEA8  90 DE 00 14 */	stw r6, 0x14(r30)
/* 800CFF6C 000CCEAC  90 DE 00 18 */	stw r6, 0x18(r30)
/* 800CFF70 000CCEB0  91 3E 00 1C */	stw r9, 0x1c(r30)
/* 800CFF74 000CCEB4  80 0B 00 04 */	lwz r0, 4(r11)
/* 800CFF78 000CCEB8  81 2B 00 08 */	lwz r9, 8(r11)
/* 800CFF7C 000CCEBC  7F E0 FA 14 */	add r31, r0, r31
/* 800CFF80 000CCEC0  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800CFF84 000CCEC4  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800CFF88 000CCEC8  90 FF 00 08 */	stw r7, 8(r31)
/* 800CFF8C 000CCECC  90 DF 00 0C */	stw r6, 0xc(r31)
/* 800CFF90 000CCED0  90 DF 00 10 */	stw r6, 0x10(r31)
/* 800CFF94 000CCED4  90 DF 00 14 */	stw r6, 0x14(r31)
/* 800CFF98 000CCED8  90 DF 00 18 */	stw r6, 0x18(r31)
/* 800CFF9C 000CCEDC  91 3F 00 1C */	stw r9, 0x1c(r31)
/* 800CFFA0 000CCEE0  42 00 FE 78 */	bdnz lbl_800CFE18
/* 800CFFA4 000CCEE4  80 CC 00 0C */	lwz r6, 0xc(r12)
/* 800CFFA8 000CCEE8  D0 06 00 00 */	stfs f0, 0(r6)
/* 800CFFAC 000CCEEC  D0 06 00 04 */	stfs f0, 4(r6)
lbl_800CFFB0:
/* 800CFFB0 000CCEF0  38 84 00 01 */	addi r4, r4, 1
/* 800CFFB4 000CCEF4  2C 04 00 04 */	cmpwi r4, 4
/* 800CFFB8 000CCEF8  38 A5 00 04 */	addi r5, r5, 4
/* 800CFFBC 000CCEFC  41 80 FE 3C */	blt lbl_800CFDF8
/* 800CFFC0 000CCF00  3C A0 80 3B */	lis r5, channelDataTbl@ha
/* 800CFFC4 000CCF04  80 83 00 2C */	lwz r4, 0x2c(r3)
/* 800CFFC8 000CCF08  38 05 32 48 */	addi r0, r5, channelDataTbl@l
/* 800CFFCC 000CCF0C  90 04 00 00 */	stw r0, 0(r4)
/* 800CFFD0 000CCF10  38 80 00 01 */	li r4, 1
/* 800CFFD4 000CCF14  38 00 00 00 */	li r0, 0
/* 800CFFD8 000CCF18  98 83 00 08 */	stb r4, 8(r3)
/* 800CFFDC 000CCF1C  98 03 00 09 */	stb r0, 9(r3)
/* 800CFFE0 000CCF20  98 83 00 0A */	stb r4, 0xa(r3)
/* 800CFFE4 000CCF24  BB 21 00 24 */	lmw r25, 0x24(r1)
/* 800CFFE8 000CCF28  38 21 00 40 */	addi r1, r1, 0x40
/* 800CFFEC 000CCF2C  4E 80 00 20 */	blr 

.global __ct__9RumbleMgrFbbbb
__ct__9RumbleMgrFbbbb:
/* 800CFFF0 000CCF30  7C 08 02 A6 */	mflr r0
/* 800CFFF4 000CCF34  90 01 00 04 */	stw r0, 4(r1)
/* 800CFFF8 000CCF38  94 21 FF B8 */	stwu r1, -0x48(r1)
/* 800CFFFC 000CCF3C  DB E1 00 40 */	stfd f31, 0x40(r1)
/* 800D0000 000CCF40  DB C1 00 38 */	stfd f30, 0x38(r1)
/* 800D0004 000CCF44  BF 01 00 18 */	stmw r24, 0x18(r1)
/* 800D0008 000CCF48  3B E3 00 00 */	addi r31, r3, 0
/* 800D000C 000CCF4C  3C 60 80 0D */	lis r3, __ct__16RumbleChannelMgrFv@ha
/* 800D0010 000CCF50  3B 83 08 E8 */	addi r28, r3, __ct__16RumbleChannelMgrFv@l
/* 800D0014 000CCF54  3B C1 00 10 */	addi r30, r1, 0x10
/* 800D0018 000CCF58  3B 20 00 00 */	li r25, 0
/* 800D001C 000CCF5C  3B A0 00 00 */	li r29, 0
/* 800D0020 000CCF60  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800D0024 000CCF64  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800D0028 000CCF68  FF C0 00 90 */	fmr f30, f0
/* 800D002C 000CCF6C  FF E0 00 90 */	fmr f31, f0
/* 800D0030 000CCF70  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800D0034 000CCF74  98 81 00 10 */	stb r4, 0x10(r1)
/* 800D0038 000CCF78  98 A1 00 11 */	stb r5, 0x11(r1)
/* 800D003C 000CCF7C  98 C1 00 12 */	stb r6, 0x12(r1)
/* 800D0040 000CCF80  98 E1 00 13 */	stb r7, 0x13(r1)
lbl_800D0044:
/* 800D0044 000CCF84  7C 7F EA 14 */	add r3, r31, r29
/* 800D0048 000CCF88  3B 63 00 1C */	addi r27, r3, 0x1c
/* 800D004C 000CCF8C  38 00 00 00 */	li r0, 0
/* 800D0050 000CCF90  90 03 00 1C */	stw r0, 0x1c(r3)
/* 800D0054 000CCF94  3B 43 00 0C */	addi r26, r3, 0xc
/* 800D0058 000CCF98  90 03 00 0C */	stw r0, 0xc(r3)
/* 800D005C 000CCF9C  88 1E 00 00 */	lbz r0, 0(r30)
/* 800D0060 000CCFA0  28 00 00 00 */	cmplwi r0, 0
/* 800D0064 000CCFA4  41 82 00 5C */	beq lbl_800D00C0
/* 800D0068 000CCFA8  38 60 00 14 */	li r3, 0x14
/* 800D006C 000CCFAC  4B F3 C8 45 */	bl __nw__FUl
/* 800D0070 000CCFB0  7C 78 1B 79 */	or. r24, r3, r3
/* 800D0074 000CCFB4  41 82 00 28 */	beq lbl_800D009C
/* 800D0078 000CCFB8  D3 D8 00 00 */	stfs f30, 0(r24)
/* 800D007C 000CCFBC  38 60 04 08 */	li r3, 0x408
/* 800D0080 000CCFC0  4B F3 C9 31 */	bl __nwa__FUl
/* 800D0084 000CCFC4  38 9C 00 00 */	addi r4, r28, 0
/* 800D0088 000CCFC8  38 A0 00 00 */	li r5, 0
/* 800D008C 000CCFCC  38 C0 00 20 */	li r6, 0x20
/* 800D0090 000CCFD0  38 E0 00 20 */	li r7, 0x20
/* 800D0094 000CCFD4  4B FB 29 59 */	bl __construct_new_array
/* 800D0098 000CCFD8  90 78 00 04 */	stw r3, 4(r24)
lbl_800D009C:
/* 800D009C 000CCFDC  93 1B 00 00 */	stw r24, 0(r27)
/* 800D00A0 000CCFE0  38 60 00 0C */	li r3, 0xc
/* 800D00A4 000CCFE4  4B F3 C8 0D */	bl __nw__FUl
/* 800D00A8 000CCFE8  28 03 00 00 */	cmplwi r3, 0
/* 800D00AC 000CCFEC  41 82 00 10 */	beq lbl_800D00BC
/* 800D00B0 000CCFF0  D3 E3 00 00 */	stfs f31, 0(r3)
/* 800D00B4 000CCFF4  D3 E3 00 04 */	stfs f31, 4(r3)
/* 800D00B8 000CCFF8  93 23 00 08 */	stw r25, 8(r3)
lbl_800D00BC:
/* 800D00BC 000CCFFC  90 7A 00 00 */	stw r3, 0(r26)
lbl_800D00C0:
/* 800D00C0 000CD000  3B 39 00 01 */	addi r25, r25, 1
/* 800D00C4 000CD004  2C 19 00 04 */	cmpwi r25, 4
/* 800D00C8 000CD008  3B DE 00 01 */	addi r30, r30, 1
/* 800D00CC 000CD00C  3B BD 00 04 */	addi r29, r29, 4
/* 800D00D0 000CD010  41 80 FF 74 */	blt lbl_800D0044
/* 800D00D4 000CD014  3B A0 00 00 */	li r29, 0
/* 800D00D8 000CD018  93 BF 00 2C */	stw r29, 0x2c(r31)
/* 800D00DC 000CD01C  38 60 00 04 */	li r3, 4
/* 800D00E0 000CD020  4B F3 C7 D1 */	bl __nw__FUl
/* 800D00E4 000CD024  28 03 00 00 */	cmplwi r3, 0
/* 800D00E8 000CD028  41 82 00 08 */	beq lbl_800D00F0
/* 800D00EC 000CD02C  93 A3 00 00 */	stw r29, 0(r3)
lbl_800D00F0:
/* 800D00F0 000CD030  90 7F 00 2C */	stw r3, 0x2c(r31)
/* 800D00F4 000CD034  38 80 00 01 */	li r4, 1
/* 800D00F8 000CD038  38 00 00 00 */	li r0, 0
/* 800D00FC 000CD03C  98 9F 00 08 */	stb r4, 8(r31)
/* 800D0100 000CD040  7F E3 FB 78 */	mr r3, r31
/* 800D0104 000CD044  98 1F 00 09 */	stb r0, 9(r31)
/* 800D0108 000CD048  98 9F 00 0A */	stb r4, 0xa(r31)
/* 800D010C 000CD04C  80 01 00 4C */	lwz r0, 0x4c(r1)
/* 800D0110 000CD050  CB E1 00 40 */	lfd f31, 0x40(r1)
/* 800D0114 000CD054  CB C1 00 38 */	lfd f30, 0x38(r1)
/* 800D0118 000CD058  BB 01 00 18 */	lmw r24, 0x18(r1)
/* 800D011C 000CD05C  38 21 00 48 */	addi r1, r1, 0x48
/* 800D0120 000CD060  7C 08 03 A6 */	mtlr r0
/* 800D0124 000CD064  4E 80 00 20 */	blr 

.global update__19RumbleControllerMgrFv
update__19RumbleControllerMgrFv:
/* 800D0128 000CD068  7C 08 02 A6 */	mflr r0
/* 800D012C 000CD06C  90 01 00 04 */	stw r0, 4(r1)
/* 800D0130 000CD070  94 21 FF D8 */	stwu r1, -0x28(r1)
/* 800D0134 000CD074  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 800D0138 000CD078  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800D013C 000CD07C  3B E0 00 00 */	li r31, 0
/* 800D0140 000CD080  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800D0144 000CD084  3B C0 00 00 */	li r30, 0
/* 800D0148 000CD088  93 A1 00 14 */	stw r29, 0x14(r1)
/* 800D014C 000CD08C  3B A3 00 00 */	addi r29, r3, 0
/* 800D0150 000CD090  C3 E2 8E 94 */	lfs f31, $$21790-_SDA2_BASE_(r2)
lbl_800D0154:
/* 800D0154 000CD094  80 1D 00 04 */	lwz r0, 4(r29)
/* 800D0158 000CD098  7C 60 FA 14 */	add r3, r0, r31
/* 800D015C 000CD09C  80 03 00 18 */	lwz r0, 0x18(r3)
/* 800D0160 000CD0A0  28 00 00 00 */	cmplwi r0, 0
/* 800D0164 000CD0A4  41 82 00 1C */	beq lbl_800D0180
/* 800D0168 000CD0A8  48 00 04 99 */	bl update__16RumbleChannelMgrFv
/* 800D016C 000CD0AC  D0 3D 00 00 */	stfs f1, 0(r29)
/* 800D0170 000CD0B0  C0 1D 00 00 */	lfs f0, 0(r29)
/* 800D0174 000CD0B4  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 800D0178 000CD0B8  40 81 00 08 */	ble lbl_800D0180
/* 800D017C 000CD0BC  FF E0 00 90 */	fmr f31, f0
lbl_800D0180:
/* 800D0180 000CD0C0  3B DE 00 01 */	addi r30, r30, 1
/* 800D0184 000CD0C4  2C 1E 00 20 */	cmpwi r30, 0x20
/* 800D0188 000CD0C8  3B FF 00 20 */	addi r31, r31, 0x20
/* 800D018C 000CD0CC  41 80 FF C8 */	blt lbl_800D0154
/* 800D0190 000CD0D0  D3 FD 00 00 */	stfs f31, 0(r29)
/* 800D0194 000CD0D4  C0 3D 00 00 */	lfs f1, 0(r29)
/* 800D0198 000CD0D8  C0 02 8E 98 */	lfs f0, $$21841-_SDA2_BASE_(r2)
/* 800D019C 000CD0DC  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800D01A0 000CD0E0  40 81 00 0C */	ble lbl_800D01AC
/* 800D01A4 000CD0E4  D0 1D 00 00 */	stfs f0, 0(r29)
/* 800D01A8 000CD0E8  48 00 00 14 */	b lbl_800D01BC
lbl_800D01AC:
/* 800D01AC 000CD0EC  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800D01B0 000CD0F0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800D01B4 000CD0F4  40 80 00 08 */	bge lbl_800D01BC
/* 800D01B8 000CD0F8  D0 1D 00 00 */	stfs f0, 0(r29)
lbl_800D01BC:
/* 800D01BC 000CD0FC  C0 3D 00 00 */	lfs f1, 0(r29)
/* 800D01C0 000CD100  C0 0D 83 38 */	lfs f0, mPowerThreshold__9RumbleMgr-_SDA_BASE_(r13)
/* 800D01C4 000CD104  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800D01C8 000CD108  40 81 00 0C */	ble lbl_800D01D4
/* 800D01CC 000CD10C  A0 0D 83 34 */	lhz r0, mMotorTimerPeriod__9RumbleMgr-_SDA_BASE_(r13)
/* 800D01D0 000CD110  B0 1D 00 10 */	sth r0, 0x10(r29)
lbl_800D01D4:
/* 800D01D4 000CD114  88 1D 00 12 */	lbz r0, 0x12(r29)
/* 800D01D8 000CD118  7C 00 07 75 */	extsb. r0, r0
/* 800D01DC 000CD11C  41 82 00 0C */	beq lbl_800D01E8
/* 800D01E0 000CD120  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800D01E4 000CD124  D0 1D 00 00 */	stfs f0, 0(r29)
lbl_800D01E8:
/* 800D01E8 000CD128  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 800D01EC 000CD12C  C0 3D 00 00 */	lfs f1, 0(r29)
/* 800D01F0 000CD130  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 800D01F4 000CD134  7C 08 03 A6 */	mtlr r0
/* 800D01F8 000CD138  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800D01FC 000CD13C  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800D0200 000CD140  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 800D0204 000CD144  38 21 00 28 */	addi r1, r1, 0x28
/* 800D0208 000CD148  4E 80 00 20 */	blr 

.global updateMotorCount__19RumbleControllerMgrFv
updateMotorCount__19RumbleControllerMgrFv:
/* 800D020C 000CD14C  88 03 00 12 */	lbz r0, 0x12(r3)
/* 800D0210 000CD150  7C 00 07 75 */	extsb. r0, r0
/* 800D0214 000CD154  41 82 00 2C */	beq lbl_800D0240
/* 800D0218 000CD158  80 83 00 0C */	lwz r4, 0xc(r3)
/* 800D021C 000CD15C  28 04 00 00 */	cmplwi r4, 0
/* 800D0220 000CD160  41 82 00 10 */	beq lbl_800D0230
/* 800D0224 000CD164  38 04 FF FF */	addi r0, r4, -1
/* 800D0228 000CD168  90 03 00 0C */	stw r0, 0xc(r3)
/* 800D022C 000CD16C  4E 80 00 20 */	blr 
lbl_800D0230:
/* 800D0230 000CD170  38 00 00 00 */	li r0, 0
/* 800D0234 000CD174  98 03 00 12 */	stb r0, 0x12(r3)
/* 800D0238 000CD178  B0 03 00 10 */	sth r0, 0x10(r3)
/* 800D023C 000CD17C  4E 80 00 20 */	blr 
lbl_800D0240:
/* 800D0240 000CD180  80 83 00 0C */	lwz r4, 0xc(r3)
/* 800D0244 000CD184  80 0D 83 30 */	lwz r0, mMotorCountLimit__9RumbleMgr-_SDA_BASE_(r13)
/* 800D0248 000CD188  7C 04 00 40 */	cmplw r4, r0
/* 800D024C 000CD18C  40 81 00 10 */	ble lbl_800D025C
/* 800D0250 000CD190  38 00 00 01 */	li r0, 1
/* 800D0254 000CD194  98 03 00 12 */	stb r0, 0x12(r3)
/* 800D0258 000CD198  4E 80 00 20 */	blr 
lbl_800D025C:
/* 800D025C 000CD19C  A0 83 00 10 */	lhz r4, 0x10(r3)
/* 800D0260 000CD1A0  28 04 00 00 */	cmplwi r4, 0
/* 800D0264 000CD1A4  41 82 00 1C */	beq lbl_800D0280
/* 800D0268 000CD1A8  38 04 FF FF */	addi r0, r4, -1
/* 800D026C 000CD1AC  B0 03 00 10 */	sth r0, 0x10(r3)
/* 800D0270 000CD1B0  80 83 00 0C */	lwz r4, 0xc(r3)
/* 800D0274 000CD1B4  38 04 00 01 */	addi r0, r4, 1
/* 800D0278 000CD1B8  90 03 00 0C */	stw r0, 0xc(r3)
/* 800D027C 000CD1BC  4E 80 00 20 */	blr 
lbl_800D0280:
/* 800D0280 000CD1C0  38 00 00 00 */	li r0, 0
/* 800D0284 000CD1C4  90 03 00 0C */	stw r0, 0xc(r3)
/* 800D0288 000CD1C8  4E 80 00 20 */	blr 

.global stop__19RumbleControllerMgrFi
stop__19RumbleControllerMgrFi:
/* 800D028C 000CD1CC  38 00 00 08 */	li r0, 8
/* 800D0290 000CD1D0  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800D0294 000CD1D4  38 A0 00 00 */	li r5, 0
/* 800D0298 000CD1D8  7C 09 03 A6 */	mtctr r0
/* 800D029C 000CD1DC  39 05 00 00 */	addi r8, r5, 0
/* 800D02A0 000CD1E0  38 E5 00 00 */	addi r7, r5, 0
/* 800D02A4 000CD1E4  38 C5 00 00 */	addi r6, r5, 0
/* 800D02A8 000CD1E8  38 05 00 00 */	addi r0, r5, 0
/* 800D02AC 000CD1EC  39 80 00 00 */	li r12, 0
/* 800D02B0 000CD1F0  39 20 FF FF */	li r9, -1
lbl_800D02B4:
/* 800D02B4 000CD1F4  81 43 00 04 */	lwz r10, 4(r3)
/* 800D02B8 000CD1F8  7D 6A 2A 14 */	add r11, r10, r5
/* 800D02BC 000CD1FC  81 4B 00 18 */	lwz r10, 0x18(r11)
/* 800D02C0 000CD200  28 0A 00 00 */	cmplwi r10, 0
/* 800D02C4 000CD204  41 82 00 2C */	beq lbl_800D02F0
/* 800D02C8 000CD208  81 4B 00 08 */	lwz r10, 8(r11)
/* 800D02CC 000CD20C  7C 04 50 00 */	cmpw r4, r10
/* 800D02D0 000CD210  40 82 00 20 */	bne lbl_800D02F0
/* 800D02D4 000CD214  D0 0B 00 00 */	stfs f0, 0(r11)
/* 800D02D8 000CD218  D0 0B 00 04 */	stfs f0, 4(r11)
/* 800D02DC 000CD21C  91 2B 00 08 */	stw r9, 8(r11)
/* 800D02E0 000CD220  91 0B 00 0C */	stw r8, 0xc(r11)
/* 800D02E4 000CD224  90 EB 00 10 */	stw r7, 0x10(r11)
/* 800D02E8 000CD228  90 CB 00 14 */	stw r6, 0x14(r11)
/* 800D02EC 000CD22C  90 0B 00 18 */	stw r0, 0x18(r11)
lbl_800D02F0:
/* 800D02F0 000CD230  81 43 00 04 */	lwz r10, 4(r3)
/* 800D02F4 000CD234  38 A5 00 20 */	addi r5, r5, 0x20
/* 800D02F8 000CD238  7D 6A 2A 14 */	add r11, r10, r5
/* 800D02FC 000CD23C  81 4B 00 18 */	lwz r10, 0x18(r11)
/* 800D0300 000CD240  28 0A 00 00 */	cmplwi r10, 0
/* 800D0304 000CD244  41 82 00 2C */	beq lbl_800D0330
/* 800D0308 000CD248  81 4B 00 08 */	lwz r10, 8(r11)
/* 800D030C 000CD24C  7C 04 50 00 */	cmpw r4, r10
/* 800D0310 000CD250  40 82 00 20 */	bne lbl_800D0330
/* 800D0314 000CD254  D0 0B 00 00 */	stfs f0, 0(r11)
/* 800D0318 000CD258  D0 0B 00 04 */	stfs f0, 4(r11)
/* 800D031C 000CD25C  91 2B 00 08 */	stw r9, 8(r11)
/* 800D0320 000CD260  91 0B 00 0C */	stw r8, 0xc(r11)
/* 800D0324 000CD264  90 EB 00 10 */	stw r7, 0x10(r11)
/* 800D0328 000CD268  90 CB 00 14 */	stw r6, 0x14(r11)
/* 800D032C 000CD26C  90 0B 00 18 */	stw r0, 0x18(r11)
lbl_800D0330:
/* 800D0330 000CD270  81 43 00 04 */	lwz r10, 4(r3)
/* 800D0334 000CD274  38 A5 00 20 */	addi r5, r5, 0x20
/* 800D0338 000CD278  39 8C 00 01 */	addi r12, r12, 1
/* 800D033C 000CD27C  7D 6A 2A 14 */	add r11, r10, r5
/* 800D0340 000CD280  81 4B 00 18 */	lwz r10, 0x18(r11)
/* 800D0344 000CD284  28 0A 00 00 */	cmplwi r10, 0
/* 800D0348 000CD288  41 82 00 2C */	beq lbl_800D0374
/* 800D034C 000CD28C  81 4B 00 08 */	lwz r10, 8(r11)
/* 800D0350 000CD290  7C 04 50 00 */	cmpw r4, r10
/* 800D0354 000CD294  40 82 00 20 */	bne lbl_800D0374
/* 800D0358 000CD298  D0 0B 00 00 */	stfs f0, 0(r11)
/* 800D035C 000CD29C  D0 0B 00 04 */	stfs f0, 4(r11)
/* 800D0360 000CD2A0  91 2B 00 08 */	stw r9, 8(r11)
/* 800D0364 000CD2A4  91 0B 00 0C */	stw r8, 0xc(r11)
/* 800D0368 000CD2A8  90 EB 00 10 */	stw r7, 0x10(r11)
/* 800D036C 000CD2AC  90 CB 00 14 */	stw r6, 0x14(r11)
/* 800D0370 000CD2B0  90 0B 00 18 */	stw r0, 0x18(r11)
lbl_800D0374:
/* 800D0374 000CD2B4  81 43 00 04 */	lwz r10, 4(r3)
/* 800D0378 000CD2B8  38 A5 00 20 */	addi r5, r5, 0x20
/* 800D037C 000CD2BC  39 8C 00 01 */	addi r12, r12, 1
/* 800D0380 000CD2C0  7D 6A 2A 14 */	add r11, r10, r5
/* 800D0384 000CD2C4  81 4B 00 18 */	lwz r10, 0x18(r11)
/* 800D0388 000CD2C8  28 0A 00 00 */	cmplwi r10, 0
/* 800D038C 000CD2CC  41 82 00 2C */	beq lbl_800D03B8
/* 800D0390 000CD2D0  81 4B 00 08 */	lwz r10, 8(r11)
/* 800D0394 000CD2D4  7C 04 50 00 */	cmpw r4, r10
/* 800D0398 000CD2D8  40 82 00 20 */	bne lbl_800D03B8
/* 800D039C 000CD2DC  D0 0B 00 00 */	stfs f0, 0(r11)
/* 800D03A0 000CD2E0  D0 0B 00 04 */	stfs f0, 4(r11)
/* 800D03A4 000CD2E4  91 2B 00 08 */	stw r9, 8(r11)
/* 800D03A8 000CD2E8  91 0B 00 0C */	stw r8, 0xc(r11)
/* 800D03AC 000CD2EC  90 EB 00 10 */	stw r7, 0x10(r11)
/* 800D03B0 000CD2F0  90 CB 00 14 */	stw r6, 0x14(r11)
/* 800D03B4 000CD2F4  90 0B 00 18 */	stw r0, 0x18(r11)
lbl_800D03B8:
/* 800D03B8 000CD2F8  39 8C 00 01 */	addi r12, r12, 1
/* 800D03BC 000CD2FC  38 A5 00 20 */	addi r5, r5, 0x20
/* 800D03C0 000CD300  42 00 FE F4 */	bdnz lbl_800D02B4
/* 800D03C4 000CD304  4E 80 00 20 */	blr 

.global start__19RumbleControllerMgrFiiP3Vec
start__19RumbleControllerMgrFiiP3Vec:
/* 800D03C8 000CD308  38 00 00 20 */	li r0, 0x20
/* 800D03CC 000CD30C  7C 09 03 A6 */	mtctr r0
/* 800D03D0 000CD310  38 E0 00 00 */	li r7, 0
lbl_800D03D4:
/* 800D03D4 000CD314  80 03 00 04 */	lwz r0, 4(r3)
/* 800D03D8 000CD318  7D 00 3A 14 */	add r8, r0, r7
/* 800D03DC 000CD31C  80 08 00 18 */	lwz r0, 0x18(r8)
/* 800D03E0 000CD320  28 00 00 00 */	cmplwi r0, 0
/* 800D03E4 000CD324  40 82 00 30 */	bne lbl_800D0414
/* 800D03E8 000CD328  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800D03EC 000CD32C  1C E4 00 0C */	mulli r7, r4, 0xc
/* 800D03F0 000CD330  D0 08 00 00 */	stfs f0, 0(r8)
/* 800D03F4 000CD334  3C 60 80 3B */	lis r3, channelDataTbl@ha
/* 800D03F8 000CD338  38 03 32 48 */	addi r0, r3, channelDataTbl@l
/* 800D03FC 000CD33C  7C 00 3A 14 */	add r0, r0, r7
/* 800D0400 000CD340  90 08 00 18 */	stw r0, 0x18(r8)
/* 800D0404 000CD344  90 88 00 08 */	stw r4, 8(r8)
/* 800D0408 000CD348  90 A8 00 0C */	stw r5, 0xc(r8)
/* 800D040C 000CD34C  90 C8 00 14 */	stw r6, 0x14(r8)
/* 800D0410 000CD350  4E 80 00 20 */	blr 
lbl_800D0414:
/* 800D0414 000CD354  38 E7 00 20 */	addi r7, r7, 0x20
/* 800D0418 000CD358  42 00 FF BC */	bdnz lbl_800D03D4
/* 800D041C 000CD35C  4E 80 00 20 */	blr 

.global start__19RumbleControllerMgrFiiPf
start__19RumbleControllerMgrFiiPf:
/* 800D0420 000CD360  38 00 00 20 */	li r0, 0x20
/* 800D0424 000CD364  7C 09 03 A6 */	mtctr r0
/* 800D0428 000CD368  38 E0 00 00 */	li r7, 0
lbl_800D042C:
/* 800D042C 000CD36C  80 03 00 04 */	lwz r0, 4(r3)
/* 800D0430 000CD370  7D 00 3A 14 */	add r8, r0, r7
/* 800D0434 000CD374  80 08 00 18 */	lwz r0, 0x18(r8)
/* 800D0438 000CD378  28 00 00 00 */	cmplwi r0, 0
/* 800D043C 000CD37C  40 82 00 30 */	bne lbl_800D046C
/* 800D0440 000CD380  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800D0444 000CD384  1C E4 00 0C */	mulli r7, r4, 0xc
/* 800D0448 000CD388  D0 08 00 00 */	stfs f0, 0(r8)
/* 800D044C 000CD38C  3C 60 80 3B */	lis r3, channelDataTbl@ha
/* 800D0450 000CD390  38 03 32 48 */	addi r0, r3, channelDataTbl@l
/* 800D0454 000CD394  7C 00 3A 14 */	add r0, r0, r7
/* 800D0458 000CD398  90 08 00 18 */	stw r0, 0x18(r8)
/* 800D045C 000CD39C  90 88 00 08 */	stw r4, 8(r8)
/* 800D0460 000CD3A0  90 A8 00 0C */	stw r5, 0xc(r8)
/* 800D0464 000CD3A4  90 C8 00 10 */	stw r6, 0x10(r8)
/* 800D0468 000CD3A8  4E 80 00 20 */	blr 
lbl_800D046C:
/* 800D046C 000CD3AC  38 E7 00 20 */	addi r7, r7, 0x20
/* 800D0470 000CD3B0  42 00 FF BC */	bdnz lbl_800D042C
/* 800D0474 000CD3B4  4E 80 00 20 */	blr 

.global reset__19RumbleControllerMgrFv
reset__19RumbleControllerMgrFv:
/* 800D0478 000CD3B8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800D047C 000CD3BC  38 00 00 04 */	li r0, 4
/* 800D0480 000CD3C0  7C 09 03 A6 */	mtctr r0
/* 800D0484 000CD3C4  38 80 00 00 */	li r4, 0
/* 800D0488 000CD3C8  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800D048C 000CD3CC  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800D0490 000CD3D0  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800D0494 000CD3D4  D0 03 00 00 */	stfs f0, 0(r3)
lbl_800D0498:
/* 800D0498 000CD3D8  80 03 00 04 */	lwz r0, 4(r3)
/* 800D049C 000CD3DC  38 C0 FF FF */	li r6, -1
/* 800D04A0 000CD3E0  38 A0 00 00 */	li r5, 0
/* 800D04A4 000CD3E4  7C E0 22 14 */	add r7, r0, r4
/* 800D04A8 000CD3E8  D0 07 00 00 */	stfs f0, 0(r7)
/* 800D04AC 000CD3EC  3B C4 00 20 */	addi r30, r4, 0x20
/* 800D04B0 000CD3F0  3B E4 00 40 */	addi r31, r4, 0x40
/* 800D04B4 000CD3F4  D0 07 00 04 */	stfs f0, 4(r7)
/* 800D04B8 000CD3F8  39 84 00 60 */	addi r12, r4, 0x60
/* 800D04BC 000CD3FC  39 64 00 80 */	addi r11, r4, 0x80
/* 800D04C0 000CD400  90 C7 00 08 */	stw r6, 8(r7)
/* 800D04C4 000CD404  39 44 00 A0 */	addi r10, r4, 0xa0
/* 800D04C8 000CD408  39 24 00 C0 */	addi r9, r4, 0xc0
/* 800D04CC 000CD40C  90 A7 00 0C */	stw r5, 0xc(r7)
/* 800D04D0 000CD410  39 04 00 E0 */	addi r8, r4, 0xe0
/* 800D04D4 000CD414  38 84 01 00 */	addi r4, r4, 0x100
/* 800D04D8 000CD418  90 A7 00 10 */	stw r5, 0x10(r7)
/* 800D04DC 000CD41C  90 A7 00 14 */	stw r5, 0x14(r7)
/* 800D04E0 000CD420  90 A7 00 18 */	stw r5, 0x18(r7)
/* 800D04E4 000CD424  80 03 00 04 */	lwz r0, 4(r3)
/* 800D04E8 000CD428  7F C0 F2 14 */	add r30, r0, r30
/* 800D04EC 000CD42C  D0 1E 00 00 */	stfs f0, 0(r30)
/* 800D04F0 000CD430  D0 1E 00 04 */	stfs f0, 4(r30)
/* 800D04F4 000CD434  90 DE 00 08 */	stw r6, 8(r30)
/* 800D04F8 000CD438  90 BE 00 0C */	stw r5, 0xc(r30)
/* 800D04FC 000CD43C  90 BE 00 10 */	stw r5, 0x10(r30)
/* 800D0500 000CD440  90 BE 00 14 */	stw r5, 0x14(r30)
/* 800D0504 000CD444  90 BE 00 18 */	stw r5, 0x18(r30)
/* 800D0508 000CD448  80 03 00 04 */	lwz r0, 4(r3)
/* 800D050C 000CD44C  7F E0 FA 14 */	add r31, r0, r31
/* 800D0510 000CD450  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800D0514 000CD454  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800D0518 000CD458  90 DF 00 08 */	stw r6, 8(r31)
/* 800D051C 000CD45C  90 BF 00 0C */	stw r5, 0xc(r31)
/* 800D0520 000CD460  90 BF 00 10 */	stw r5, 0x10(r31)
/* 800D0524 000CD464  90 BF 00 14 */	stw r5, 0x14(r31)
/* 800D0528 000CD468  90 BF 00 18 */	stw r5, 0x18(r31)
/* 800D052C 000CD46C  80 03 00 04 */	lwz r0, 4(r3)
/* 800D0530 000CD470  7D 80 62 14 */	add r12, r0, r12
/* 800D0534 000CD474  D0 0C 00 00 */	stfs f0, 0(r12)
/* 800D0538 000CD478  D0 0C 00 04 */	stfs f0, 4(r12)
/* 800D053C 000CD47C  90 CC 00 08 */	stw r6, 8(r12)
/* 800D0540 000CD480  90 AC 00 0C */	stw r5, 0xc(r12)
/* 800D0544 000CD484  90 AC 00 10 */	stw r5, 0x10(r12)
/* 800D0548 000CD488  90 AC 00 14 */	stw r5, 0x14(r12)
/* 800D054C 000CD48C  90 AC 00 18 */	stw r5, 0x18(r12)
/* 800D0550 000CD490  80 03 00 04 */	lwz r0, 4(r3)
/* 800D0554 000CD494  7D 60 5A 14 */	add r11, r0, r11
/* 800D0558 000CD498  D0 0B 00 00 */	stfs f0, 0(r11)
/* 800D055C 000CD49C  D0 0B 00 04 */	stfs f0, 4(r11)
/* 800D0560 000CD4A0  90 CB 00 08 */	stw r6, 8(r11)
/* 800D0564 000CD4A4  90 AB 00 0C */	stw r5, 0xc(r11)
/* 800D0568 000CD4A8  90 AB 00 10 */	stw r5, 0x10(r11)
/* 800D056C 000CD4AC  90 AB 00 14 */	stw r5, 0x14(r11)
/* 800D0570 000CD4B0  90 AB 00 18 */	stw r5, 0x18(r11)
/* 800D0574 000CD4B4  80 03 00 04 */	lwz r0, 4(r3)
/* 800D0578 000CD4B8  7D 40 52 14 */	add r10, r0, r10
/* 800D057C 000CD4BC  D0 0A 00 00 */	stfs f0, 0(r10)
/* 800D0580 000CD4C0  D0 0A 00 04 */	stfs f0, 4(r10)
/* 800D0584 000CD4C4  90 CA 00 08 */	stw r6, 8(r10)
/* 800D0588 000CD4C8  90 AA 00 0C */	stw r5, 0xc(r10)
/* 800D058C 000CD4CC  90 AA 00 10 */	stw r5, 0x10(r10)
/* 800D0590 000CD4D0  90 AA 00 14 */	stw r5, 0x14(r10)
/* 800D0594 000CD4D4  90 AA 00 18 */	stw r5, 0x18(r10)
/* 800D0598 000CD4D8  80 03 00 04 */	lwz r0, 4(r3)
/* 800D059C 000CD4DC  7D 20 4A 14 */	add r9, r0, r9
/* 800D05A0 000CD4E0  D0 09 00 00 */	stfs f0, 0(r9)
/* 800D05A4 000CD4E4  D0 09 00 04 */	stfs f0, 4(r9)
/* 800D05A8 000CD4E8  90 C9 00 08 */	stw r6, 8(r9)
/* 800D05AC 000CD4EC  90 A9 00 0C */	stw r5, 0xc(r9)
/* 800D05B0 000CD4F0  90 A9 00 10 */	stw r5, 0x10(r9)
/* 800D05B4 000CD4F4  90 A9 00 14 */	stw r5, 0x14(r9)
/* 800D05B8 000CD4F8  90 A9 00 18 */	stw r5, 0x18(r9)
/* 800D05BC 000CD4FC  80 03 00 04 */	lwz r0, 4(r3)
/* 800D05C0 000CD500  7D 00 42 14 */	add r8, r0, r8
/* 800D05C4 000CD504  D0 08 00 00 */	stfs f0, 0(r8)
/* 800D05C8 000CD508  D0 08 00 04 */	stfs f0, 4(r8)
/* 800D05CC 000CD50C  90 C8 00 08 */	stw r6, 8(r8)
/* 800D05D0 000CD510  90 A8 00 0C */	stw r5, 0xc(r8)
/* 800D05D4 000CD514  90 A8 00 10 */	stw r5, 0x10(r8)
/* 800D05D8 000CD518  90 A8 00 14 */	stw r5, 0x14(r8)
/* 800D05DC 000CD51C  90 A8 00 18 */	stw r5, 0x18(r8)
/* 800D05E0 000CD520  42 00 FE B8 */	bdnz lbl_800D0498
/* 800D05E4 000CD524  90 A3 00 0C */	stw r5, 0xc(r3)
/* 800D05E8 000CD528  B0 A3 00 10 */	sth r5, 0x10(r3)
/* 800D05EC 000CD52C  98 A3 00 12 */	stb r5, 0x12(r3)
/* 800D05F0 000CD530  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800D05F4 000CD534  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800D05F8 000CD538  38 21 00 20 */	addi r1, r1, 0x20
/* 800D05FC 000CD53C  4E 80 00 20 */	blr 

.global update__16RumbleChannelMgrFv
update__16RumbleChannelMgrFv:
/* 800D0600 000CD540  7C 08 02 A6 */	mflr r0
/* 800D0604 000CD544  90 01 00 04 */	stw r0, 4(r1)
/* 800D0608 000CD548  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 800D060C 000CD54C  DB E1 00 58 */	stfd f31, 0x58(r1)
/* 800D0610 000CD550  93 E1 00 54 */	stw r31, 0x54(r1)
/* 800D0614 000CD554  7C 7F 1B 78 */	mr r31, r3
/* 800D0618 000CD558  48 02 B0 35 */	bl SMSGetVSyncTimesPerSec__Fv
/* 800D061C 000CD55C  C0 42 8E 98 */	lfs f2, $$21841-_SDA2_BASE_(r2)
/* 800D0620 000CD560  80 7F 00 10 */	lwz r3, 0x10(r31)
/* 800D0624 000CD564  EF E2 08 24 */	fdivs f31, f2, f1
/* 800D0628 000CD568  28 03 00 00 */	cmplwi r3, 0
/* 800D062C 000CD56C  41 82 00 30 */	beq lbl_800D065C
/* 800D0630 000CD570  C0 23 00 00 */	lfs f1, 0(r3)
/* 800D0634 000CD574  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800D0638 000CD578  FC A0 08 90 */	fmr f5, f1
/* 800D063C 000CD57C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800D0640 000CD580  40 80 00 0C */	bge lbl_800D064C
/* 800D0644 000CD584  FC A0 00 90 */	fmr f5, f0
/* 800D0648 000CD588  48 00 00 E8 */	b lbl_800D0730
lbl_800D064C:
/* 800D064C 000CD58C  FC 05 10 40 */	fcmpo cr0, f5, f2
/* 800D0650 000CD590  40 81 00 E0 */	ble lbl_800D0730
/* 800D0654 000CD594  FC A0 10 90 */	fmr f5, f2
/* 800D0658 000CD598  48 00 00 D8 */	b lbl_800D0730
lbl_800D065C:
/* 800D065C 000CD59C  80 BF 00 14 */	lwz r5, 0x14(r31)
/* 800D0660 000CD5A0  28 05 00 00 */	cmplwi r5, 0
/* 800D0664 000CD5A4  41 82 00 C8 */	beq lbl_800D072C
/* 800D0668 000CD5A8  80 8D 98 DC */	lwz r4, gpMarioPos-_SDA_BASE_(r13)
/* 800D066C 000CD5AC  80 64 00 00 */	lwz r3, 0(r4)
/* 800D0670 000CD5B0  80 04 00 04 */	lwz r0, 4(r4)
/* 800D0674 000CD5B4  90 61 00 34 */	stw r3, 0x34(r1)
/* 800D0678 000CD5B8  90 01 00 38 */	stw r0, 0x38(r1)
/* 800D067C 000CD5BC  80 04 00 08 */	lwz r0, 8(r4)
/* 800D0680 000CD5C0  90 01 00 3C */	stw r0, 0x3c(r1)
/* 800D0684 000CD5C4  C0 21 00 34 */	lfs f1, 0x34(r1)
/* 800D0688 000CD5C8  C0 05 00 00 */	lfs f0, 0(r5)
/* 800D068C 000CD5CC  EC 01 00 28 */	fsubs f0, f1, f0
/* 800D0690 000CD5D0  D0 01 00 34 */	stfs f0, 0x34(r1)
/* 800D0694 000CD5D4  C0 21 00 38 */	lfs f1, 0x38(r1)
/* 800D0698 000CD5D8  C0 05 00 04 */	lfs f0, 4(r5)
/* 800D069C 000CD5DC  EC 01 00 28 */	fsubs f0, f1, f0
/* 800D06A0 000CD5E0  D0 01 00 38 */	stfs f0, 0x38(r1)
/* 800D06A4 000CD5E4  C0 21 00 3C */	lfs f1, 0x3c(r1)
/* 800D06A8 000CD5E8  C0 05 00 08 */	lfs f0, 8(r5)
/* 800D06AC 000CD5EC  EC 01 00 28 */	fsubs f0, f1, f0
/* 800D06B0 000CD5F0  D0 01 00 3C */	stfs f0, 0x3c(r1)
/* 800D06B4 000CD5F4  80 01 00 34 */	lwz r0, 0x34(r1)
/* 800D06B8 000CD5F8  80 61 00 38 */	lwz r3, 0x38(r1)
/* 800D06BC 000CD5FC  90 01 00 40 */	stw r0, 0x40(r1)
/* 800D06C0 000CD600  80 01 00 3C */	lwz r0, 0x3c(r1)
/* 800D06C4 000CD604  90 61 00 44 */	stw r3, 0x44(r1)
/* 800D06C8 000CD608  90 01 00 48 */	stw r0, 0x48(r1)
/* 800D06CC 000CD60C  C0 21 00 40 */	lfs f1, 0x40(r1)
/* 800D06D0 000CD610  C0 01 00 44 */	lfs f0, 0x44(r1)
/* 800D06D4 000CD614  C0 41 00 48 */	lfs f2, 0x48(r1)
/* 800D06D8 000CD618  EC 21 00 72 */	fmuls f1, f1, f1
/* 800D06DC 000CD61C  EC 00 00 32 */	fmuls f0, f0, f0
/* 800D06E0 000CD620  EC 42 00 B2 */	fmuls f2, f2, f2
/* 800D06E4 000CD624  EC 01 00 2A */	fadds f0, f1, f0
/* 800D06E8 000CD628  EC 22 00 2A */	fadds f1, f2, f0
/* 800D06EC 000CD62C  48 00 01 C5 */	bl sqrt__Q29JGeometry8TUtil$$0f$$1Ff
/* 800D06F0 000CD630  C0 02 8E A0 */	lfs f0, $$22245-_SDA2_BASE_(r2)
/* 800D06F4 000CD634  C0 62 8E 9C */	lfs f3, $$22244-_SDA2_BASE_(r2)
/* 800D06F8 000CD638  EC 41 00 28 */	fsubs f2, f1, f0
/* 800D06FC 000CD63C  C0 22 8E 98 */	lfs f1, $$21841-_SDA2_BASE_(r2)
/* 800D0700 000CD640  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800D0704 000CD644  EC 43 08 BC */	fnmsubs f2, f3, f2, f1
/* 800D0708 000CD648  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 800D070C 000CD64C  FC A0 10 90 */	fmr f5, f2
/* 800D0710 000CD650  40 80 00 0C */	bge lbl_800D071C
/* 800D0714 000CD654  FC A0 00 90 */	fmr f5, f0
/* 800D0718 000CD658  48 00 00 18 */	b lbl_800D0730
lbl_800D071C:
/* 800D071C 000CD65C  FC 05 08 40 */	fcmpo cr0, f5, f1
/* 800D0720 000CD660  40 81 00 10 */	ble lbl_800D0730
/* 800D0724 000CD664  FC A0 08 90 */	fmr f5, f1
/* 800D0728 000CD668  48 00 00 08 */	b lbl_800D0730
lbl_800D072C:
/* 800D072C 000CD66C  FC A0 10 90 */	fmr f5, f2
lbl_800D0730:
/* 800D0730 000CD670  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800D0734 000CD674  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800D0738 000CD678  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 800D073C 000CD67C  2C 00 00 00 */	cmpwi r0, 0
/* 800D0740 000CD680  40 82 00 28 */	bne lbl_800D0768
/* 800D0744 000CD684  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800D0748 000CD688  38 60 FF FF */	li r3, -1
/* 800D074C 000CD68C  38 00 00 00 */	li r0, 0
/* 800D0750 000CD690  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800D0754 000CD694  90 7F 00 08 */	stw r3, 8(r31)
/* 800D0758 000CD698  90 1F 00 0C */	stw r0, 0xc(r31)
/* 800D075C 000CD69C  90 1F 00 10 */	stw r0, 0x10(r31)
/* 800D0760 000CD6A0  90 1F 00 14 */	stw r0, 0x14(r31)
/* 800D0764 000CD6A4  90 1F 00 18 */	stw r0, 0x18(r31)
lbl_800D0768:
/* 800D0768 000CD6A8  80 1F 00 18 */	lwz r0, 0x18(r31)
/* 800D076C 000CD6AC  28 00 00 00 */	cmplwi r0, 0
/* 800D0770 000CD6B0  41 82 01 18 */	beq lbl_800D0888
/* 800D0774 000CD6B4  C0 1F 00 00 */	lfs f0, 0(r31)
/* 800D0778 000CD6B8  38 C0 00 00 */	li r6, 0
/* 800D077C 000CD6BC  38 60 00 00 */	li r3, 0
/* 800D0780 000CD6C0  EC 00 F8 2A */	fadds f0, f0, f31
/* 800D0784 000CD6C4  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800D0788 000CD6C8  C0 82 8E 94 */	lfs f4, $$21790-_SDA2_BASE_(r2)
/* 800D078C 000CD6CC  C0 62 8E 98 */	lfs f3, $$21841-_SDA2_BASE_(r2)
/* 800D0790 000CD6D0  48 00 00 64 */	b lbl_800D07F4
lbl_800D0794:
/* 800D0794 000CD6D4  80 05 00 04 */	lwz r0, 4(r5)
/* 800D0798 000CD6D8  C0 5F 00 00 */	lfs f2, 0(r31)
/* 800D079C 000CD6DC  7C 80 1A 14 */	add r4, r0, r3
/* 800D07A0 000CD6E0  C0 24 00 00 */	lfs f1, 0(r4)
/* 800D07A4 000CD6E4  FC 02 08 40 */	fcmpo cr0, f2, f1
/* 800D07A8 000CD6E8  40 81 00 44 */	ble lbl_800D07EC
/* 800D07AC 000CD6EC  C0 04 00 04 */	lfs f0, 4(r4)
/* 800D07B0 000CD6F0  EC 42 08 28 */	fsubs f2, f2, f1
/* 800D07B4 000CD6F4  EC 00 08 28 */	fsubs f0, f0, f1
/* 800D07B8 000CD6F8  FC 00 20 40 */	fcmpo cr0, f0, f4
/* 800D07BC 000CD6FC  40 81 00 0C */	ble lbl_800D07C8
/* 800D07C0 000CD700  EC C2 00 24 */	fdivs f6, f2, f0
/* 800D07C4 000CD704  48 00 00 08 */	b lbl_800D07CC
lbl_800D07C8:
/* 800D07C8 000CD708  C0 C2 8E 98 */	lfs f6, $$21841-_SDA2_BASE_(r2)
lbl_800D07CC:
/* 800D07CC 000CD70C  80 05 00 08 */	lwz r0, 8(r5)
/* 800D07D0 000CD710  EC 43 30 28 */	fsubs f2, f3, f6
/* 800D07D4 000CD714  7C 80 1A 14 */	add r4, r0, r3
/* 800D07D8 000CD718  C0 04 00 04 */	lfs f0, 4(r4)
/* 800D07DC 000CD71C  C0 24 00 00 */	lfs f1, 0(r4)
/* 800D07E0 000CD720  EC 06 00 32 */	fmuls f0, f6, f0
/* 800D07E4 000CD724  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 800D07E8 000CD728  D0 1F 00 04 */	stfs f0, 4(r31)
lbl_800D07EC:
/* 800D07EC 000CD72C  38 C6 00 01 */	addi r6, r6, 1
/* 800D07F0 000CD730  38 63 00 04 */	addi r3, r3, 4
lbl_800D07F4:
/* 800D07F4 000CD734  80 BF 00 18 */	lwz r5, 0x18(r31)
/* 800D07F8 000CD738  80 85 00 00 */	lwz r4, 0(r5)
/* 800D07FC 000CD73C  80 84 00 00 */	lwz r4, 0(r4)
/* 800D0800 000CD740  38 04 FF FF */	addi r0, r4, -1
/* 800D0804 000CD744  7C 06 00 00 */	cmpw r6, r0
/* 800D0808 000CD748  41 80 FF 8C */	blt lbl_800D0794
/* 800D080C 000CD74C  80 65 00 04 */	lwz r3, 4(r5)
/* 800D0810 000CD750  54 80 10 3A */	slwi r0, r4, 2
/* 800D0814 000CD754  C0 3F 00 00 */	lfs f1, 0(r31)
/* 800D0818 000CD758  7C 63 02 14 */	add r3, r3, r0
/* 800D081C 000CD75C  C0 03 FF FC */	lfs f0, -4(r3)
/* 800D0820 000CD760  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800D0824 000CD764  40 81 00 64 */	ble lbl_800D0888
/* 800D0828 000CD768  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 800D082C 000CD76C  2C 00 00 01 */	cmpwi r0, 1
/* 800D0830 000CD770  40 81 00 1C */	ble lbl_800D084C
/* 800D0834 000CD774  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800D0838 000CD778  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800D083C 000CD77C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 800D0840 000CD780  38 03 FF FF */	addi r0, r3, -1
/* 800D0844 000CD784  90 1F 00 0C */	stw r0, 0xc(r31)
/* 800D0848 000CD788  48 00 00 40 */	b lbl_800D0888
lbl_800D084C:
/* 800D084C 000CD78C  2C 00 00 00 */	cmpwi r0, 0
/* 800D0850 000CD790  40 80 00 10 */	bge lbl_800D0860
/* 800D0854 000CD794  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800D0858 000CD798  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800D085C 000CD79C  48 00 00 2C */	b lbl_800D0888
lbl_800D0860:
/* 800D0860 000CD7A0  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800D0864 000CD7A4  38 60 FF FF */	li r3, -1
/* 800D0868 000CD7A8  38 00 00 00 */	li r0, 0
/* 800D086C 000CD7AC  D0 1F 00 00 */	stfs f0, 0(r31)
/* 800D0870 000CD7B0  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800D0874 000CD7B4  90 7F 00 08 */	stw r3, 8(r31)
/* 800D0878 000CD7B8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 800D087C 000CD7BC  90 1F 00 10 */	stw r0, 0x10(r31)
/* 800D0880 000CD7C0  90 1F 00 14 */	stw r0, 0x14(r31)
/* 800D0884 000CD7C4  90 1F 00 18 */	stw r0, 0x18(r31)
lbl_800D0888:
/* 800D0888 000CD7C8  C0 1F 00 04 */	lfs f0, 4(r31)
/* 800D088C 000CD7CC  EC 00 01 72 */	fmuls f0, f0, f5
/* 800D0890 000CD7D0  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800D0894 000CD7D4  C0 3F 00 04 */	lfs f1, 4(r31)
/* 800D0898 000CD7D8  80 01 00 64 */	lwz r0, 0x64(r1)
/* 800D089C 000CD7DC  CB E1 00 58 */	lfd f31, 0x58(r1)
/* 800D08A0 000CD7E0  83 E1 00 54 */	lwz r31, 0x54(r1)
/* 800D08A4 000CD7E4  38 21 00 60 */	addi r1, r1, 0x60
/* 800D08A8 000CD7E8  7C 08 03 A6 */	mtlr r0
/* 800D08AC 000CD7EC  4E 80 00 20 */	blr 

.global sqrt__Q29JGeometry8TUtil$$0f$$1Ff
sqrt__Q29JGeometry8TUtil$$0f$$1Ff:
/* 800D08B0 000CD7F0  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800D08B4 000CD7F4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800D08B8 000CD7F8  4C 40 13 82 */	cror 2, 0, 2
/* 800D08BC 000CD7FC  4D 82 00 20 */	beqlr 
/* 800D08C0 000CD800  FC 80 08 34 */	frsqrte f4, f1
/* 800D08C4 000CD804  C0 62 8E 90 */	lfs f3, $$21767-_SDA2_BASE_(r2)
/* 800D08C8 000CD808  C0 02 8E A4 */	lfs f0, $$22249-_SDA2_BASE_(r2)
/* 800D08CC 000CD80C  FC 80 20 18 */	frsp f4, f4
/* 800D08D0 000CD810  EC 44 01 32 */	fmuls f2, f4, f4
/* 800D08D4 000CD814  EC 63 01 32 */	fmuls f3, f3, f4
/* 800D08D8 000CD818  EC 01 00 BC */	fnmsubs f0, f1, f2, f0
/* 800D08DC 000CD81C  EC 03 00 32 */	fmuls f0, f3, f0
/* 800D08E0 000CD820  EC 21 00 32 */	fmuls f1, f1, f0
/* 800D08E4 000CD824  4E 80 00 20 */	blr 

.global __ct__16RumbleChannelMgrFv
__ct__16RumbleChannelMgrFv:
/* 800D08E8 000CD828  C0 02 8E 94 */	lfs f0, $$21790-_SDA2_BASE_(r2)
/* 800D08EC 000CD82C  38 80 FF FF */	li r4, -1
/* 800D08F0 000CD830  38 00 00 00 */	li r0, 0
/* 800D08F4 000CD834  D0 03 00 00 */	stfs f0, 0(r3)
/* 800D08F8 000CD838  D0 03 00 04 */	stfs f0, 4(r3)
/* 800D08FC 000CD83C  90 83 00 08 */	stw r4, 8(r3)
/* 800D0900 000CD840  90 03 00 0C */	stw r0, 0xc(r3)
/* 800D0904 000CD844  90 03 00 10 */	stw r0, 0x10(r3)
/* 800D0908 000CD848  90 03 00 14 */	stw r0, 0x14(r3)
/* 800D090C 000CD84C  90 03 00 18 */	stw r0, 0x18(r3)
/* 800D0910 000CD850  4E 80 00 20 */	blr 
