Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/testttt_isim_beh.exe -prj C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/testttt_beh.prj work.testttt work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/sl2.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/signext.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/regFile.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/mux2.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/maindec.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/flopr.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/aludec.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/alu.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/adder.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/datapath.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/controller.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/pulsecontroller.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/mips.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/imem.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/dmem.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/displaycontroller.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/top.v" into library work
Analyzing Verilog file "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/testtt.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/testtt.v" Line 16: Port C is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/testtt.v" Line 16: Size mismatch in connection of port <sw_input>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module maindec
Compiling module aludec
Compiling module controller
Compiling module flopr(WIDTH=32)
Compiling module adder
Compiling module sl2
Compiling module mux2(WIDTH=32)
Compiling module regfile
Compiling module mux2(WIDTH=5)
Compiling module signext
Compiling module mux2(WIDTH=1)
Compiling module alu
Compiling module datapath
Compiling module mips
Compiling module imem
Compiling module dmem
Compiling module displaycontroller
Compiling module pulsecontroller
Compiling module top
Compiling module testttt
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/testttt_isim_beh.exe
Fuse Memory Usage: 29348 KB
Fuse CPU Usage: 483 ms
