INFO-FLOW: Workspace C:/vlsi/vlsiModel/vlsiModel/solution1 opened at Thu Apr 18 00:48:17 +0530 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.215 sec.
Execute   set_part xc7a200tfbg676-2 -tool vivado 
Execute     add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute       get_default_platform 
Execute       license_isbetapart xc7a200t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/artix7/artix7_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'vlsiModel.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling vlsiModel.c as C
Execute       get_default_platform 
Execute       is_encrypted vlsiModel.c 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "vlsiModel.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E vlsiModel.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pp.0.c
Command       clang done; 0.594 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pp.0.c"  -o "C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pp.0.c -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/useless.bc
Command       clang done; 0.803 sec.
INFO-FLOW: GCC PP time: 1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pp.0.c std=gnu89 -directive=C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.344 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pp.0.c std=gnu89 -directive=C:/vlsi/vlsiModel/vlsiModel/solution1/solution1.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/vlsi/vlsiModel/vlsiModel/solution1/solution1.json -quiet -fix-errors C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.22 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/xilinx-dataflow-lawyer.vlsiModel.pp.0.c.diag.yml C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/xilinx-dataflow-lawyer.vlsiModel.pp.0.c.out.log 2> C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/xilinx-dataflow-lawyer.vlsiModel.pp.0.c.err.log 
Command       ap_eval done; 0.316 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.947 sec.
INFO-FLOW: tidy-3.1 time 1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.574 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pragma.2.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pragma.1.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pragma.2.c
Command       clang done; 0.602 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.bc
Command       clang done; 0.807 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.g.bc -hls-opt -except-internalize vlsiModel -LC:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.111 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 101.801 ; gain = 46.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 101.801 ; gain = 46.238
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.pp.bc -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.322 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top vlsiModel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.g.0.bc -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.103 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 107.211 ; gain = 51.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.g.1.bc -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (vlsiModel.c:144) automatically.
Command         transform done; 0.248 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 109.973 ; gain = 54.410
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.g.1.bc to C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.o.1.bc -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (vlsiModel.c:175) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (vlsiModel.c:188) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vlsiModel.c:200) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vlsiModel.c:203) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (vlsiModel.c:216) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (vlsiModel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (vlsiModel.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (vlsiModel.c:144) automatically.
Command         transform done; 1.177 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vlsiModel.c:121:9) to (vlsiModel.c:136:5) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vlsiModel.c:121:9) to (vlsiModel.c:136:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vlsiModel.c:121:9) to (vlsiModel.c:136:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vlsiModel.c:121:9) to (vlsiModel.c:136:5) in function 'k2c_dense'... converting 3 basic blocks.
Command         transform done; 0.387 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 133.250 ; gain = 77.688
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.o.2.bc -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 1.011 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 334.770 ; gain = 279.207
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.367 sec.
Command     elaborate done; 10.738 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'vlsiModel' ...
Execute       ap_set_top_model vlsiModel 
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_relu_func.3' to 'k2c_relu_func_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.3' to 'k2c_affine_matmul_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.3' to 'k2c_matmul_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_relu_func.1' to 'k2c_relu_func_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_softmax_func.2' to 'k2c_softmax_func_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
Command       ap_set_top_model done; 0.174 sec.
Execute       get_model_list vlsiModel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model vlsiModel 
Execute       preproc_iomode -model k2c_dense.1 
Execute       preproc_iomode -model k2c_affine_matmul.2 
Execute       preproc_iomode -model k2c_softmax_func.2 
Execute       preproc_iomode -model k2c_dot.2 
Execute       preproc_iomode -model k2c_matmul.1 
Execute       preproc_iomode -model k2c_dense.2 
Execute       preproc_iomode -model k2c_affine_matmul.1 
Execute       preproc_iomode -model k2c_relu_func.1 
Execute       preproc_iomode -model k2c_dot.1 
Execute       preproc_iomode -model k2c_matmul.2 
Execute       preproc_iomode -model k2c_dense.3 
Execute       preproc_iomode -model k2c_affine_matmul 
Execute       preproc_iomode -model k2c_relu_func 
Execute       preproc_iomode -model k2c_dot 
Execute       preproc_iomode -model k2c_matmul.3 
Execute       preproc_iomode -model k2c_dense 
Execute       preproc_iomode -model k2c_affine_matmul.3 
Execute       preproc_iomode -model k2c_relu_func.3 
Execute       preproc_iomode -model k2c_dot.3 
Execute       preproc_iomode -model k2c_matmul 
Execute       preproc_iomode -model k2c_sub2idx 
Execute       get_model_list vlsiModel -filter all-wo-channel 
INFO-FLOW: Model list for configure: k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel
INFO-FLOW: Configuring Module : k2c_sub2idx ...
Execute       set_default_model k2c_sub2idx 
Execute       apply_spec_resource_limit k2c_sub2idx 
INFO-FLOW: Configuring Module : k2c_matmul ...
Execute       set_default_model k2c_matmul 
Execute       apply_spec_resource_limit k2c_matmul 
INFO-FLOW: Configuring Module : k2c_dot.3 ...
Execute       set_default_model k2c_dot.3 
Execute       apply_spec_resource_limit k2c_dot.3 
INFO-FLOW: Configuring Module : k2c_relu_func.3 ...
Execute       set_default_model k2c_relu_func.3 
Execute       apply_spec_resource_limit k2c_relu_func.3 
INFO-FLOW: Configuring Module : k2c_affine_matmul.3 ...
Execute       set_default_model k2c_affine_matmul.3 
Execute       apply_spec_resource_limit k2c_affine_matmul.3 
INFO-FLOW: Configuring Module : k2c_dense ...
Execute       set_default_model k2c_dense 
Execute       apply_spec_resource_limit k2c_dense 
INFO-FLOW: Configuring Module : k2c_matmul.3 ...
Execute       set_default_model k2c_matmul.3 
Execute       apply_spec_resource_limit k2c_matmul.3 
INFO-FLOW: Configuring Module : k2c_dot ...
Execute       set_default_model k2c_dot 
Execute       apply_spec_resource_limit k2c_dot 
INFO-FLOW: Configuring Module : k2c_relu_func ...
Execute       set_default_model k2c_relu_func 
Execute       apply_spec_resource_limit k2c_relu_func 
INFO-FLOW: Configuring Module : k2c_affine_matmul ...
Execute       set_default_model k2c_affine_matmul 
Execute       apply_spec_resource_limit k2c_affine_matmul 
INFO-FLOW: Configuring Module : k2c_dense.3 ...
Execute       set_default_model k2c_dense.3 
Execute       apply_spec_resource_limit k2c_dense.3 
INFO-FLOW: Configuring Module : k2c_matmul.2 ...
Execute       set_default_model k2c_matmul.2 
Execute       apply_spec_resource_limit k2c_matmul.2 
INFO-FLOW: Configuring Module : k2c_dot.1 ...
Execute       set_default_model k2c_dot.1 
Execute       apply_spec_resource_limit k2c_dot.1 
INFO-FLOW: Configuring Module : k2c_relu_func.1 ...
Execute       set_default_model k2c_relu_func.1 
Execute       apply_spec_resource_limit k2c_relu_func.1 
INFO-FLOW: Configuring Module : k2c_affine_matmul.1 ...
Execute       set_default_model k2c_affine_matmul.1 
Execute       apply_spec_resource_limit k2c_affine_matmul.1 
INFO-FLOW: Configuring Module : k2c_dense.2 ...
Execute       set_default_model k2c_dense.2 
Execute       apply_spec_resource_limit k2c_dense.2 
INFO-FLOW: Configuring Module : k2c_matmul.1 ...
Execute       set_default_model k2c_matmul.1 
Execute       apply_spec_resource_limit k2c_matmul.1 
INFO-FLOW: Configuring Module : k2c_dot.2 ...
Execute       set_default_model k2c_dot.2 
Execute       apply_spec_resource_limit k2c_dot.2 
INFO-FLOW: Configuring Module : k2c_softmax_func.2 ...
Execute       set_default_model k2c_softmax_func.2 
Execute       apply_spec_resource_limit k2c_softmax_func.2 
INFO-FLOW: Configuring Module : k2c_affine_matmul.2 ...
Execute       set_default_model k2c_affine_matmul.2 
Execute       apply_spec_resource_limit k2c_affine_matmul.2 
INFO-FLOW: Configuring Module : k2c_dense.1 ...
Execute       set_default_model k2c_dense.1 
Execute       apply_spec_resource_limit k2c_dense.1 
INFO-FLOW: Configuring Module : vlsiModel ...
Execute       set_default_model vlsiModel 
Execute       apply_spec_resource_limit vlsiModel 
INFO-FLOW: Model list for preprocess: k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel
INFO-FLOW: Preprocessing Module: k2c_sub2idx ...
Execute       set_default_model k2c_sub2idx 
Execute       cdfg_preprocess -model k2c_sub2idx 
Execute       rtl_gen_preprocess k2c_sub2idx 
INFO-FLOW: Preprocessing Module: k2c_matmul ...
Execute       set_default_model k2c_matmul 
Execute       cdfg_preprocess -model k2c_matmul 
Execute       rtl_gen_preprocess k2c_matmul 
INFO-FLOW: Preprocessing Module: k2c_dot.3 ...
Execute       set_default_model k2c_dot.3 
Execute       cdfg_preprocess -model k2c_dot.3 
Execute       rtl_gen_preprocess k2c_dot.3 
INFO-FLOW: Preprocessing Module: k2c_relu_func.3 ...
Execute       set_default_model k2c_relu_func.3 
Execute       cdfg_preprocess -model k2c_relu_func.3 
Execute       rtl_gen_preprocess k2c_relu_func.3 
INFO-FLOW: Preprocessing Module: k2c_affine_matmul.3 ...
Execute       set_default_model k2c_affine_matmul.3 
Execute       cdfg_preprocess -model k2c_affine_matmul.3 
Execute       rtl_gen_preprocess k2c_affine_matmul.3 
INFO-FLOW: Preprocessing Module: k2c_dense ...
Execute       set_default_model k2c_dense 
Execute       cdfg_preprocess -model k2c_dense 
Execute       rtl_gen_preprocess k2c_dense 
INFO-FLOW: Preprocessing Module: k2c_matmul.3 ...
Execute       set_default_model k2c_matmul.3 
Execute       cdfg_preprocess -model k2c_matmul.3 
Execute       rtl_gen_preprocess k2c_matmul.3 
INFO-FLOW: Preprocessing Module: k2c_dot ...
Execute       set_default_model k2c_dot 
Execute       cdfg_preprocess -model k2c_dot 
Execute       rtl_gen_preprocess k2c_dot 
INFO-FLOW: Preprocessing Module: k2c_relu_func ...
Execute       set_default_model k2c_relu_func 
Execute       cdfg_preprocess -model k2c_relu_func 
Execute       rtl_gen_preprocess k2c_relu_func 
INFO-FLOW: Preprocessing Module: k2c_affine_matmul ...
Execute       set_default_model k2c_affine_matmul 
Execute       cdfg_preprocess -model k2c_affine_matmul 
Execute       rtl_gen_preprocess k2c_affine_matmul 
INFO-FLOW: Preprocessing Module: k2c_dense.3 ...
Execute       set_default_model k2c_dense.3 
Execute       cdfg_preprocess -model k2c_dense.3 
Execute       rtl_gen_preprocess k2c_dense.3 
INFO-FLOW: Preprocessing Module: k2c_matmul.2 ...
Execute       set_default_model k2c_matmul.2 
Execute       cdfg_preprocess -model k2c_matmul.2 
Execute       rtl_gen_preprocess k2c_matmul.2 
INFO-FLOW: Preprocessing Module: k2c_dot.1 ...
Execute       set_default_model k2c_dot.1 
Execute       cdfg_preprocess -model k2c_dot.1 
Execute       rtl_gen_preprocess k2c_dot.1 
INFO-FLOW: Preprocessing Module: k2c_relu_func.1 ...
Execute       set_default_model k2c_relu_func.1 
Execute       cdfg_preprocess -model k2c_relu_func.1 
Execute       rtl_gen_preprocess k2c_relu_func.1 
INFO-FLOW: Preprocessing Module: k2c_affine_matmul.1 ...
Execute       set_default_model k2c_affine_matmul.1 
Execute       cdfg_preprocess -model k2c_affine_matmul.1 
Execute       rtl_gen_preprocess k2c_affine_matmul.1 
INFO-FLOW: Preprocessing Module: k2c_dense.2 ...
Execute       set_default_model k2c_dense.2 
Execute       cdfg_preprocess -model k2c_dense.2 
Execute       rtl_gen_preprocess k2c_dense.2 
INFO-FLOW: Preprocessing Module: k2c_matmul.1 ...
Execute       set_default_model k2c_matmul.1 
Execute       cdfg_preprocess -model k2c_matmul.1 
Execute       rtl_gen_preprocess k2c_matmul.1 
INFO-FLOW: Preprocessing Module: k2c_dot.2 ...
Execute       set_default_model k2c_dot.2 
Execute       cdfg_preprocess -model k2c_dot.2 
Execute       rtl_gen_preprocess k2c_dot.2 
INFO-FLOW: Preprocessing Module: k2c_softmax_func.2 ...
Execute       set_default_model k2c_softmax_func.2 
Execute       cdfg_preprocess -model k2c_softmax_func.2 
Execute       rtl_gen_preprocess k2c_softmax_func.2 
INFO-FLOW: Preprocessing Module: k2c_affine_matmul.2 ...
Execute       set_default_model k2c_affine_matmul.2 
Execute       cdfg_preprocess -model k2c_affine_matmul.2 
Execute       rtl_gen_preprocess k2c_affine_matmul.2 
INFO-FLOW: Preprocessing Module: k2c_dense.1 ...
Execute       set_default_model k2c_dense.1 
Execute       cdfg_preprocess -model k2c_dense.1 
Execute       rtl_gen_preprocess k2c_dense.1 
INFO-FLOW: Preprocessing Module: vlsiModel ...
Execute       set_default_model vlsiModel 
Execute       cdfg_preprocess -model vlsiModel 
Execute       rtl_gen_preprocess vlsiModel 
WARNING: [SYN 201-107] Renaming port name 'vlsiModel/dense_3_output_numel' to 'vlsiModel/dense_3_output_numel_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vlsiModel/dense_3_output_array' to 'vlsiModel/dense_3_output_array_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_sub2idx 
Execute       schedule -model k2c_sub2idx 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.778 seconds; current allocated memory: 288.710 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_sub2idx.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_sub2idx.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_sub2idx.
Execute       set_default_model k2c_sub2idx 
Execute       bind -model k2c_sub2idx 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_sub2idx
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 288.832 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_sub2idx.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_sub2idx.bind.adb -f 
INFO-FLOW: Finish binding k2c_sub2idx.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_matmul 
Execute       schedule -model k2c_matmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 289.283 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_matmul.
Execute       set_default_model k2c_matmul 
Execute       bind -model k2c_matmul 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_matmul
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 289.481 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul.bind.adb -f 
INFO-FLOW: Finish binding k2c_matmul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_dot.3 
Execute       schedule -model k2c_dot.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 291.079 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_3.verbose.sched.rpt -verbose -f 
Command       report done; 0.135 sec.
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_3.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_dot.3.
Execute       set_default_model k2c_dot.3 
Execute       bind -model k2c_dot.3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_dot.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 292.442 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_3.verbose.bind.rpt -verbose -f 
Command       report done; 0.148 sec.
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_3.bind.adb -f 
Command       db_write done; 0.118 sec.
INFO-FLOW: Finish binding k2c_dot.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_relu_func.3 
Execute       schedule -model k2c_relu_func.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 292.733 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_3.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_3.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_relu_func.3.
Execute       set_default_model k2c_relu_func.3 
Execute       bind -model k2c_relu_func.3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_relu_func.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 292.805 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_3.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_3.bind.adb -f 
INFO-FLOW: Finish binding k2c_relu_func.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_affine_matmul.3 
Execute       schedule -model k2c_affine_matmul.3 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', vlsiModel.c:60) (0 ns)
	'mul' operation ('tmp_9', vlsiModel.c:62) (2.82 ns)
	'add' operation ('sum8', vlsiModel.c:62) (3.53 ns)
	'getelementptr' operation ('B_addr', vlsiModel.c:62) (0 ns)
	'load' operation ('B_load', vlsiModel.c:62) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 293.121 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_3.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_3.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_affine_matmul.3.
Execute       set_default_model k2c_affine_matmul.3 
Execute       bind -model k2c_affine_matmul.3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_affine_matmul.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 293.336 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_3.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_3.bind.adb -f 
INFO-FLOW: Finish binding k2c_affine_matmul.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_dense 
Execute       schedule -model k2c_dense 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 293.574 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_dense.
Execute       set_default_model k2c_dense 
Execute       bind -model k2c_dense 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_dense
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.164 sec.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 293.864 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense.verbose.bind.rpt -verbose -f 
Command       report done; 0.109 sec.
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense.bind.adb -f 
INFO-FLOW: Finish binding k2c_dense.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_matmul.3 
Execute       schedule -model k2c_matmul.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 294.205 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_3.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_3.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_matmul.3.
Execute       set_default_model k2c_matmul.3 
Execute       bind -model k2c_matmul.3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_matmul.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 294.403 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_3.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_3.bind.adb -f 
INFO-FLOW: Finish binding k2c_matmul.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_dot 
Execute       schedule -model k2c_dot 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.136 sec.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 296.009 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot.verbose.sched.rpt -verbose -f 
Command       report done; 0.162 sec.
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_dot.
Execute       set_default_model k2c_dot 
Execute       bind -model k2c_dot 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_dot
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 297.411 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot.verbose.bind.rpt -verbose -f 
Command       report done; 0.171 sec.
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot.bind.adb -f 
INFO-FLOW: Finish binding k2c_dot.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_relu_func 
Execute       schedule -model k2c_relu_func 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 297.701 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_relu_func.
Execute       set_default_model k2c_relu_func 
Execute       bind -model k2c_relu_func 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_relu_func
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 297.774 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func.bind.adb -f 
INFO-FLOW: Finish binding k2c_relu_func.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_affine_matmul 
Execute       schedule -model k2c_affine_matmul 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', vlsiModel.c:60) (0 ns)
	'mul' operation ('tmp_9', vlsiModel.c:62) (2.82 ns)
	'add' operation ('sum8', vlsiModel.c:62) (3.53 ns)
	'getelementptr' operation ('B_addr', vlsiModel.c:62) (0 ns)
	'load' operation ('B_load', vlsiModel.c:62) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 298.070 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_affine_matmul.
Execute       set_default_model k2c_affine_matmul 
Execute       bind -model k2c_affine_matmul 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_affine_matmul
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 298.284 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul.bind.adb -f 
INFO-FLOW: Finish binding k2c_affine_matmul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_dense.3 
Execute       schedule -model k2c_dense.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 298.527 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_3.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_3.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_dense.3.
Execute       set_default_model k2c_dense.3 
Execute       bind -model k2c_dense.3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_dense.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.177 sec.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 298.842 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_3.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_3.bind.adb -f 
INFO-FLOW: Finish binding k2c_dense.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_matmul.2 
Execute       schedule -model k2c_matmul.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 299.180 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_2.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_matmul.2.
Execute       set_default_model k2c_matmul.2 
Execute       bind -model k2c_matmul.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_matmul.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 299.377 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_2.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_2.bind.adb -f 
INFO-FLOW: Finish binding k2c_matmul.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_dot.1 
Execute       schedule -model k2c_dot.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 300.955 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_1.verbose.sched.rpt -verbose -f 
Command       report done; 0.131 sec.
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_1.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_dot.1.
Execute       set_default_model k2c_dot.1 
Execute       bind -model k2c_dot.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_dot.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 302.393 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.186 sec.
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_1.bind.adb -f 
Command       db_write done; 0.109 sec.
INFO-FLOW: Finish binding k2c_dot.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_relu_func.1 
Execute       schedule -model k2c_relu_func.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 302.649 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_1.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_relu_func.1.
Execute       set_default_model k2c_relu_func.1 
Execute       bind -model k2c_relu_func.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_relu_func.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 302.719 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_1.bind.adb -f 
INFO-FLOW: Finish binding k2c_relu_func.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_affine_matmul.1 
Execute       schedule -model k2c_affine_matmul.1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', vlsiModel.c:60) (0 ns)
	'mul' operation ('tmp_6', vlsiModel.c:62) (2.82 ns)
	'add' operation ('sum8', vlsiModel.c:62) (3.53 ns)
	'getelementptr' operation ('B_addr', vlsiModel.c:62) (0 ns)
	'load' operation ('B_load', vlsiModel.c:62) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 302.969 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_1.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_affine_matmul.1.
Execute       set_default_model k2c_affine_matmul.1 
Execute       bind -model k2c_affine_matmul.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_affine_matmul.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 303.181 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_1.bind.adb -f 
INFO-FLOW: Finish binding k2c_affine_matmul.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_dense.2 
Execute       schedule -model k2c_dense.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 303.437 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_2.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_dense.2.
Execute       set_default_model k2c_dense.2 
Execute       bind -model k2c_dense.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_dense.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 303.751 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_2.verbose.bind.rpt -verbose -f 
Command       report done; 0.116 sec.
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_2.bind.adb -f 
INFO-FLOW: Finish binding k2c_dense.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_matmul.1 
Execute       schedule -model k2c_matmul.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 304.089 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_1.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_matmul.1.
Execute       set_default_model k2c_matmul.1 
Execute       bind -model k2c_matmul.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_matmul.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 304.286 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_1.bind.adb -f 
INFO-FLOW: Finish binding k2c_matmul.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_dot.2 
Execute       schedule -model k2c_dot.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 305.884 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_2.verbose.sched.rpt -verbose -f 
Command       report done; 0.125 sec.
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_2.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_dot.2.
Execute       set_default_model k2c_dot.2 
Execute       bind -model k2c_dot.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_dot.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 307.286 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_2.verbose.bind.rpt -verbose -f 
Command       report done; 0.215 sec.
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_2.bind.adb -f 
INFO-FLOW: Finish binding k2c_dot.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_softmax_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_softmax_func.2 
Execute       schedule -model k2c_softmax_func.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 307.924 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_softmax_func_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_softmax_func_2.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_softmax_func.2.
Execute       set_default_model k2c_softmax_func.2 
Execute       bind -model k2c_softmax_func.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_softmax_func.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 308.224 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_softmax_func_2.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_softmax_func_2.bind.adb -f 
INFO-FLOW: Finish binding k2c_softmax_func.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_affine_matmul.2 
Execute       schedule -model k2c_affine_matmul.2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', vlsiModel.c:60) (0 ns)
	'mul' operation ('tmp_3', vlsiModel.c:62) (2.82 ns)
	'add' operation ('sum8', vlsiModel.c:62) (3.53 ns)
	'getelementptr' operation ('B_addr', vlsiModel.c:62) (0 ns)
	'load' operation ('B_load', vlsiModel.c:62) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 308.542 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_2.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_affine_matmul.2.
Execute       set_default_model k2c_affine_matmul.2 
Execute       bind -model k2c_affine_matmul.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_affine_matmul.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 308.755 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_2.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_2.bind.adb -f 
INFO-FLOW: Finish binding k2c_affine_matmul.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model k2c_dense.1 
Execute       schedule -model k2c_dense.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 308.995 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_1.sched.adb -f 
INFO-FLOW: Finish scheduling k2c_dense.1.
Execute       set_default_model k2c_dense.1 
Execute       bind -model k2c_dense.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=k2c_dense.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.172 sec.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 309.255 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.116 sec.
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_1.bind.adb -f 
INFO-FLOW: Finish binding k2c_dense.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vlsiModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model vlsiModel 
Execute       schedule -model vlsiModel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 309.711 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.sched.adb -f 
INFO-FLOW: Finish scheduling vlsiModel.
Execute       set_default_model vlsiModel 
Execute       bind -model vlsiModel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=vlsiModel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.459 sec.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 310.535 MB.
Execute       report -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.verbose.bind.rpt -verbose -f 
Command       report done; 0.432 sec.
Execute       db_write -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.bind.adb -f 
INFO-FLOW: Finish binding vlsiModel.
Execute       get_model_list vlsiModel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess k2c_sub2idx 
Execute       rtl_gen_preprocess k2c_matmul 
Execute       rtl_gen_preprocess k2c_dot.3 
Execute       rtl_gen_preprocess k2c_relu_func.3 
Execute       rtl_gen_preprocess k2c_affine_matmul.3 
Execute       rtl_gen_preprocess k2c_dense 
Execute       rtl_gen_preprocess k2c_matmul.3 
Execute       rtl_gen_preprocess k2c_dot 
Execute       rtl_gen_preprocess k2c_relu_func 
Execute       rtl_gen_preprocess k2c_affine_matmul 
Execute       rtl_gen_preprocess k2c_dense.3 
Execute       rtl_gen_preprocess k2c_matmul.2 
Execute       rtl_gen_preprocess k2c_dot.1 
Execute       rtl_gen_preprocess k2c_relu_func.1 
Execute       rtl_gen_preprocess k2c_affine_matmul.1 
Execute       rtl_gen_preprocess k2c_dense.2 
Execute       rtl_gen_preprocess k2c_matmul.1 
Execute       rtl_gen_preprocess k2c_dot.2 
Execute       rtl_gen_preprocess k2c_softmax_func.2 
Execute       rtl_gen_preprocess k2c_affine_matmul.2 
Execute       rtl_gen_preprocess k2c_dense.1 
Execute       rtl_gen_preprocess vlsiModel 
INFO-FLOW: Model list for RTL generation: k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_sub2idx -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_sub2idx.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_64s_64s_64_2_1' to 'vlsiModel_mul_64sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 311.098 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_sub2idx -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_sub2idx -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_sub2idx -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_sub2idx 
Execute       gen_rtl k2c_sub2idx -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_sub2idx 
Execute       gen_tb_info k2c_sub2idx -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_sub2idx -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_sub2idx -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_sub2idx_csynth.rpt -f 
Execute       report -model k2c_sub2idx -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_sub2idx_csynth.xml -f -x 
Execute       report -model k2c_sub2idx -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_sub2idx.verbose.rpt -verbose -f 
Execute       db_write -model k2c_sub2idx -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_sub2idx.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_matmul -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'vlsiModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'vlsiModel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'vlsiModel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_mul_18s_18s_18_1_1' to 'vlsiModel_mul_muleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mac_muladd_18s_18s_18ns_18_1_1' to 'vlsiModel_mac_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
Command       create_rtl_model done; 0.132 sec.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 311.824 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_matmul -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_matmul -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_matmul -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_matmul 
Execute       gen_rtl k2c_matmul -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_matmul 
Execute       gen_tb_info k2c_matmul -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_matmul -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_matmul_csynth.rpt -f 
Execute       report -model k2c_matmul -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_matmul_csynth.xml -f -x 
Execute       report -model k2c_matmul -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul.verbose.rpt -verbose -f 
Execute       db_write -model k2c_matmul -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_dot.3 -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_fwork' to 'k2c_dot_3_dense_fg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_kernel_array' to 'k2c_dot_3_dense_khbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_udiv_64ns_64ns_64_68_seq_1' to 'vlsiModel_udiv_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_udiv_20ns_64ns_64_24_seq_1' to 'vlsiModel_udiv_20jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_urem_64ns_64ns_64_68_seq_1' to 'vlsiModel_urem_64kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_udiv_20jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_udiv_64ibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_urem_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
Command       create_rtl_model done; 0.355 sec.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 326.348 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_dot.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_dot_3 -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_dot.3 -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_dot_3 
Execute       gen_rtl k2c_dot.3 -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_dot_3 
Execute       gen_tb_info k2c_dot.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_3 -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_dot.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dot_3_csynth.rpt -f 
Execute       report -model k2c_dot.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dot_3_csynth.xml -f -x 
Execute       report -model k2c_dot.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_3.verbose.rpt -verbose -f 
Command       report done; 0.185 sec.
Execute       db_write -model k2c_dot.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_3.adb -f 
Command       db_write done; 0.146 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_relu_func.3 -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'vlsiModel_fcmp_32ns_32ns_1_1_1' to 'vlsiModel_fcmp_32lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fcmp_32lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func_3'.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 326.693 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_relu_func.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_relu_func_3 -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_relu_func.3 -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_relu_func_3 
Execute       gen_rtl k2c_relu_func.3 -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_relu_func_3 
Execute       gen_tb_info k2c_relu_func.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_3 -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_relu_func.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_relu_func_3_csynth.rpt -f 
Execute       report -model k2c_relu_func.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_relu_func_3_csynth.xml -f -x 
Execute       report -model k2c_relu_func.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_3.verbose.rpt -verbose -f 
Execute       db_write -model k2c_relu_func.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_3.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_affine_matmul.3 -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_mul_11s_11s_11_1_1' to 'vlsiModel_mul_mulmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_mulmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_3'.
Command       create_rtl_model done; 0.103 sec.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 327.376 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_affine_matmul.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_affine_matmul_3 -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_affine_matmul.3 -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_affine_matmul_3 
Execute       gen_rtl k2c_affine_matmul.3 -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_affine_matmul_3 
Execute       gen_tb_info k2c_affine_matmul.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_3 -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_affine_matmul.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_affine_matmul_3_csynth.rpt -f 
Execute       report -model k2c_affine_matmul.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_affine_matmul_3_csynth.xml -f -x 
Execute       report -model k2c_affine_matmul.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_3.verbose.rpt -verbose -f 
Execute       db_write -model k2c_affine_matmul.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_3.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_dense -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_kernel_array' to 'k2c_dense_dense_kncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_bias_array' to 'k2c_dense_dense_bocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
Command       create_rtl_model done; 0.163 sec.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 328.097 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_dense -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_dense -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_dense -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_dense 
Execute       gen_rtl k2c_dense -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_dense 
Execute       gen_tb_info k2c_dense -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_dense -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dense_csynth.rpt -f 
Execute       report -model k2c_dense -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dense_csynth.xml -f -x 
Execute       report -model k2c_dense -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense.verbose.rpt -verbose -f 
Command       report done; 0.146 sec.
Execute       db_write -model k2c_dense -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_matmul.3 -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_mul_14s_14s_14_1_1' to 'vlsiModel_mul_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mac_muladd_14s_14s_14ns_14_1_1' to 'vlsiModel_mac_mulqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_3'.
Command       create_rtl_model done; 0.125 sec.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 328.629 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_matmul.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_matmul_3 -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_matmul.3 -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_matmul_3 
Execute       gen_rtl k2c_matmul.3 -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_matmul_3 
Execute       gen_tb_info k2c_matmul.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_3 -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_matmul.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_matmul_3_csynth.rpt -f 
Execute       report -model k2c_matmul.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_matmul_3_csynth.xml -f -x 
Execute       report -model k2c_matmul.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_3.verbose.rpt -verbose -f 
Execute       db_write -model k2c_matmul.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_3.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_dot -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_1_fwork' to 'k2c_dot_dense_1_frcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_1_kernel_array' to 'k2c_dot_dense_1_ksc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_udiv_64ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_urem_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
Command       create_rtl_model done; 0.212 sec.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 332.003 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_dot -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_dot -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_dot -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_dot 
Execute       gen_rtl k2c_dot -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_dot 
Execute       gen_tb_info k2c_dot -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_dot -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dot_csynth.rpt -f 
Execute       report -model k2c_dot -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dot_csynth.xml -f -x 
Execute       report -model k2c_dot -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot.verbose.rpt -verbose -f 
Command       report done; 0.329 sec.
Execute       db_write -model k2c_dot -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot.adb -f 
Command       db_write done; 0.247 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_relu_func -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fcmp_32lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 332.357 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_relu_func -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_relu_func -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_relu_func -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_relu_func 
Execute       gen_rtl k2c_relu_func -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_relu_func 
Execute       gen_tb_info k2c_relu_func -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_relu_func -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_relu_func_csynth.rpt -f 
Execute       report -model k2c_relu_func -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_relu_func_csynth.xml -f -x 
Execute       report -model k2c_relu_func -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func.verbose.rpt -verbose -f 
Execute       db_write -model k2c_relu_func -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_affine_matmul -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 333.267 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_affine_matmul -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_affine_matmul -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_affine_matmul -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_affine_matmul 
Execute       gen_rtl k2c_affine_matmul -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_affine_matmul 
Execute       gen_tb_info k2c_affine_matmul -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_affine_matmul -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_affine_matmul_csynth.rpt -f 
Execute       report -model k2c_affine_matmul -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_affine_matmul_csynth.xml -f -x 
Execute       report -model k2c_affine_matmul -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul.verbose.rpt -verbose -f 
Execute       db_write -model k2c_affine_matmul -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul.adb -f 
Command       db_write done; 0.101 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_dense.3 -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_1_kernel_array' to 'k2c_dense_3_densetde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_1_bias_array' to 'k2c_dense_3_denseudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
Command       create_rtl_model done; 0.128 sec.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 333.996 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_dense.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_dense_3 -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_dense.3 -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_dense_3 
Execute       gen_rtl k2c_dense.3 -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_dense_3 
Execute       gen_tb_info k2c_dense.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_3 -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_dense.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dense_3_csynth.rpt -f 
Execute       report -model k2c_dense.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dense_3_csynth.xml -f -x 
Execute       report -model k2c_dense.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_3.verbose.rpt -verbose -f 
Command       report done; 0.134 sec.
Execute       db_write -model k2c_dense.3 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_3.adb -f 
Command       db_write done; 0.111 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_matmul.2 -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_mul_12s_12s_12_1_1' to 'vlsiModel_mul_mulvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mac_muladd_12s_12s_12ns_12_1_1' to 'vlsiModel_mac_mulwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_mulvdy': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
Command       create_rtl_model done; 0.208 sec.
INFO: [HLS 200-111]  Elapsed time: 0.657 seconds; current allocated memory: 334.530 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_matmul.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_matmul_2 -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_matmul.2 -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_matmul_2 
Execute       gen_rtl k2c_matmul.2 -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_matmul_2 
Execute       gen_tb_info k2c_matmul.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_2 -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_matmul.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_matmul_2_csynth.rpt -f 
Execute       report -model k2c_matmul.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_matmul_2_csynth.xml -f -x 
Execute       report -model k2c_matmul.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_2.verbose.rpt -verbose -f 
Execute       db_write -model k2c_matmul.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_2.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_dot.1 -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_2_fwork' to 'k2c_dot_1_dense_2xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_2_kernel_array' to 'k2c_dot_1_dense_2yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_udiv_64ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_urem_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
Command       create_rtl_model done; 0.241 sec.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 337.750 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_dot.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_dot_1 -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_dot.1 -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_dot_1 
Execute       gen_rtl k2c_dot.1 -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_dot_1 
Execute       gen_tb_info k2c_dot.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_1 -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_dot.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dot_1_csynth.rpt -f 
Execute       report -model k2c_dot.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dot_1_csynth.xml -f -x 
Execute       report -model k2c_dot.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_1.verbose.rpt -verbose -f 
Command       report done; 0.215 sec.
Execute       db_write -model k2c_dot.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_1.adb -f 
Command       db_write done; 0.187 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_relu_func.1 -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fcmp_32lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func_1'.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 338.115 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_relu_func.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_relu_func_1 -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_relu_func.1 -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_relu_func_1 
Execute       gen_rtl k2c_relu_func.1 -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_relu_func_1 
Execute       gen_tb_info k2c_relu_func.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_1 -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_relu_func.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_relu_func_1_csynth.rpt -f 
Execute       report -model k2c_relu_func.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_relu_func_1_csynth.xml -f -x 
Execute       report -model k2c_relu_func.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_1.verbose.rpt -verbose -f 
Execute       db_write -model k2c_relu_func.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_affine_matmul.1 -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
Command       create_rtl_model done; 0.176 sec.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 338.867 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_affine_matmul.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_affine_matmul_1 -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_affine_matmul.1 -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_affine_matmul_1 
Execute       gen_rtl k2c_affine_matmul.1 -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_affine_matmul_1 
Execute       gen_tb_info k2c_affine_matmul.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_1 -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_affine_matmul.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_affine_matmul_1_csynth.rpt -f 
Execute       report -model k2c_affine_matmul.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_affine_matmul_1_csynth.xml -f -x 
Execute       report -model k2c_affine_matmul.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_1.verbose.rpt -verbose -f 
Execute       db_write -model k2c_affine_matmul.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_1.adb -f 
Command       db_write done; 0.101 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_dense.2 -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_2_kernel_array' to 'k2c_dense_2_densezec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_2_bias_array' to 'k2c_dense_2_denseAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
Command       create_rtl_model done; 0.111 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 339.555 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_dense.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_dense_2 -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_dense.2 -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_dense_2 
Execute       gen_rtl k2c_dense.2 -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_dense_2 
Execute       gen_tb_info k2c_dense.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_2 -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_dense.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dense_2_csynth.rpt -f 
Execute       report -model k2c_dense.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dense_2_csynth.xml -f -x 
Execute       report -model k2c_dense.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_2.verbose.rpt -verbose -f 
Command       report done; 0.156 sec.
Execute       db_write -model k2c_dense.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_2.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_matmul.1 -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mul_mul_10s_10s_10_1_1' to 'vlsiModel_mul_mulBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mac_muladd_10s_10s_10ns_10_1_1' to 'vlsiModel_mac_mulCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_mulBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
Command       create_rtl_model done; 0.142 sec.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 340.094 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_matmul.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_matmul_1 -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_matmul.1 -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_matmul_1 
Execute       gen_rtl k2c_matmul.1 -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_matmul_1 
Execute       gen_tb_info k2c_matmul.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_1 -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_matmul.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_matmul_1_csynth.rpt -f 
Execute       report -model k2c_matmul.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_matmul_1_csynth.xml -f -x 
Execute       report -model k2c_matmul.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_1.verbose.rpt -verbose -f 
Execute       db_write -model k2c_matmul.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_1.adb -f 
Command       db_write done; 0.116 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_dot.2 -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_3_fwork' to 'k2c_dot_2_dense_3DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_3_kernel_array' to 'k2c_dot_2_dense_3Ee0' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_udiv_64ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_urem_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
Command       create_rtl_model done; 0.267 sec.
INFO: [HLS 200-111]  Elapsed time: 0.646 seconds; current allocated memory: 342.981 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_dot.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_dot_2 -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_dot.2 -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_dot_2 
Execute       gen_rtl k2c_dot.2 -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_dot_2 
Execute       gen_tb_info k2c_dot.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_2 -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_dot.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dot_2_csynth.rpt -f 
Execute       report -model k2c_dot.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dot_2_csynth.xml -f -x 
Execute       report -model k2c_dot.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_2.verbose.rpt -verbose -f 
Command       report done; 0.206 sec.
Execute       db_write -model k2c_dot.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_2.adb -f 
Command       db_write done; 0.193 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_softmax_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_softmax_func.2 -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_softmax_func_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'vlsiModel_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'vlsiModel_faddfsuFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_fdiv_32ns_32ns_32_12_1' to 'vlsiModel_fdiv_32Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'vlsiModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'vlsiModel_fexp_32Hfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_faddfsuFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fcmp_32lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fdiv_32Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fexp_32Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_softmax_func_2'.
Command       create_rtl_model done; 0.171 sec.
INFO: [HLS 200-111]  Elapsed time: 0.943 seconds; current allocated memory: 343.863 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_softmax_func.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_softmax_func_2 -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_softmax_func.2 -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_softmax_func_2 
Execute       gen_rtl k2c_softmax_func.2 -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_softmax_func_2 
Execute       gen_tb_info k2c_softmax_func.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_softmax_func_2 -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_softmax_func.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_softmax_func_2_csynth.rpt -f 
Execute       report -model k2c_softmax_func.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_softmax_func_2_csynth.xml -f -x 
Execute       report -model k2c_softmax_func.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_softmax_func_2.verbose.rpt -verbose -f 
Execute       db_write -model k2c_softmax_func.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_softmax_func_2.adb -f 
Command       db_write done; 0.106 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_affine_matmul.2 -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'vlsiModel_mac_muladd_9s_9s_9ns_9_1_1' to 'vlsiModel_mac_mulIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mac_mulIfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
Command       create_rtl_model done; 0.111 sec.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 344.609 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_affine_matmul.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_affine_matmul_2 -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_affine_matmul.2 -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_affine_matmul_2 
Execute       gen_rtl k2c_affine_matmul.2 -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_affine_matmul_2 
Execute       gen_tb_info k2c_affine_matmul.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_2 -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_affine_matmul.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_affine_matmul_2_csynth.rpt -f 
Execute       report -model k2c_affine_matmul.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_affine_matmul_2_csynth.xml -f -x 
Execute       report -model k2c_affine_matmul.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_2.verbose.rpt -verbose -f 
Execute       db_write -model k2c_affine_matmul.2 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_2.adb -f 
Command       db_write done; 0.143 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model k2c_dense.1 -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_3_kernel_array' to 'k2c_dense_1_denseJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_3_bias_array' to 'k2c_dense_1_denseKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_3_output_numel_r' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'vlsiModel_mul_64sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
Command       create_rtl_model done; 0.148 sec.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 345.323 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl k2c_dense.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/k2c_dense_1 -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl k2c_dense.1 -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/k2c_dense_1 
Execute       gen_rtl k2c_dense.1 -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/k2c_dense_1 
Execute       gen_tb_info k2c_dense.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_1 -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model k2c_dense.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dense_1_csynth.rpt -f 
Execute       report -model k2c_dense.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/k2c_dense_1_csynth.xml -f -x 
Execute       report -model k2c_dense.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_1.verbose.rpt -verbose -f 
Command       report done; 0.156 sec.
Execute       db_write -model k2c_dense.1 -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_1.adb -f 
Command       db_write done; 0.131 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vlsiModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model vlsiModel -vendor xilinx -mg_file C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_3_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_3_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_3_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vlsiModel/dense_3_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vlsiModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_input_input_ar' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_input_input_ar' to 'vlsiModel_dense_iLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_output_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_output_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_1_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_1_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_1_output_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_1_output_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_1_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_1_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_1_kernel_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_1_kernel_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_1_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_1_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_2_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_2_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_2_output_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_2_output_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_2_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_2_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_2_kernel_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_2_kernel_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_2_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_2_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_3_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_3_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_3_kernel_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_3_kernel_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_3_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_3_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_output_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_output_array' to 'vlsiModel_dense_oMgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_kernel_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_input_input_sh' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_input_input_sh' to 'vlsiModel_dense_iNgs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_kernel_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_kernel_shape' to 'vlsiModel_dense_kOgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_1_output_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_1_output_array' to 'vlsiModel_dense_1PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_1_kernel_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_1_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_1_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_output_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_output_shape' to 'vlsiModel_dense_oQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_1_kernel_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_1_kernel_shape' to 'vlsiModel_dense_1Rg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_2_output_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_2_output_array' to 'vlsiModel_dense_2Shg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_2_kernel_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_2_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_2_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_1_output_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_1_output_shape' to 'vlsiModel_dense_1Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_2_kernel_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_2_kernel_shape' to 'vlsiModel_dense_2UhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_3_kernel_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_3_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_3_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_3_output_numel_r' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_2_output_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_2_output_shape' to 'vlsiModel_dense_2VhK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_3_kernel_shape' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_3_kernel_shape' to 'vlsiModel_dense_3WhU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_3_output_array_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'vlsiModel_dense_3_output_array_r' to 'vlsiModel_dense_3Xh4' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'vlsiModel/dense_3_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'vlsiModel/dense_3_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vlsiModel'.
Command       create_rtl_model done; 2.72 sec.
INFO: [HLS 200-111]  Elapsed time: 3.214 seconds; current allocated memory: 346.769 MB.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       gen_rtl vlsiModel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/systemc/vlsiModel -synmodules k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel 
Execute       gen_rtl vlsiModel -istop -style xilinx -f -lang vhdl -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/vhdl/vlsiModel 
Execute       gen_rtl vlsiModel -istop -style xilinx -f -lang vlog -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/verilog/vlsiModel 
Execute       export_constraint_db -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.constraint.tcl -f -tool general 
Execute       report -model vlsiModel -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.design.xml -verbose -f -dv 
Command       report done; 0.331 sec.
Execute       report -model vlsiModel -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info vlsiModel -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel -p C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db 
Execute       report -model vlsiModel -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/vlsiModel_csynth.rpt -f 
Execute       report -model vlsiModel -o C:/vlsi/vlsiModel/vlsiModel/solution1/syn/report/vlsiModel_csynth.xml -f -x 
Execute       report -model vlsiModel -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.verbose.rpt -verbose -f 
Command       report done; 0.521 sec.
Execute       db_write -model vlsiModel -o C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.adb -f 
Command       db_write done; 0.141 sec.
Execute       sc_get_clocks vlsiModel 
Execute       sc_get_portdomain vlsiModel 
INFO-FLOW: Model list for RTL component generation: k2c_sub2idx k2c_matmul k2c_dot.3 k2c_relu_func.3 k2c_affine_matmul.3 k2c_dense k2c_matmul.3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense.3 k2c_matmul.2 k2c_dot.1 k2c_relu_func.1 k2c_affine_matmul.1 k2c_dense.2 k2c_matmul.1 k2c_dot.2 k2c_softmax_func.2 k2c_affine_matmul.2 k2c_dense.1 vlsiModel
INFO-FLOW: Handling components in module [k2c_sub2idx] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_sub2idx.compgen.tcl 
INFO-FLOW: Found component vlsiModel_mul_64sbkb.
INFO-FLOW: Append model vlsiModel_mul_64sbkb
INFO-FLOW: Handling components in module [k2c_matmul] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul.compgen.tcl 
INFO-FLOW: Found component vlsiModel_fadd_32cud.
INFO-FLOW: Append model vlsiModel_fadd_32cud
INFO-FLOW: Found component vlsiModel_fmul_32dEe.
INFO-FLOW: Append model vlsiModel_fmul_32dEe
INFO-FLOW: Found component vlsiModel_mul_muleOg.
INFO-FLOW: Append model vlsiModel_mul_muleOg
INFO-FLOW: Found component vlsiModel_mac_mulfYi.
INFO-FLOW: Append model vlsiModel_mac_mulfYi
INFO-FLOW: Handling components in module [k2c_dot_3] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_3.compgen.tcl 
INFO-FLOW: Found component vlsiModel_udiv_64ibs.
INFO-FLOW: Append model vlsiModel_udiv_64ibs
INFO-FLOW: Found component vlsiModel_udiv_20jbC.
INFO-FLOW: Append model vlsiModel_udiv_20jbC
INFO-FLOW: Found component vlsiModel_urem_64kbM.
INFO-FLOW: Append model vlsiModel_urem_64kbM
INFO-FLOW: Found component k2c_dot_3_dense_fg8j.
INFO-FLOW: Append model k2c_dot_3_dense_fg8j
INFO-FLOW: Found component k2c_dot_3_dense_khbi.
INFO-FLOW: Append model k2c_dot_3_dense_khbi
INFO-FLOW: Found component k2c_dot_3_permA.
INFO-FLOW: Append model k2c_dot_3_permA
INFO-FLOW: Found component k2c_dot_3_permB.
INFO-FLOW: Append model k2c_dot_3_permB
INFO-FLOW: Handling components in module [k2c_relu_func_3] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_3.compgen.tcl 
INFO-FLOW: Found component vlsiModel_fcmp_32lbW.
INFO-FLOW: Append model vlsiModel_fcmp_32lbW
INFO-FLOW: Handling components in module [k2c_affine_matmul_3] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_3.compgen.tcl 
INFO-FLOW: Found component vlsiModel_mul_mulmb6.
INFO-FLOW: Append model vlsiModel_mul_mulmb6
INFO-FLOW: Handling components in module [k2c_dense] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense.compgen.tcl 
INFO-FLOW: Found component k2c_dense_dense_kncg.
INFO-FLOW: Append model k2c_dense_dense_kncg
INFO-FLOW: Found component k2c_dense_dense_bocq.
INFO-FLOW: Append model k2c_dense_dense_bocq
INFO-FLOW: Handling components in module [k2c_matmul_3] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_3.compgen.tcl 
INFO-FLOW: Found component vlsiModel_mul_mulpcA.
INFO-FLOW: Append model vlsiModel_mul_mulpcA
INFO-FLOW: Found component vlsiModel_mac_mulqcK.
INFO-FLOW: Append model vlsiModel_mac_mulqcK
INFO-FLOW: Handling components in module [k2c_dot] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot.compgen.tcl 
INFO-FLOW: Found component k2c_dot_dense_1_frcU.
INFO-FLOW: Append model k2c_dot_dense_1_frcU
INFO-FLOW: Found component k2c_dot_dense_1_ksc4.
INFO-FLOW: Append model k2c_dot_dense_1_ksc4
INFO-FLOW: Handling components in module [k2c_relu_func] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func.compgen.tcl 
INFO-FLOW: Handling components in module [k2c_affine_matmul] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul.compgen.tcl 
INFO-FLOW: Handling components in module [k2c_dense_3] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_3.compgen.tcl 
INFO-FLOW: Found component k2c_dense_3_densetde.
INFO-FLOW: Append model k2c_dense_3_densetde
INFO-FLOW: Found component k2c_dense_3_denseudo.
INFO-FLOW: Append model k2c_dense_3_denseudo
INFO-FLOW: Handling components in module [k2c_matmul_2] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_2.compgen.tcl 
INFO-FLOW: Found component vlsiModel_mul_mulvdy.
INFO-FLOW: Append model vlsiModel_mul_mulvdy
INFO-FLOW: Found component vlsiModel_mac_mulwdI.
INFO-FLOW: Append model vlsiModel_mac_mulwdI
INFO-FLOW: Handling components in module [k2c_dot_1] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_1.compgen.tcl 
INFO-FLOW: Found component k2c_dot_1_dense_2xdS.
INFO-FLOW: Append model k2c_dot_1_dense_2xdS
INFO-FLOW: Found component k2c_dot_1_dense_2yd2.
INFO-FLOW: Append model k2c_dot_1_dense_2yd2
INFO-FLOW: Handling components in module [k2c_relu_func_1] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_1.compgen.tcl 
INFO-FLOW: Handling components in module [k2c_affine_matmul_1] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_1.compgen.tcl 
INFO-FLOW: Handling components in module [k2c_dense_2] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_2.compgen.tcl 
INFO-FLOW: Found component k2c_dense_2_densezec.
INFO-FLOW: Append model k2c_dense_2_densezec
INFO-FLOW: Found component k2c_dense_2_denseAem.
INFO-FLOW: Append model k2c_dense_2_denseAem
INFO-FLOW: Handling components in module [k2c_matmul_1] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_1.compgen.tcl 
INFO-FLOW: Found component vlsiModel_mul_mulBew.
INFO-FLOW: Append model vlsiModel_mul_mulBew
INFO-FLOW: Found component vlsiModel_mac_mulCeG.
INFO-FLOW: Append model vlsiModel_mac_mulCeG
INFO-FLOW: Handling components in module [k2c_dot_2] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_2.compgen.tcl 
INFO-FLOW: Found component k2c_dot_2_dense_3DeQ.
INFO-FLOW: Append model k2c_dot_2_dense_3DeQ
INFO-FLOW: Found component k2c_dot_2_dense_3Ee0.
INFO-FLOW: Append model k2c_dot_2_dense_3Ee0
INFO-FLOW: Handling components in module [k2c_softmax_func_2] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_softmax_func_2.compgen.tcl 
INFO-FLOW: Found component vlsiModel_faddfsuFfa.
INFO-FLOW: Append model vlsiModel_faddfsuFfa
INFO-FLOW: Found component vlsiModel_fdiv_32Gfk.
INFO-FLOW: Append model vlsiModel_fdiv_32Gfk
INFO-FLOW: Found component vlsiModel_fexp_32Hfu.
INFO-FLOW: Append model vlsiModel_fexp_32Hfu
INFO-FLOW: Handling components in module [k2c_affine_matmul_2] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_2.compgen.tcl 
INFO-FLOW: Found component vlsiModel_mac_mulIfE.
INFO-FLOW: Append model vlsiModel_mac_mulIfE
INFO-FLOW: Handling components in module [k2c_dense_1] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_1.compgen.tcl 
INFO-FLOW: Found component k2c_dense_1_denseJfO.
INFO-FLOW: Append model k2c_dense_1_denseJfO
INFO-FLOW: Found component k2c_dense_1_denseKfY.
INFO-FLOW: Append model k2c_dense_1_denseKfY
INFO-FLOW: Handling components in module [vlsiModel] ... 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.compgen.tcl 
INFO-FLOW: Found component vlsiModel_dense_iLf8.
INFO-FLOW: Append model vlsiModel_dense_iLf8
INFO-FLOW: Found component vlsiModel_dense_oMgi.
INFO-FLOW: Append model vlsiModel_dense_oMgi
INFO-FLOW: Found component vlsiModel_dense_iNgs.
INFO-FLOW: Append model vlsiModel_dense_iNgs
INFO-FLOW: Found component vlsiModel_dense_1PgM.
INFO-FLOW: Append model vlsiModel_dense_1PgM
INFO-FLOW: Found component vlsiModel_dense_2Shg.
INFO-FLOW: Append model vlsiModel_dense_2Shg
INFO-FLOW: Found component vlsiModel_dense_3Xh4.
INFO-FLOW: Append model vlsiModel_dense_3Xh4
INFO-FLOW: Append model k2c_sub2idx
INFO-FLOW: Append model k2c_matmul
INFO-FLOW: Append model k2c_dot_3
INFO-FLOW: Append model k2c_relu_func_3
INFO-FLOW: Append model k2c_affine_matmul_3
INFO-FLOW: Append model k2c_dense
INFO-FLOW: Append model k2c_matmul_3
INFO-FLOW: Append model k2c_dot
INFO-FLOW: Append model k2c_relu_func
INFO-FLOW: Append model k2c_affine_matmul
INFO-FLOW: Append model k2c_dense_3
INFO-FLOW: Append model k2c_matmul_2
INFO-FLOW: Append model k2c_dot_1
INFO-FLOW: Append model k2c_relu_func_1
INFO-FLOW: Append model k2c_affine_matmul_1
INFO-FLOW: Append model k2c_dense_2
INFO-FLOW: Append model k2c_matmul_1
INFO-FLOW: Append model k2c_dot_2
INFO-FLOW: Append model k2c_softmax_func_2
INFO-FLOW: Append model k2c_affine_matmul_2
INFO-FLOW: Append model k2c_dense_1
INFO-FLOW: Append model vlsiModel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: vlsiModel_mul_64sbkb vlsiModel_fadd_32cud vlsiModel_fmul_32dEe vlsiModel_mul_muleOg vlsiModel_mac_mulfYi vlsiModel_udiv_64ibs vlsiModel_udiv_20jbC vlsiModel_urem_64kbM k2c_dot_3_dense_fg8j k2c_dot_3_dense_khbi k2c_dot_3_permA k2c_dot_3_permB vlsiModel_fcmp_32lbW vlsiModel_mul_mulmb6 k2c_dense_dense_kncg k2c_dense_dense_bocq vlsiModel_mul_mulpcA vlsiModel_mac_mulqcK k2c_dot_dense_1_frcU k2c_dot_dense_1_ksc4 k2c_dense_3_densetde k2c_dense_3_denseudo vlsiModel_mul_mulvdy vlsiModel_mac_mulwdI k2c_dot_1_dense_2xdS k2c_dot_1_dense_2yd2 k2c_dense_2_densezec k2c_dense_2_denseAem vlsiModel_mul_mulBew vlsiModel_mac_mulCeG k2c_dot_2_dense_3DeQ k2c_dot_2_dense_3Ee0 vlsiModel_faddfsuFfa vlsiModel_fdiv_32Gfk vlsiModel_fexp_32Hfu vlsiModel_mac_mulIfE k2c_dense_1_denseJfO k2c_dense_1_denseKfY vlsiModel_dense_iLf8 vlsiModel_dense_oMgi vlsiModel_dense_iNgs vlsiModel_dense_1PgM vlsiModel_dense_2Shg vlsiModel_dense_3Xh4 k2c_sub2idx k2c_matmul k2c_dot_3 k2c_relu_func_3 k2c_affine_matmul_3 k2c_dense k2c_matmul_3 k2c_dot k2c_relu_func k2c_affine_matmul k2c_dense_3 k2c_matmul_2 k2c_dot_1 k2c_relu_func_1 k2c_affine_matmul_1 k2c_dense_2 k2c_matmul_1 k2c_dot_2 k2c_softmax_func_2 k2c_affine_matmul_2 k2c_dense_1 vlsiModel
INFO-FLOW: To file: write model vlsiModel_mul_64sbkb
INFO-FLOW: To file: write model vlsiModel_fadd_32cud
INFO-FLOW: To file: write model vlsiModel_fmul_32dEe
INFO-FLOW: To file: write model vlsiModel_mul_muleOg
INFO-FLOW: To file: write model vlsiModel_mac_mulfYi
INFO-FLOW: To file: write model vlsiModel_udiv_64ibs
INFO-FLOW: To file: write model vlsiModel_udiv_20jbC
INFO-FLOW: To file: write model vlsiModel_urem_64kbM
INFO-FLOW: To file: write model k2c_dot_3_dense_fg8j
INFO-FLOW: To file: write model k2c_dot_3_dense_khbi
INFO-FLOW: To file: write model k2c_dot_3_permA
INFO-FLOW: To file: write model k2c_dot_3_permB
INFO-FLOW: To file: write model vlsiModel_fcmp_32lbW
INFO-FLOW: To file: write model vlsiModel_mul_mulmb6
INFO-FLOW: To file: write model k2c_dense_dense_kncg
INFO-FLOW: To file: write model k2c_dense_dense_bocq
INFO-FLOW: To file: write model vlsiModel_mul_mulpcA
INFO-FLOW: To file: write model vlsiModel_mac_mulqcK
INFO-FLOW: To file: write model k2c_dot_dense_1_frcU
INFO-FLOW: To file: write model k2c_dot_dense_1_ksc4
INFO-FLOW: To file: write model k2c_dense_3_densetde
INFO-FLOW: To file: write model k2c_dense_3_denseudo
INFO-FLOW: To file: write model vlsiModel_mul_mulvdy
INFO-FLOW: To file: write model vlsiModel_mac_mulwdI
INFO-FLOW: To file: write model k2c_dot_1_dense_2xdS
INFO-FLOW: To file: write model k2c_dot_1_dense_2yd2
INFO-FLOW: To file: write model k2c_dense_2_densezec
INFO-FLOW: To file: write model k2c_dense_2_denseAem
INFO-FLOW: To file: write model vlsiModel_mul_mulBew
INFO-FLOW: To file: write model vlsiModel_mac_mulCeG
INFO-FLOW: To file: write model k2c_dot_2_dense_3DeQ
INFO-FLOW: To file: write model k2c_dot_2_dense_3Ee0
INFO-FLOW: To file: write model vlsiModel_faddfsuFfa
INFO-FLOW: To file: write model vlsiModel_fdiv_32Gfk
INFO-FLOW: To file: write model vlsiModel_fexp_32Hfu
INFO-FLOW: To file: write model vlsiModel_mac_mulIfE
INFO-FLOW: To file: write model k2c_dense_1_denseJfO
INFO-FLOW: To file: write model k2c_dense_1_denseKfY
INFO-FLOW: To file: write model vlsiModel_dense_iLf8
INFO-FLOW: To file: write model vlsiModel_dense_oMgi
INFO-FLOW: To file: write model vlsiModel_dense_iNgs
INFO-FLOW: To file: write model vlsiModel_dense_1PgM
INFO-FLOW: To file: write model vlsiModel_dense_2Shg
INFO-FLOW: To file: write model vlsiModel_dense_3Xh4
INFO-FLOW: To file: write model k2c_sub2idx
INFO-FLOW: To file: write model k2c_matmul
INFO-FLOW: To file: write model k2c_dot_3
INFO-FLOW: To file: write model k2c_relu_func_3
INFO-FLOW: To file: write model k2c_affine_matmul_3
INFO-FLOW: To file: write model k2c_dense
INFO-FLOW: To file: write model k2c_matmul_3
INFO-FLOW: To file: write model k2c_dot
INFO-FLOW: To file: write model k2c_relu_func
INFO-FLOW: To file: write model k2c_affine_matmul
INFO-FLOW: To file: write model k2c_dense_3
INFO-FLOW: To file: write model k2c_matmul_2
INFO-FLOW: To file: write model k2c_dot_1
INFO-FLOW: To file: write model k2c_relu_func_1
INFO-FLOW: To file: write model k2c_affine_matmul_1
INFO-FLOW: To file: write model k2c_dense_2
INFO-FLOW: To file: write model k2c_matmul_1
INFO-FLOW: To file: write model k2c_dot_2
INFO-FLOW: To file: write model k2c_softmax_func_2
INFO-FLOW: To file: write model k2c_affine_matmul_2
INFO-FLOW: To file: write model k2c_dense_1
INFO-FLOW: To file: write model vlsiModel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_sub2idx.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'vlsiModel_mul_64sbkb_MulnS_0'
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul.compgen.tcl 
Command       ap_source done; 0.237 sec.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_3.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'vlsiModel_udiv_64ibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'vlsiModel_udiv_20jbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'vlsiModel_urem_64kbM_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_3_dense_fg8j_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_khbi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_3_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_3_permB_ram (RAM)' using distributed RAMs.
Command       ap_source done; 5.673 sec.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'k2c_dense_dense_kncg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_dense_kncg_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_dense_bocq_rom' using auto ROMs.
Command       ap_source done; 5.271 sec.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_1_frcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_1_ksc4_rom' using auto ROMs.
Command       ap_source done; 0.355 sec.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_3.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_densetde' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densetde_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_denseudo_rom' using auto ROMs.
Command       ap_source done; 0.463 sec.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_2xdS_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_2yd2_rom' using auto ROMs.
Command       ap_source done; 0.189 sec.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_2.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_densezec' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_densezec_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denseAem_rom' using distributed ROMs.
Command       ap_source done; 0.184 sec.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_3DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_3Ee0_rom' using auto ROMs.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_softmax_func_2.compgen.tcl 
Command       ap_source done; 0.201 sec.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_1.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_denseJfO' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseJfO_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseKfY_rom' using distributed ROMs.
Command       ap_source done; 0.176 sec.
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'vlsiModel_dense_iLf8_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'vlsiModel_dense_oMgi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'vlsiModel_dense_iNgs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'vlsiModel_dense_1PgM_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'vlsiModel_dense_2Shg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'vlsiModel_dense_3Xh4_ram (RAM)' using distributed RAMs with power-on initialization.
Command       ap_source done; 0.307 sec.
Execute       get_config_sdx -target 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.122 sec.
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.186 sec.
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.192 sec.
Command       ap_source done; 0.192 sec.
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_sub2idx.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_softmax_func_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_sub2idx.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_softmax_func_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.compgen.tcl 
Execute         source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute         source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute         source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_sub2idx.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_3.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_relu_func_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_matmul_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dot_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_softmax_func_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_affine_matmul_2.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/k2c_dense_1.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.compgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.constraint.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.constraint.tcl 
Execute       sc_get_clocks vlsiModel 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/impl/misc/vlsiModel_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/impl/misc/vlsiModel_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/impl/misc/vlsiModel_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/impl/misc/vlsiModel_ap_fdiv_10_no_dsp_32_ip.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/impl/misc/vlsiModel_ap_fexp_6_full_dsp_32_ip.tcl 
Execute       source C:/vlsi/vlsiModel/vlsiModel/solution1/impl/misc/vlsiModel_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:00 . Memory (MB): peak = 483.426 ; gain = 427.863
INFO: [SYSC 207-301] Generating SystemC RTL for vlsiModel.
INFO: [VHDL 208-304] Generating VHDL RTL for vlsiModel.
INFO: [VLOG 209-307] Generating Verilog RTL for vlsiModel.
Command     autosyn done; 49.034 sec.
Command   csynth_design done; 59.782 sec.
Command ap_source done; 60.049 sec.
Execute cleanup_all 
Command cleanup_all done; 0.111 sec.
INFO-FLOW: Workspace C:/vlsi/vlsiModel/vlsiModel/solution1 opened at Thu Apr 18 00:49:55 +0530 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.19 sec.
Execute   cosim_design -rtl vhdl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     is_encrypted C:/vlsi/vlsiModel/vlsiModel_test_suite.c 
Execute     is_encrypted C:/vlsi/vlsiModel/vlsiModel.c 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/vlsi/vlsiModel/vlsiModel_test_suite.c C:/vlsi/vlsiModel/vlsiModel/solution1/./sim/autowrap/testbench/vlsiModel_test_suite.c_pre.c
INFO-FLOW: Marker-Pragma convertor: C:/vlsi/vlsiModel/vlsiModel/solution1/./sim/autowrap/testbench/vlsiModel_test_suite.c_pre.c C:/vlsi/vlsiModel/vlsiModel/solution1/./sim/autowrap/testbench/vlsiModel_test_suite.c_pre.c.line.c ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/vlsiModel_test_suite.c_pre.c.tb.c.line ./sim/autowrap/testbench/vlsiModel_test_suite.c_pre.c.tb.c ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/vlsi/vlsiModel/vlsiModel.c C:/vlsi/vlsiModel/vlsiModel/solution1/./sim/autowrap/testbench/vlsiModel.c_pre.c
INFO-FLOW: Marker-Pragma convertor: C:/vlsi/vlsiModel/vlsiModel/solution1/./sim/autowrap/testbench/vlsiModel.c_pre.c C:/vlsi/vlsiModel/vlsiModel/solution1/./sim/autowrap/testbench/vlsiModel.c_pre.c.line.c ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/vlsiModel.c_pre.c.tb.c.line ./sim/autowrap/testbench/vlsiModel.c_pre.c.tb.c ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     get_default_platform 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.31 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     get_default_platform 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.rtl_wrap.cfg.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source C:/vlsi/vlsiModel/vlsiModel/solution1/.autopilot/db/vlsiModel.tbgen.tcl 
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 3251.71 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 3290.18 sec.
Command ap_source done; 3290.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/mssri/Desktop/books/CS577_CbasedVLSI/Project/vlsiModel/vlsiModel/solution1 opened at Thu Apr 18 18:38:24 +0530 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.142 sec.
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.124 sec.
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.349 sec.
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.147 sec.
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.329 sec.
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.361 sec.
Command     ap_source done; 0.373 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Command     import_lib done; 0.111 sec.
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Command     set_part done; 0.111 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.062 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/mssri/Desktop/books/CS577_CbasedVLSI/Project/vlsiModel/vlsiModel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/mssri/Desktop/books/CS577_CbasedVLSI/Project/vlsiModel/vlsiModel_test_suite.c 
Execute     is_xip C:/Users/mssri/Desktop/books/CS577_CbasedVLSI/Project/vlsiModel/vlsiModel_test_suite.c 
Execute     is_encrypted C:/Users/mssri/Desktop/books/CS577_CbasedVLSI/Project/vlsiModel/vlsiModel.c 
Execute     is_xip C:/Users/mssri/Desktop/books/CS577_CbasedVLSI/Project/vlsiModel/vlsiModel.c 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.343 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 30.32 sec.
Command ap_source done; 31.419 sec.
Execute cleanup_all 
