set_property SRC_FILE_INFO {cfile:E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_07/ZCU111_Rev1.0.xdc rfile:../../../ZCU111_Rev1.0.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A16      [get_ports "PL_DDR4_CKE"] ;# Bank  69 VCCO - VCC1V2   - IO_L24N_T3U_N11_69
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_CKE"] ;# Bank  69 VCCO - VCC1V2   - IO_L24N_T3U_N11_69
set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A17      [get_ports "PL_DDR4_RESET_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L24P_T3U_N10_69
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PL_DDR4_RESET_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L24P_T3U_N10_69
set_property src_info {type:XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D15      [get_ports "PL_DDR4_CAS_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L23N_T3U_N9_69
set_property src_info {type:XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_CAS_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L23N_T3U_N9_69
set_property src_info {type:XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D16      [get_ports "PL_DDR4_CS_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L23P_T3U_N8_69
set_property src_info {type:XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_CS_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L23P_T3U_N8_69
set_property src_info {type:XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B17      [get_ports "PL_DDR4_WE_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_69
set_property src_info {type:XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_WE_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_69
set_property src_info {type:XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B18      [get_ports "PL_DDR4_ALERT_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_69
set_property src_info {type:XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_ALERT_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_69
set_property src_info {type:XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C16      [get_ports "PL_DDR4_BG0"] ;# Bank  69 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_69
set_property src_info {type:XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_BG0"] ;# Bank  69 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_69
set_property src_info {type:XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C17      [get_ports "PMOD0_0_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_69
set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12   [get_ports "PMOD0_0_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_69
set_property src_info {type:XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A19      [get_ports "PL_DDR4_ACT_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_69
set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_ACT_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_69
set_property src_info {type:XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B19      [get_ports "PL_DDR4_ODT"] ;# Bank  69 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_69
set_property src_info {type:XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_ODT"] ;# Bank  69 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_69
set_property src_info {type:XDC file:1 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C18      [get_ports "PL_DDR4_RAS_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_69
set_property src_info {type:XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_RAS_B"] ;# Bank  69 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_69
set_property src_info {type:XDC file:1 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D18      [get_ports "PL_DDR4_A0"] ;# Bank  69 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_69
set_property src_info {type:XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_A0"] ;# Bank  69 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_69
set_property src_info {type:XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D19      [get_ports "PL_DDR4_PARITY"] ;# Bank  69 VCCO - VCC1V2   - IO_T3U_N12_69
set_property src_info {type:XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_PARITY"] ;# Bank  69 VCCO - VCC1V2   - IO_T3U_N12_69
set_property src_info {type:XDC file:1 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E19      [get_ports "PL_DDR4_A1"] ;# Bank  69 VCCO - VCC1V2   - IO_T2U_N12_69
set_property src_info {type:XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_A1"] ;# Bank  69 VCCO - VCC1V2   - IO_T2U_N12_69
set_property src_info {type:XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E17      [get_ports "PL_DDR4_A2"] ;# Bank  69 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_69
set_property src_info {type:XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_A2"] ;# Bank  69 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_69
set_property src_info {type:XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E18      [get_ports "PL_DDR4_A3"] ;# Bank  69 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_69
set_property src_info {type:XDC file:1 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_A3"] ;# Bank  69 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_69
set_property src_info {type:XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E16      [get_ports "PL_DDR4_A4"] ;# Bank  69 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_69
set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_A4"] ;# Bank  69 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_69
set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F16      [get_ports "PL_DDR4_A5"] ;# Bank  69 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_69
set_property src_info {type:XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_A5"] ;# Bank  69 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_69
set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F19      [get_ports "PL_DDR4_A6"] ;# Bank  69 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_69
set_property src_info {type:XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_A6"] ;# Bank  69 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_69
set_property src_info {type:XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G19      [get_ports "PL_DDR4_A7"] ;# Bank  69 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_69
set_property src_info {type:XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_A7"] ;# Bank  69 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_69
set_property src_info {type:XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F15      [get_ports "PL_DDR4_A8"] ;# Bank  69 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_69
set_property src_info {type:XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_A8"] ;# Bank  69 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_69
set_property src_info {type:XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G15      [get_ports "PL_DDR4_A9"] ;# Bank  69 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_69
set_property src_info {type:XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_A9"] ;# Bank  69 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_69
set_property src_info {type:XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G18      [get_ports "PL_DDR4_A10"] ;# Bank  69 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_69
set_property src_info {type:XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_A10"] ;# Bank  69 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_69
set_property src_info {type:XDC file:1 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H18      [get_ports "PL_DDR4_A11"] ;# Bank  69 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_69
set_property src_info {type:XDC file:1 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_A11"] ;# Bank  69 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_69
set_property src_info {type:XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F17      [get_ports "PL_DDR4_CK0_C"] ;# Bank  69 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_69
set_property src_info {type:XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "PL_DDR4_CK0_C"] ;# Bank  69 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_69
set_property src_info {type:XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G17      [get_ports "PL_DDR4_CK0_T"] ;# Bank  69 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_69
set_property src_info {type:XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "PL_DDR4_CK0_T"] ;# Bank  69 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_69
set_property src_info {type:XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J18      [get_ports "USER_SI570_N"] ;# Bank  69 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_69
set_property src_info {type:XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "USER_SI570_N"] ;# Bank  69 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_69
set_property src_info {type:XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J19      [get_ports "USER_SI570_P"] ;# Bank  69 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_69
set_property src_info {type:XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "USER_SI570_P"] ;# Bank  69 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_69
set_property src_info {type:XDC file:1 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H16      [get_ports "PMOD0_2_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_69
set_property src_info {type:XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_2_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_69
set_property src_info {type:XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H17      [get_ports "PMOD0_3_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_69
set_property src_info {type:XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_3_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_69
set_property src_info {type:XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K18      [get_ports "PL_DDR4_BA0"] ;# Bank  69 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_69
set_property src_info {type:XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_BA0"] ;# Bank  69 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_69
set_property src_info {type:XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K19      [get_ports "PL_DDR4_BA1"] ;# Bank  69 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_69
set_property src_info {type:XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_BA1"] ;# Bank  69 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_69
set_property src_info {type:XDC file:1 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J16      [get_ports "PMOD0_4_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_69
set_property src_info {type:XDC file:1 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_4_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_69
set_property src_info {type:XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K16      [get_ports "PMOD0_5_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_69
set_property src_info {type:XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_5_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_69
set_property src_info {type:XDC file:1 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K17      [get_ports "PL_DDR4_A12"] ;# Bank  69 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_69
set_property src_info {type:XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_A12"] ;# Bank  69 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_69
set_property src_info {type:XDC file:1 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L17      [get_ports "PL_DDR4_A13"] ;# Bank  69 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_69
set_property src_info {type:XDC file:1 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12   [get_ports "PL_DDR4_A13"] ;# Bank  69 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_69
set_property src_info {type:XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H15      [get_ports "PMOD0_6_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_69
set_property src_info {type:XDC file:1 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_6_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_69
set_property src_info {type:XDC file:1 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J15      [get_ports "PMOD0_7_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_69
set_property src_info {type:XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_7_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_69
set_property src_info {type:XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M18      [get_ports "PMOD0_1_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_T1U_N12_69
set_property src_info {type:XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_1_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_T1U_N12_69
set_property src_info {type:XDC file:1 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L16      [get_ports "VRP_69"] ;# Bank  69 VCCO - VCC1V2   - IO_T0U_N12_VRP_69
set_property src_info {type:XDC file:1 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_69"] ;# Bank  69 VCCO - VCC1V2   - IO_T0U_N12_VRP_69
set_property src_info {type:XDC file:1 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M17      [get_ports "MSP430_GPIO_PL_0_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_69
set_property src_info {type:XDC file:1 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "MSP430_GPIO_PL_0_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_69
set_property src_info {type:XDC file:1 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N17      [get_ports "MSP430_GPIO_PL_1_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_69
set_property src_info {type:XDC file:1 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "MSP430_GPIO_PL_1_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_69
set_property src_info {type:XDC file:1 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L12      [get_ports "MSP430_GPIO_PL_2_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_69
set_property src_info {type:XDC file:1 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "MSP430_GPIO_PL_2_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_69
set_property src_info {type:XDC file:1 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M12      [get_ports "MSP430_GPIO_PL_3_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_69
set_property src_info {type:XDC file:1 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "MSP430_GPIO_PL_3_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_69
set_property src_info {type:XDC file:1 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L14      [get_ports "PMOD1_0_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_69
set_property src_info {type:XDC file:1 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_0_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_69
set_property src_info {type:XDC file:1 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L15      [get_ports "PMOD1_1_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_69
set_property src_info {type:XDC file:1 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_1_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_69
set_property src_info {type:XDC file:1 line:108 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M13      [get_ports "PMOD1_2_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_69
set_property src_info {type:XDC file:1 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_2_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_69
set_property src_info {type:XDC file:1 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N13      [get_ports "PMOD1_3_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_69
set_property src_info {type:XDC file:1 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_3_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_69
set_property src_info {type:XDC file:1 line:112 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M15      [get_ports "PMOD1_4_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L2N_T0L_N3_69
set_property src_info {type:XDC file:1 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_4_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L2N_T0L_N3_69
set_property src_info {type:XDC file:1 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N15      [get_ports "PMOD1_5_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L2P_T0L_N2_69
set_property src_info {type:XDC file:1 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_5_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L2P_T0L_N2_69
set_property src_info {type:XDC file:1 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M14      [get_ports "PMOD1_6_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_69
set_property src_info {type:XDC file:1 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_6_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_69
set_property src_info {type:XDC file:1 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N14      [get_ports "PMOD1_7_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_69
set_property src_info {type:XDC file:1 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_7_LS"] ;# Bank  69 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_69
set_property src_info {type:XDC file:1 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A14      [get_ports "PL_DDR4_DQ11"] ;# Bank  68 VCCO - VCC1V2   - IO_L24N_T3U_N11_68
set_property src_info {type:XDC file:1 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ11"] ;# Bank  68 VCCO - VCC1V2   - IO_L24N_T3U_N11_68
set_property src_info {type:XDC file:1 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A15      [get_ports "PL_DDR4_DQ9"] ;# Bank  68 VCCO - VCC1V2   - IO_L24P_T3U_N10_68
set_property src_info {type:XDC file:1 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ9"] ;# Bank  68 VCCO - VCC1V2   - IO_L24P_T3U_N10_68
set_property src_info {type:XDC file:1 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A11      [get_ports "PL_DDR4_DQ14"] ;# Bank  68 VCCO - VCC1V2   - IO_L23N_T3U_N9_68
set_property src_info {type:XDC file:1 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ14"] ;# Bank  68 VCCO - VCC1V2   - IO_L23N_T3U_N9_68
set_property src_info {type:XDC file:1 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A12      [get_ports "PL_DDR4_DQ10"] ;# Bank  68 VCCO - VCC1V2   - IO_L23P_T3U_N8_68
set_property src_info {type:XDC file:1 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ10"] ;# Bank  68 VCCO - VCC1V2   - IO_L23P_T3U_N8_68
set_property src_info {type:XDC file:1 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B15      [get_ports "PL_DDR4_DQS1_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_68
set_property src_info {type:XDC file:1 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS1_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_68
set_property src_info {type:XDC file:1 line:131 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C15      [get_ports "PL_DDR4_DQS1_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_68
set_property src_info {type:XDC file:1 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS1_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_68
set_property src_info {type:XDC file:1 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B13      [get_ports "PL_DDR4_DQ8"] ;# Bank  68 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_68
set_property src_info {type:XDC file:1 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ8"] ;# Bank  68 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_68
set_property src_info {type:XDC file:1 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B14      [get_ports "PL_DDR4_DQ13"] ;# Bank  68 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_68
set_property src_info {type:XDC file:1 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ13"] ;# Bank  68 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_68
set_property src_info {type:XDC file:1 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C13      [get_ports "PL_DDR4_DQ15"] ;# Bank  68 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_68
set_property src_info {type:XDC file:1 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ15"] ;# Bank  68 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_68
set_property src_info {type:XDC file:1 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D13      [get_ports "PL_DDR4_DQ12"] ;# Bank  68 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_68
set_property src_info {type:XDC file:1 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ12"] ;# Bank  68 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_68
set_property src_info {type:XDC file:1 line:141 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B12      [get_ports "SYSMON_SCL_LS"] ;# Bank  68 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_68
set_property src_info {type:XDC file:1 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "SYSMON_SCL_LS"] ;# Bank  68 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_68
set_property src_info {type:XDC file:1 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C12      [get_ports "PL_DDR4_DM1_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_68
set_property src_info {type:XDC file:1 line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DM1_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_68
set_property src_info {type:XDC file:1 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C11      [get_ports "No Connect"] ;# Bank  68 VCCO - VCC1V2   - IO_T3U_N12_68
set_property src_info {type:XDC file:1 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  68 VCCO - VCC1V2   - IO_T3U_N12_68
set_property src_info {type:XDC file:1 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D11      [get_ports "SYSMON_SDA_LS"] ;# Bank  68 VCCO - VCC1V2   - IO_T2U_N12_68
set_property src_info {type:XDC file:1 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "SYSMON_SDA_LS"] ;# Bank  68 VCCO - VCC1V2   - IO_T2U_N12_68
set_property src_info {type:XDC file:1 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D14      [get_ports "PL_DDR4_DQ0"] ;# Bank  68 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_68
set_property src_info {type:XDC file:1 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ0"] ;# Bank  68 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_68
set_property src_info {type:XDC file:1 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E14      [get_ports "PL_DDR4_DQ4"] ;# Bank  68 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_68
set_property src_info {type:XDC file:1 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ4"] ;# Bank  68 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_68
set_property src_info {type:XDC file:1 line:153 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E11      [get_ports "PL_DDR4_DQ1"] ;# Bank  68 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_68
set_property src_info {type:XDC file:1 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ1"] ;# Bank  68 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_68
set_property src_info {type:XDC file:1 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F12      [get_ports "PL_DDR4_DQ3"] ;# Bank  68 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_68
set_property src_info {type:XDC file:1 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ3"] ;# Bank  68 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_68
set_property src_info {type:XDC file:1 line:157 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E12      [get_ports "PL_DDR4_DQS0_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_68
set_property src_info {type:XDC file:1 line:158 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS0_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_68
set_property src_info {type:XDC file:1 line:159 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E13      [get_ports "PL_DDR4_DQS0_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_68
set_property src_info {type:XDC file:1 line:160 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS0_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_68
set_property src_info {type:XDC file:1 line:161 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F14      [get_ports "PL_DDR4_DQ2"] ;# Bank  68 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_68
set_property src_info {type:XDC file:1 line:162 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ2"] ;# Bank  68 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_68
set_property src_info {type:XDC file:1 line:163 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G14      [get_ports "PL_DDR4_DQ6"] ;# Bank  68 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_68
set_property src_info {type:XDC file:1 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ6"] ;# Bank  68 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_68
set_property src_info {type:XDC file:1 line:165 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H12      [get_ports "PL_DDR4_DQ5"] ;# Bank  68 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_68
set_property src_info {type:XDC file:1 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ5"] ;# Bank  68 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_68
set_property src_info {type:XDC file:1 line:167 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H13      [get_ports "PL_DDR4_DQ7"] ;# Bank  68 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_68
set_property src_info {type:XDC file:1 line:168 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ7"] ;# Bank  68 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_68
set_property src_info {type:XDC file:1 line:169 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G12      [get_ports "SFP0_TX_DISABLE_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_68
set_property src_info {type:XDC file:1 line:170 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "SFP0_TX_DISABLE_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_68
set_property src_info {type:XDC file:1 line:171 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G13      [get_ports "PL_DDR4_DM0_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_68
set_property src_info {type:XDC file:1 line:172 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DM0_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_68
set_property src_info {type:XDC file:1 line:173 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H10      [get_ports "PL_DDR4_DQ18"] ;# Bank  68 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_68
set_property src_info {type:XDC file:1 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ18"] ;# Bank  68 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_68
set_property src_info {type:XDC file:1 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H11      [get_ports "PL_DDR4_DQ23"] ;# Bank  68 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_68
set_property src_info {type:XDC file:1 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ23"] ;# Bank  68 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_68
set_property src_info {type:XDC file:1 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J10      [get_ports "PL_DDR4_DQ22"] ;# Bank  68 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_68
set_property src_info {type:XDC file:1 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ22"] ;# Bank  68 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_68
set_property src_info {type:XDC file:1 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J11      [get_ports "PL_DDR4_DQ17"] ;# Bank  68 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_68
set_property src_info {type:XDC file:1 line:180 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ17"] ;# Bank  68 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_68
set_property src_info {type:XDC file:1 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J13      [get_ports "PL_DDR4_DQS2_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_68
set_property src_info {type:XDC file:1 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS2_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_68
set_property src_info {type:XDC file:1 line:183 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J14      [get_ports "PL_DDR4_DQS2_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_68
set_property src_info {type:XDC file:1 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS2_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_68
set_property src_info {type:XDC file:1 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F10      [get_ports "PL_DDR4_DQ21"] ;# Bank  68 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_68
set_property src_info {type:XDC file:1 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ21"] ;# Bank  68 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_68
set_property src_info {type:XDC file:1 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F11      [get_ports "PL_DDR4_DQ19"] ;# Bank  68 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_68
set_property src_info {type:XDC file:1 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ19"] ;# Bank  68 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_68
set_property src_info {type:XDC file:1 line:189 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K10      [get_ports "PL_DDR4_DQ20"] ;# Bank  68 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_68
set_property src_info {type:XDC file:1 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ20"] ;# Bank  68 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_68
set_property src_info {type:XDC file:1 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K11      [get_ports "PL_DDR4_DQ16"] ;# Bank  68 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_68
set_property src_info {type:XDC file:1 line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ16"] ;# Bank  68 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_68
set_property src_info {type:XDC file:1 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K12      [get_ports "SFP2_TX_DISABLE_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_68
set_property src_info {type:XDC file:1 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "SFP2_TX_DISABLE_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_68
set_property src_info {type:XDC file:1 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K13      [get_ports "PL_DDR4_DM2_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_68
set_property src_info {type:XDC file:1 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DM2_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_68
set_property src_info {type:XDC file:1 line:197 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G10      [get_ports "SFP1_TX_DISABLE_B"] ;# Bank  68 VCCO - VCC1V2   - IO_T1U_N12_68
set_property src_info {type:XDC file:1 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "SFP1_TX_DISABLE_B"] ;# Bank  68 VCCO - VCC1V2   - IO_T1U_N12_68
set_property src_info {type:XDC file:1 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F7       [get_ports "VRP_68"] ;# Bank  68 VCCO - VCC1V2   - IO_T0U_N12_VRP_68
set_property src_info {type:XDC file:1 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_68"] ;# Bank  68 VCCO - VCC1V2   - IO_T0U_N12_VRP_68
set_property src_info {type:XDC file:1 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F9       [get_ports "PL_DDR4_DQ26"] ;# Bank  68 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_68
set_property src_info {type:XDC file:1 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ26"] ;# Bank  68 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_68
set_property src_info {type:XDC file:1 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G9       [get_ports "PL_DDR4_DQ24"] ;# Bank  68 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_68
set_property src_info {type:XDC file:1 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ24"] ;# Bank  68 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_68
set_property src_info {type:XDC file:1 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G6       [get_ports "PL_DDR4_DQ27"] ;# Bank  68 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_68
set_property src_info {type:XDC file:1 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ27"] ;# Bank  68 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_68
set_property src_info {type:XDC file:1 line:207 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G7       [get_ports "PL_DDR4_DQ25"] ;# Bank  68 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_68
set_property src_info {type:XDC file:1 line:208 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ25"] ;# Bank  68 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_68
set_property src_info {type:XDC file:1 line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G8       [get_ports "PL_DDR4_DQS3_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_68
set_property src_info {type:XDC file:1 line:210 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS3_C"] ;# Bank  68 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_68
set_property src_info {type:XDC file:1 line:211 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H8       [get_ports "PL_DDR4_DQS3_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_68
set_property src_info {type:XDC file:1 line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS3_T"] ;# Bank  68 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_68
set_property src_info {type:XDC file:1 line:213 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H6       [get_ports "PL_DDR4_DQ28"] ;# Bank  68 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_68
set_property src_info {type:XDC file:1 line:214 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ28"] ;# Bank  68 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_68
set_property src_info {type:XDC file:1 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H7       [get_ports "PL_DDR4_DQ29"] ;# Bank  68 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_68
set_property src_info {type:XDC file:1 line:216 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ29"] ;# Bank  68 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_68
set_property src_info {type:XDC file:1 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J9       [get_ports "PL_DDR4_DQ30"] ;# Bank  68 VCCO - VCC1V2   - IO_L2N_T0L_N3_68
set_property src_info {type:XDC file:1 line:218 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ30"] ;# Bank  68 VCCO - VCC1V2   - IO_L2N_T0L_N3_68
set_property src_info {type:XDC file:1 line:219 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K9       [get_ports "PL_DDR4_DQ31"] ;# Bank  68 VCCO - VCC1V2   - IO_L2P_T0L_N2_68
set_property src_info {type:XDC file:1 line:220 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ31"] ;# Bank  68 VCCO - VCC1V2   - IO_L2P_T0L_N2_68
set_property src_info {type:XDC file:1 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J7       [get_ports "SFP3_TX_DISABLE_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_68
set_property src_info {type:XDC file:1 line:222 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "SFP3_TX_DISABLE_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_68
set_property src_info {type:XDC file:1 line:223 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J8       [get_ports "PL_DDR4_DM3_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_68
set_property src_info {type:XDC file:1 line:224 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DM3_B"] ;# Bank  68 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_68
set_property src_info {type:XDC file:1 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A21      [get_ports "PL_DDR4_DQ34"] ;# Bank  67 VCCO - VCC1V2   - IO_L24N_T3U_N11_67
set_property src_info {type:XDC file:1 line:227 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ34"] ;# Bank  67 VCCO - VCC1V2   - IO_L24N_T3U_N11_67
set_property src_info {type:XDC file:1 line:228 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A20      [get_ports "PL_DDR4_DQ33"] ;# Bank  67 VCCO - VCC1V2   - IO_L24P_T3U_N10_67
set_property src_info {type:XDC file:1 line:229 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ33"] ;# Bank  67 VCCO - VCC1V2   - IO_L24P_T3U_N10_67
set_property src_info {type:XDC file:1 line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B20      [get_ports "PL_DDR4_DQ37"] ;# Bank  67 VCCO - VCC1V2   - IO_L23N_T3U_N9_67
set_property src_info {type:XDC file:1 line:231 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ37"] ;# Bank  67 VCCO - VCC1V2   - IO_L23N_T3U_N9_67
set_property src_info {type:XDC file:1 line:232 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C20      [get_ports "PL_DDR4_DQ39"] ;# Bank  67 VCCO - VCC1V2   - IO_L23P_T3U_N8_67
set_property src_info {type:XDC file:1 line:233 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ39"] ;# Bank  67 VCCO - VCC1V2   - IO_L23P_T3U_N8_67
set_property src_info {type:XDC file:1 line:234 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A22      [get_ports "PL_DDR4_DQS4_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_67
set_property src_info {type:XDC file:1 line:235 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS4_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_67
set_property src_info {type:XDC file:1 line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B22      [get_ports "PL_DDR4_DQS4_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_67
set_property src_info {type:XDC file:1 line:237 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS4_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_67
set_property src_info {type:XDC file:1 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C22      [get_ports "PL_DDR4_DQ32"] ;# Bank  67 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_67
set_property src_info {type:XDC file:1 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ32"] ;# Bank  67 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_67
set_property src_info {type:XDC file:1 line:240 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C21      [get_ports "PL_DDR4_DQ35"] ;# Bank  67 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_67
set_property src_info {type:XDC file:1 line:241 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ35"] ;# Bank  67 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_67
set_property src_info {type:XDC file:1 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A24      [get_ports "PL_DDR4_DQ36"] ;# Bank  67 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_67
set_property src_info {type:XDC file:1 line:243 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ36"] ;# Bank  67 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_67
set_property src_info {type:XDC file:1 line:244 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B24      [get_ports "PL_DDR4_DQ38"] ;# Bank  67 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_67
set_property src_info {type:XDC file:1 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ38"] ;# Bank  67 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_67
set_property src_info {type:XDC file:1 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B23      [get_ports "No Connect"] ;# Bank  67 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_67
set_property src_info {type:XDC file:1 line:247 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  67 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_67
set_property src_info {type:XDC file:1 line:248 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C23      [get_ports "PL_DDR4_DM4_B"] ;# Bank  67 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_67
set_property src_info {type:XDC file:1 line:249 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DM4_B"] ;# Bank  67 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_67
set_property src_info {type:XDC file:1 line:250 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A25      [get_ports "No Connect"] ;# Bank  67 VCCO - VCC1V2   - IO_T3U_N12_67
set_property src_info {type:XDC file:1 line:251 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  67 VCCO - VCC1V2   - IO_T3U_N12_67
set_property src_info {type:XDC file:1 line:252 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D20      [get_ports "No Connect"] ;# Bank  67 VCCO - VCC1V2   - IO_T2U_N12_67
set_property src_info {type:XDC file:1 line:253 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  67 VCCO - VCC1V2   - IO_T2U_N12_67
set_property src_info {type:XDC file:1 line:254 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D21      [get_ports "PL_DDR4_DQ47"] ;# Bank  67 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_67
set_property src_info {type:XDC file:1 line:255 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ47"] ;# Bank  67 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_67
set_property src_info {type:XDC file:1 line:256 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E21      [get_ports "PL_DDR4_DQ45"] ;# Bank  67 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_67
set_property src_info {type:XDC file:1 line:257 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ45"] ;# Bank  67 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_67
set_property src_info {type:XDC file:1 line:258 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E23      [get_ports "PL_DDR4_DQ42"] ;# Bank  67 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_67
set_property src_info {type:XDC file:1 line:259 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ42"] ;# Bank  67 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_67
set_property src_info {type:XDC file:1 line:260 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E22      [get_ports "PL_DDR4_DQ41"] ;# Bank  67 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_67
set_property src_info {type:XDC file:1 line:261 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ41"] ;# Bank  67 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_67
set_property src_info {type:XDC file:1 line:262 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D24      [get_ports "PL_DDR4_DQS5_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_67
set_property src_info {type:XDC file:1 line:263 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS5_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_67
set_property src_info {type:XDC file:1 line:264 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D23      [get_ports "PL_DDR4_DQS5_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_67
set_property src_info {type:XDC file:1 line:265 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS5_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_67
set_property src_info {type:XDC file:1 line:266 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E24      [get_ports "PL_DDR4_DQ40"] ;# Bank  67 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_67
set_property src_info {type:XDC file:1 line:267 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ40"] ;# Bank  67 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_67
set_property src_info {type:XDC file:1 line:268 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F24      [get_ports "PL_DDR4_DQ44"] ;# Bank  67 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_67
set_property src_info {type:XDC file:1 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ44"] ;# Bank  67 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_67
set_property src_info {type:XDC file:1 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F20      [get_ports "PL_DDR4_DQ46"] ;# Bank  67 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_67
set_property src_info {type:XDC file:1 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ46"] ;# Bank  67 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_67
set_property src_info {type:XDC file:1 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G20      [get_ports "PL_DDR4_DQ43"] ;# Bank  67 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_67
set_property src_info {type:XDC file:1 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ43"] ;# Bank  67 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_67
set_property src_info {type:XDC file:1 line:274 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F22      [get_ports "No Connect"] ;# Bank  67 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_67
set_property src_info {type:XDC file:1 line:275 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  67 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_67
set_property src_info {type:XDC file:1 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F21      [get_ports "PL_DDR4_DM5_B"] ;# Bank  67 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_67
set_property src_info {type:XDC file:1 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DM5_B"] ;# Bank  67 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_67
set_property src_info {type:XDC file:1 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G23      [get_ports "PL_DDR4_DQ49"] ;# Bank  67 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_67
set_property src_info {type:XDC file:1 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ49"] ;# Bank  67 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_67
set_property src_info {type:XDC file:1 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H23      [get_ports "PL_DDR4_DQ48"] ;# Bank  67 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_67
set_property src_info {type:XDC file:1 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ48"] ;# Bank  67 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_67
set_property src_info {type:XDC file:1 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G22      [get_ports "PL_DDR4_DQ51"] ;# Bank  67 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_67
set_property src_info {type:XDC file:1 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ51"] ;# Bank  67 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_67
set_property src_info {type:XDC file:1 line:284 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H22      [get_ports "PL_DDR4_DQ53"] ;# Bank  67 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_67
set_property src_info {type:XDC file:1 line:285 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ53"] ;# Bank  67 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_67
set_property src_info {type:XDC file:1 line:286 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H20      [get_ports "PL_DDR4_DQS6_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_67
set_property src_info {type:XDC file:1 line:287 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS6_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_67
set_property src_info {type:XDC file:1 line:288 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J20      [get_ports "PL_DDR4_DQS6_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_67
set_property src_info {type:XDC file:1 line:289 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS6_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_67
set_property src_info {type:XDC file:1 line:290 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H21      [get_ports "PL_DDR4_DQ55"] ;# Bank  67 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_67
set_property src_info {type:XDC file:1 line:291 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ55"] ;# Bank  67 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_67
set_property src_info {type:XDC file:1 line:292 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J21      [get_ports "PL_DDR4_DQ52"] ;# Bank  67 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_67
set_property src_info {type:XDC file:1 line:293 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ52"] ;# Bank  67 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_67
set_property src_info {type:XDC file:1 line:294 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K24      [get_ports "PL_DDR4_DQ50"] ;# Bank  67 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_67
set_property src_info {type:XDC file:1 line:295 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ50"] ;# Bank  67 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_67
set_property src_info {type:XDC file:1 line:296 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L24      [get_ports "PL_DDR4_DQ54"] ;# Bank  67 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_67
set_property src_info {type:XDC file:1 line:297 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ54"] ;# Bank  67 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_67
set_property src_info {type:XDC file:1 line:298 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J24      [get_ports "No Connect"] ;# Bank  67 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_67
set_property src_info {type:XDC file:1 line:299 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  67 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_67
set_property src_info {type:XDC file:1 line:300 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J23      [get_ports "PL_DDR4_DM6_B"] ;# Bank  67 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_67
set_property src_info {type:XDC file:1 line:301 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DM6_B"] ;# Bank  67 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_67
set_property src_info {type:XDC file:1 line:302 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G24      [get_ports "No Connect"] ;# Bank  67 VCCO - VCC1V2   - IO_T1U_N12_67
set_property src_info {type:XDC file:1 line:303 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  67 VCCO - VCC1V2   - IO_T1U_N12_67
set_property src_info {type:XDC file:1 line:304 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K23      [get_ports "VRP_67"] ;# Bank  67 VCCO - VCC1V2   - IO_T0U_N12_VRP_67
set_property src_info {type:XDC file:1 line:305 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_67"] ;# Bank  67 VCCO - VCC1V2   - IO_T0U_N12_VRP_67
set_property src_info {type:XDC file:1 line:306 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L20      [get_ports "PL_DDR4_DQ57"] ;# Bank  67 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_67
set_property src_info {type:XDC file:1 line:307 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ57"] ;# Bank  67 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_67
set_property src_info {type:XDC file:1 line:308 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L19      [get_ports "PL_DDR4_DQ61"] ;# Bank  67 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_67
set_property src_info {type:XDC file:1 line:309 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ61"] ;# Bank  67 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_67
set_property src_info {type:XDC file:1 line:310 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L23      [get_ports "PL_DDR4_DQ56"] ;# Bank  67 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_67
set_property src_info {type:XDC file:1 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ56"] ;# Bank  67 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_67
set_property src_info {type:XDC file:1 line:312 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L22      [get_ports "PL_DDR4_DQ58"] ;# Bank  67 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_67
set_property src_info {type:XDC file:1 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ58"] ;# Bank  67 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_67
set_property src_info {type:XDC file:1 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K22      [get_ports "PL_DDR4_DQS7_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_67
set_property src_info {type:XDC file:1 line:315 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS7_C"] ;# Bank  67 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_67
set_property src_info {type:XDC file:1 line:316 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K21      [get_ports "PL_DDR4_DQS7_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_67
set_property src_info {type:XDC file:1 line:317 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12    [get_ports "PL_DDR4_DQS7_T"] ;# Bank  67 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_67
set_property src_info {type:XDC file:1 line:318 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L21      [get_ports "PL_DDR4_DQ59"] ;# Bank  67 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_67
set_property src_info {type:XDC file:1 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ59"] ;# Bank  67 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_67
set_property src_info {type:XDC file:1 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M20      [get_ports "PL_DDR4_DQ60"] ;# Bank  67 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_67
set_property src_info {type:XDC file:1 line:321 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ60"] ;# Bank  67 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_67
set_property src_info {type:XDC file:1 line:322 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M19      [get_ports "PL_DDR4_DQ62"] ;# Bank  67 VCCO - VCC1V2   - IO_L2N_T0L_N3_67
set_property src_info {type:XDC file:1 line:323 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ62"] ;# Bank  67 VCCO - VCC1V2   - IO_L2N_T0L_N3_67
set_property src_info {type:XDC file:1 line:324 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N19      [get_ports "PL_DDR4_DQ63"] ;# Bank  67 VCCO - VCC1V2   - IO_L2P_T0L_N2_67
set_property src_info {type:XDC file:1 line:325 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DQ63"] ;# Bank  67 VCCO - VCC1V2   - IO_L2P_T0L_N2_67
set_property src_info {type:XDC file:1 line:326 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N21      [get_ports "No Connect"] ;# Bank  67 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_67
set_property src_info {type:XDC file:1 line:327 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  67 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_67
set_property src_info {type:XDC file:1 line:328 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N20      [get_ports "PL_DDR4_DM7_B"] ;# Bank  67 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_67
set_property src_info {type:XDC file:1 line:329 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12    [get_ports "PL_DDR4_DM7_B"] ;# Bank  67 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_67
set_property src_info {type:XDC file:1 line:331 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF19     [get_ports "FMCP_HSPC_LA32_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L24N_T3U_N11_66
set_property src_info {type:XDC file:1 line:332 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA32_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L24N_T3U_N11_66
set_property src_info {type:XDC file:1 line:333 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF20     [get_ports "FMCP_HSPC_LA32_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L24P_T3U_N10_66
set_property src_info {type:XDC file:1 line:334 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA32_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L24P_T3U_N10_66
set_property src_info {type:XDC file:1 line:335 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH18     [get_ports "FMCP_HSPC_LA33_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L23N_T3U_N9_66
set_property src_info {type:XDC file:1 line:336 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA33_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L23N_T3U_N9_66
set_property src_info {type:XDC file:1 line:337 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG18     [get_ports "FMCP_HSPC_LA33_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L23P_T3U_N8_66
set_property src_info {type:XDC file:1 line:338 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA33_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L23P_T3U_N8_66
set_property src_info {type:XDC file:1 line:339 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH20     [get_ports "FMCP_HSPC_LA30_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_66
set_property src_info {type:XDC file:1 line:340 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA30_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_66
set_property src_info {type:XDC file:1 line:341 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG20     [get_ports "FMCP_HSPC_LA30_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_66
set_property src_info {type:XDC file:1 line:342 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA30_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_66
set_property src_info {type:XDC file:1 line:343 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ19     [get_ports "FMCP_HSPC_LA31_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_66
set_property src_info {type:XDC file:1 line:344 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA31_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_66
set_property src_info {type:XDC file:1 line:345 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ20     [get_ports "FMCP_HSPC_LA31_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_66
set_property src_info {type:XDC file:1 line:346 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA31_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_66
set_property src_info {type:XDC file:1 line:347 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK21     [get_ports "FMCP_HSPC_LA29_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_66
set_property src_info {type:XDC file:1 line:348 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA29_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_66
set_property src_info {type:XDC file:1 line:349 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK22     [get_ports "FMCP_HSPC_LA29_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_66
set_property src_info {type:XDC file:1 line:350 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA29_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_66
set_property src_info {type:XDC file:1 line:351 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK18     [get_ports "FMCP_HSPC_LA28_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_66
set_property src_info {type:XDC file:1 line:352 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA28_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_66
set_property src_info {type:XDC file:1 line:353 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ18     [get_ports "FMCP_HSPC_LA28_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_66
set_property src_info {type:XDC file:1 line:354 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA28_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_66
set_property src_info {type:XDC file:1 line:355 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK19     [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_T3U_N12_66
set_property src_info {type:XDC file:1 line:356 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_T3U_N12_66
set_property src_info {type:XDC file:1 line:357 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN22     [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_T2U_N12_66
set_property src_info {type:XDC file:1 line:358 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_T2U_N12_66
set_property src_info {type:XDC file:1 line:359 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL20     [get_ports "FMCP_HSPC_LA25_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_66
set_property src_info {type:XDC file:1 line:360 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA25_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_66
set_property src_info {type:XDC file:1 line:361 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL21     [get_ports "FMCP_HSPC_LA25_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_66
set_property src_info {type:XDC file:1 line:362 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA25_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_66
set_property src_info {type:XDC file:1 line:363 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM19     [get_ports "FMCP_HSPC_LA21_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_66
set_property src_info {type:XDC file:1 line:364 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA21_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_66
set_property src_info {type:XDC file:1 line:365 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL19     [get_ports "FMCP_HSPC_LA21_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_66
set_property src_info {type:XDC file:1 line:366 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA21_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_66
set_property src_info {type:XDC file:1 line:367 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM22     [get_ports "FMCP_HSPC_LA24_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_66
set_property src_info {type:XDC file:1 line:368 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA24_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_66
set_property src_info {type:XDC file:1 line:369 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL22     [get_ports "FMCP_HSPC_LA24_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_66
set_property src_info {type:XDC file:1 line:370 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA24_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_66
set_property src_info {type:XDC file:1 line:371 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN18     [get_ports "FMCP_HSPC_LA23_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_66
set_property src_info {type:XDC file:1 line:372 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA23_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_66
set_property src_info {type:XDC file:1 line:373 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM18     [get_ports "FMCP_HSPC_LA23_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_66
set_property src_info {type:XDC file:1 line:374 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA23_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_66
set_property src_info {type:XDC file:1 line:375 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP21     [get_ports "FMCP_HSPC_LA17_CC_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_66
set_property src_info {type:XDC file:1 line:376 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA17_CC_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_66
set_property src_info {type:XDC file:1 line:377 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN21     [get_ports "FMCP_HSPC_LA17_CC_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_66
set_property src_info {type:XDC file:1 line:378 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA17_CC_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_66
set_property src_info {type:XDC file:1 line:379 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN20     [get_ports "FMCP_HSPC_LA18_CC_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_66
set_property src_info {type:XDC file:1 line:380 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA18_CC_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_66
set_property src_info {type:XDC file:1 line:381 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM20     [get_ports "FMCP_HSPC_LA18_CC_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_66
set_property src_info {type:XDC file:1 line:382 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA18_CC_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_66
set_property src_info {type:XDC file:1 line:383 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP19     [get_ports "FMCP_HSPC_CLK1_M2C_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_66
set_property src_info {type:XDC file:1 line:384 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_CLK1_M2C_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_66
set_property src_info {type:XDC file:1 line:385 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP20     [get_ports "FMCP_HSPC_CLK1_M2C_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_66
set_property src_info {type:XDC file:1 line:386 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_CLK1_M2C_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_66
set_property src_info {type:XDC file:1 line:387 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR18     [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_66
set_property src_info {type:XDC file:1 line:388 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_66
set_property src_info {type:XDC file:1 line:389 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP18     [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_66
set_property src_info {type:XDC file:1 line:390 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_66
set_property src_info {type:XDC file:1 line:391 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT22     [get_ports "FMCP_HSPC_LA26_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_66
set_property src_info {type:XDC file:1 line:392 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA26_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_66
set_property src_info {type:XDC file:1 line:393 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR22     [get_ports "FMCP_HSPC_LA26_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_66
set_property src_info {type:XDC file:1 line:394 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA26_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_66
set_property src_info {type:XDC file:1 line:395 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT19     [get_ports "FMCP_HSPC_LA22_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_66
set_property src_info {type:XDC file:1 line:396 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA22_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_66
set_property src_info {type:XDC file:1 line:397 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR19     [get_ports "FMCP_HSPC_LA22_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_66
set_property src_info {type:XDC file:1 line:398 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA22_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_66
set_property src_info {type:XDC file:1 line:399 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT21     [get_ports "FMCP_HSPC_LA27_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_66
set_property src_info {type:XDC file:1 line:400 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA27_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_66
set_property src_info {type:XDC file:1 line:401 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR21     [get_ports "FMCP_HSPC_LA27_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_66
set_property src_info {type:XDC file:1 line:402 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA27_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_66
set_property src_info {type:XDC file:1 line:403 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT17     [get_ports "FMCP_HSPC_LA20_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_66
set_property src_info {type:XDC file:1 line:404 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA20_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_66
set_property src_info {type:XDC file:1 line:405 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR17     [get_ports "FMCP_HSPC_LA20_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_66
set_property src_info {type:XDC file:1 line:406 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA20_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_66
set_property src_info {type:XDC file:1 line:407 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT20     [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_T1U_N12_66
set_property src_info {type:XDC file:1 line:408 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_T1U_N12_66
set_property src_info {type:XDC file:1 line:409 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU22     [get_ports "VRP_66"] ;# Bank  66 VCCO - VADJ_FMC - IO_T0U_N12_VRP_66
set_property src_info {type:XDC file:1 line:410 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_66"] ;# Bank  66 VCCO - VADJ_FMC - IO_T0U_N12_VRP_66
set_property src_info {type:XDC file:1 line:411 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU19     [get_ports "FMCP_HSPC_LA19_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_66
set_property src_info {type:XDC file:1 line:412 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA19_N"] ;# Bank  66 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_66
set_property src_info {type:XDC file:1 line:413 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU20     [get_ports "FMCP_HSPC_LA19_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_66
set_property src_info {type:XDC file:1 line:414 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA19_P"] ;# Bank  66 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_66
set_property src_info {type:XDC file:1 line:415 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV18     [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_66
set_property src_info {type:XDC file:1 line:416 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_66
set_property src_info {type:XDC file:1 line:417 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU18     [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_66
set_property src_info {type:XDC file:1 line:418 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_66
set_property src_info {type:XDC file:1 line:419 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW21     [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_66
set_property src_info {type:XDC file:1 line:420 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_66
set_property src_info {type:XDC file:1 line:421 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV21     [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_66
set_property src_info {type:XDC file:1 line:422 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_66
set_property src_info {type:XDC file:1 line:423 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV17     [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_66
set_property src_info {type:XDC file:1 line:424 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_66
set_property src_info {type:XDC file:1 line:425 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU17     [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_66
set_property src_info {type:XDC file:1 line:426 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_66
set_property src_info {type:XDC file:1 line:427 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW20     [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L2N_T0L_N3_66
set_property src_info {type:XDC file:1 line:428 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L2N_T0L_N3_66
set_property src_info {type:XDC file:1 line:429 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV20     [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L2P_T0L_N2_66
set_property src_info {type:XDC file:1 line:430 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L2P_T0L_N2_66
set_property src_info {type:XDC file:1 line:431 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW18     [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_66
set_property src_info {type:XDC file:1 line:432 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_66
set_property src_info {type:XDC file:1 line:433 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW19     [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_66
set_property src_info {type:XDC file:1 line:434 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  66 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_66
set_property src_info {type:XDC file:1 line:436 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ13     [get_ports "FMCP_HSPC_LA02_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L24N_T3U_N11_PERSTN0_65
set_property src_info {type:XDC file:1 line:437 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA02_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L24N_T3U_N11_PERSTN0_65
set_property src_info {type:XDC file:1 line:438 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH13     [get_ports "FMCP_HSPC_LA02_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L24P_T3U_N10_PERSTN1_I2C_SDA_65
set_property src_info {type:XDC file:1 line:439 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA02_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L24P_T3U_N10_PERSTN1_I2C_SDA_65
set_property src_info {type:XDC file:1 line:440 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH12     [get_ports "FMCP_HSPC_LA04_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L23N_T3U_N9_65
set_property src_info {type:XDC file:1 line:441 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA04_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L23N_T3U_N9_65
set_property src_info {type:XDC file:1 line:442 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG12     [get_ports "FMCP_HSPC_LA04_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L23P_T3U_N8_I2C_SCLK_65
set_property src_info {type:XDC file:1 line:443 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA04_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L23P_T3U_N8_I2C_SCLK_65
set_property src_info {type:XDC file:1 line:444 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK14     [get_ports "FMCP_HSPC_LA15_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_65
set_property src_info {type:XDC file:1 line:445 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA15_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_65
set_property src_info {type:XDC file:1 line:446 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ14     [get_ports "FMCP_HSPC_LA15_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_65
set_property src_info {type:XDC file:1 line:447 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA15_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_65
set_property src_info {type:XDC file:1 line:448 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK12     [get_ports "FMCP_HSPC_LA03_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_65
set_property src_info {type:XDC file:1 line:449 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA03_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_65
set_property src_info {type:XDC file:1 line:450 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ12     [get_ports "FMCP_HSPC_LA03_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_65
set_property src_info {type:XDC file:1 line:451 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA03_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_65
set_property src_info {type:XDC file:1 line:452 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM14     [get_ports "FMCP_HSPC_LA14_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_65
set_property src_info {type:XDC file:1 line:453 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA14_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_65
set_property src_info {type:XDC file:1 line:454 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL14     [get_ports "FMCP_HSPC_LA14_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_65
set_property src_info {type:XDC file:1 line:455 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA14_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_65
set_property src_info {type:XDC file:1 line:456 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL12     [get_ports "FMCP_HSPC_LA07_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_65
set_property src_info {type:XDC file:1 line:457 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA07_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_65
set_property src_info {type:XDC file:1 line:458 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK13     [get_ports "FMCP_HSPC_LA07_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_65
set_property src_info {type:XDC file:1 line:459 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA07_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_65
set_property src_info {type:XDC file:1 line:460 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG14     [get_ports "No Connect"] ;# Bank  65 VCCO - VADJ_FMC - IO_T3U_N12_65
set_property src_info {type:XDC file:1 line:461 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  65 VCCO - VADJ_FMC - IO_T3U_N12_65
set_property src_info {type:XDC file:1 line:462 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT9      [get_ports "No Connect"] ;# Bank  65 VCCO - VADJ_FMC - IO_T2U_N12_65
set_property src_info {type:XDC file:1 line:463 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  65 VCCO - VADJ_FMC - IO_T2U_N12_65
set_property src_info {type:XDC file:1 line:464 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL7      [get_ports "FMCP_HSPC_LA06_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_65
set_property src_info {type:XDC file:1 line:465 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA06_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_65
set_property src_info {type:XDC file:1 line:466 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL8      [get_ports "FMCP_HSPC_LA06_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_65
set_property src_info {type:XDC file:1 line:467 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA06_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_65
set_property src_info {type:XDC file:1 line:468 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM9      [get_ports "FMCP_HSPC_LA08_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_65
set_property src_info {type:XDC file:1 line:469 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA08_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_65
set_property src_info {type:XDC file:1 line:470 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL9      [get_ports "FMCP_HSPC_LA08_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_65
set_property src_info {type:XDC file:1 line:471 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA08_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_65
set_property src_info {type:XDC file:1 line:472 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN7      [get_ports "FMCP_HSPC_LA09_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_65
set_property src_info {type:XDC file:1 line:473 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA09_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_65
set_property src_info {type:XDC file:1 line:474 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN8      [get_ports "FMCP_HSPC_LA09_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_65
set_property src_info {type:XDC file:1 line:475 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA09_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_65
set_property src_info {type:XDC file:1 line:476 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM7      [get_ports "FMCP_HSPC_LA05_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_65
set_property src_info {type:XDC file:1 line:477 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA05_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_65
set_property src_info {type:XDC file:1 line:478 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM8      [get_ports "FMCP_HSPC_LA05_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_65
set_property src_info {type:XDC file:1 line:479 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA05_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_65
set_property src_info {type:XDC file:1 line:480 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR9      [get_ports "FMCP_HSPC_LA00_CC_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_65
set_property src_info {type:XDC file:1 line:481 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_LA00_CC_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_65
set_property src_info {type:XDC file:1 line:482 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP9      [get_ports "FMCP_HSPC_LA00_CC_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_65
set_property src_info {type:XDC file:1 line:483 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_LA00_CC_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_65
set_property src_info {type:XDC file:1 line:484 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR8      [get_ports "FMCP_HSPC_LA01_CC_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_65
set_property src_info {type:XDC file:1 line:485 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_LA01_CC_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_65
set_property src_info {type:XDC file:1 line:486 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP8      [get_ports "FMCP_HSPC_LA01_CC_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_65
set_property src_info {type:XDC file:1 line:487 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_LA01_CC_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_65
set_property src_info {type:XDC file:1 line:488 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP10     [get_ports "FMCP_HSPC_CLK0_M2C_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_65
set_property src_info {type:XDC file:1 line:489 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_CLK0_M2C_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_65
set_property src_info {type:XDC file:1 line:490 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN10     [get_ports "FMCP_HSPC_CLK0_M2C_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_65
set_property src_info {type:XDC file:1 line:491 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_CLK0_M2C_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_65
set_property src_info {type:XDC file:1 line:492 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP11     [get_ports "FMCP_HSPC_REFCLK_M2C_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_65
set_property src_info {type:XDC file:1 line:493 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_REFCLK_M2C_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_65
set_property src_info {type:XDC file:1 line:494 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN11     [get_ports "FMCP_HSPC_REFCLK_M2C_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_65
set_property src_info {type:XDC file:1 line:495 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_REFCLK_M2C_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_65
set_property src_info {type:XDC file:1 line:496 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN13     [get_ports "FMCP_HSPC_LA13_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_65
set_property src_info {type:XDC file:1 line:497 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA13_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_65
set_property src_info {type:XDC file:1 line:498 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM13     [get_ports "FMCP_HSPC_LA13_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_65
set_property src_info {type:XDC file:1 line:499 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA13_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_65
set_property src_info {type:XDC file:1 line:500 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM10     [get_ports "FMCP_HSPC_LA12_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_65
set_property src_info {type:XDC file:1 line:501 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA12_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_65
set_property src_info {type:XDC file:1 line:502 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL10     [get_ports "FMCP_HSPC_LA12_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_65
set_property src_info {type:XDC file:1 line:503 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA12_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_65
set_property src_info {type:XDC file:1 line:504 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR11     [get_ports "FMCP_HSPC_LA16_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_65
set_property src_info {type:XDC file:1 line:505 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA16_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_65
set_property src_info {type:XDC file:1 line:506 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR12     [get_ports "FMCP_HSPC_LA16_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_65
set_property src_info {type:XDC file:1 line:507 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA16_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_65
set_property src_info {type:XDC file:1 line:508 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN12     [get_ports "FMCP_HSPC_LA10_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_65
set_property src_info {type:XDC file:1 line:509 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA10_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_65
set_property src_info {type:XDC file:1 line:510 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM12     [get_ports "FMCP_HSPC_LA10_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_65
set_property src_info {type:XDC file:1 line:511 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA10_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_65
set_property src_info {type:XDC file:1 line:512 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL11     [get_ports "No Connect"] ;# Bank  65 VCCO - VADJ_FMC - IO_T1U_N12_65
set_property src_info {type:XDC file:1 line:513 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  65 VCCO - VADJ_FMC - IO_T1U_N12_65
set_property src_info {type:XDC file:1 line:514 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU9      [get_ports "VRP_65"] ;# Bank  65 VCCO - VADJ_FMC - IO_T0U_N12_VRP_65
set_property src_info {type:XDC file:1 line:515 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_65"] ;# Bank  65 VCCO - VADJ_FMC - IO_T0U_N12_VRP_65
set_property src_info {type:XDC file:1 line:516 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU10     [get_ports "FMCP_HSPC_LA11_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_65
set_property src_info {type:XDC file:1 line:517 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA11_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_65
set_property src_info {type:XDC file:1 line:518 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT10     [get_ports "FMCP_HSPC_LA11_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_65
set_property src_info {type:XDC file:1 line:519 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMCP_HSPC_LA11_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_65
set_property src_info {type:XDC file:1 line:520 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW8      [get_ports "No Connect"] ;# Bank  65 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_65
set_property src_info {type:XDC file:1 line:521 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  65 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_65
set_property src_info {type:XDC file:1 line:522 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW9      [get_ports "No Connect"] ;# Bank  65 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_65
set_property src_info {type:XDC file:1 line:523 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  65 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_65
set_property src_info {type:XDC file:1 line:524 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT11     [get_ports "FMCP_HSPC_SYNC_C2M_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_65
set_property src_info {type:XDC file:1 line:525 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_SYNC_C2M_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_65
set_property src_info {type:XDC file:1 line:526 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT12     [get_ports "FMCP_HSPC_SYNC_C2M_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_SMBALERT_65
set_property src_info {type:XDC file:1 line:527 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_SYNC_C2M_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_SMBALERT_65
set_property src_info {type:XDC file:1 line:528 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW11     [get_ports "FMCP_HSPC_REFCLK_C2M_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_65
set_property src_info {type:XDC file:1 line:529 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_REFCLK_C2M_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_65
set_property src_info {type:XDC file:1 line:530 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV11     [get_ports "FMCP_HSPC_REFCLK_C2M_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_65
set_property src_info {type:XDC file:1 line:531 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_REFCLK_C2M_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_65
set_property src_info {type:XDC file:1 line:532 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV12     [get_ports "FMCP_HSPC_SYNC_M2C_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L2N_T0L_N3_65
set_property src_info {type:XDC file:1 line:533 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_SYNC_M2C_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L2N_T0L_N3_65
set_property src_info {type:XDC file:1 line:534 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU12     [get_ports "FMCP_HSPC_SYNC_M2C_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L2P_T0L_N2_65
set_property src_info {type:XDC file:1 line:535 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMCP_HSPC_SYNC_M2C_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L2P_T0L_N2_65
set_property src_info {type:XDC file:1 line:536 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW10     [get_ports "No Connect"] ;# Bank  65 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_65
set_property src_info {type:XDC file:1 line:537 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  65 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_65
set_property src_info {type:XDC file:1 line:538 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV10     [get_ports "No Connect"] ;# Bank  65 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_65
set_property src_info {type:XDC file:1 line:539 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  65 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_65
set_property src_info {type:XDC file:1 line:541 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF15     [get_ports "CPU_RESET"] ;# Bank  64 VCCO - VCC1V8   - IO_T2U_N12_64
set_property src_info {type:XDC file:1 line:542 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "CPU_RESET"] ;# Bank  64 VCCO - VCC1V8   - IO_T2U_N12_64
set_property src_info {type:XDC file:1 line:543 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF16     [get_ports "GPIO_DIP_SW0"] ;# Bank  64 VCCO - VCC1V8   - IO_L18N_T2U_N11_AD2N_64
set_property src_info {type:XDC file:1 line:544 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW0"] ;# Bank  64 VCCO - VCC1V8   - IO_L18N_T2U_N11_AD2N_64
set_property src_info {type:XDC file:1 line:545 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF17     [get_ports "GPIO_DIP_SW1"] ;# Bank  64 VCCO - VCC1V8   - IO_L18P_T2U_N10_AD2P_64
set_property src_info {type:XDC file:1 line:546 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW1"] ;# Bank  64 VCCO - VCC1V8   - IO_L18P_T2U_N10_AD2P_64
set_property src_info {type:XDC file:1 line:547 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH15     [get_ports "GPIO_DIP_SW2"] ;# Bank  64 VCCO - VCC1V8   - IO_L17N_T2U_N9_AD10N_64
set_property src_info {type:XDC file:1 line:548 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW2"] ;# Bank  64 VCCO - VCC1V8   - IO_L17N_T2U_N9_AD10N_64
set_property src_info {type:XDC file:1 line:549 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH16     [get_ports "GPIO_DIP_SW3"] ;# Bank  64 VCCO - VCC1V8   - IO_L17P_T2U_N8_AD10P_64
set_property src_info {type:XDC file:1 line:550 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW3"] ;# Bank  64 VCCO - VCC1V8   - IO_L17P_T2U_N8_AD10P_64
set_property src_info {type:XDC file:1 line:551 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH17     [get_ports "GPIO_DIP_SW4"] ;# Bank  64 VCCO - VCC1V8   - IO_L16N_T2U_N7_QBC_AD3N_64
set_property src_info {type:XDC file:1 line:552 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW4"] ;# Bank  64 VCCO - VCC1V8   - IO_L16N_T2U_N7_QBC_AD3N_64
set_property src_info {type:XDC file:1 line:553 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG17     [get_ports "GPIO_DIP_SW5"] ;# Bank  64 VCCO - VCC1V8   - IO_L16P_T2U_N6_QBC_AD3P_64
set_property src_info {type:XDC file:1 line:554 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW5"] ;# Bank  64 VCCO - VCC1V8   - IO_L16P_T2U_N6_QBC_AD3P_64
set_property src_info {type:XDC file:1 line:555 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ15     [get_ports "GPIO_DIP_SW6"] ;# Bank  64 VCCO - VCC1V8   - IO_L15N_T2L_N5_AD11N_64
set_property src_info {type:XDC file:1 line:556 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW6"] ;# Bank  64 VCCO - VCC1V8   - IO_L15N_T2L_N5_AD11N_64
set_property src_info {type:XDC file:1 line:557 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ16     [get_ports "GPIO_DIP_SW7"] ;# Bank  64 VCCO - VCC1V8   - IO_L15P_T2L_N4_AD11P_64
set_property src_info {type:XDC file:1 line:558 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW7"] ;# Bank  64 VCCO - VCC1V8   - IO_L15P_T2L_N4_AD11P_64
set_property src_info {type:XDC file:1 line:559 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK16     [get_ports "SYSREF_FPGA_C_N"] ;# Bank  64 VCCO - VCC1V8   - IO_L14N_T2L_N3_GC_64
set_property src_info {type:XDC file:1 line:560 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "SYSREF_FPGA_C_N"] ;# Bank  64 VCCO - VCC1V8   - IO_L14N_T2L_N3_GC_64
set_property src_info {type:XDC file:1 line:561 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK17     [get_ports "SYSREF_FPGA_C_P"] ;# Bank  64 VCCO - VCC1V8   - IO_L14P_T2L_N2_GC_64
set_property src_info {type:XDC file:1 line:562 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "SYSREF_FPGA_C_P"] ;# Bank  64 VCCO - VCC1V8   - IO_L14P_T2L_N2_GC_64
set_property src_info {type:XDC file:1 line:563 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL15     [get_ports "FPGA_REFCLK_OUT_C_N"] ;# Bank  64 VCCO - VCC1V8   - IO_L13N_T2L_N1_GC_QBC_64
set_property src_info {type:XDC file:1 line:564 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FPGA_REFCLK_OUT_C_N"] ;# Bank  64 VCCO - VCC1V8   - IO_L13N_T2L_N1_GC_QBC_64
set_property src_info {type:XDC file:1 line:565 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL16     [get_ports "FPGA_REFCLK_OUT_C_P"] ;# Bank  64 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_64
set_property src_info {type:XDC file:1 line:566 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FPGA_REFCLK_OUT_C_P"] ;# Bank  64 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_64
set_property src_info {type:XDC file:1 line:567 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM17     [get_ports "CLK_125_N"] ;# Bank  64 VCCO - VCC1V8   - IO_L12N_T1U_N11_GC_64
set_property src_info {type:XDC file:1 line:568 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "CLK_125_N"] ;# Bank  64 VCCO - VCC1V8   - IO_L12N_T1U_N11_GC_64
set_property src_info {type:XDC file:1 line:569 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL17     [get_ports "CLK_125_P"] ;# Bank  64 VCCO - VCC1V8   - IO_L12P_T1U_N10_GC_64
set_property src_info {type:XDC file:1 line:570 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "CLK_125_P"] ;# Bank  64 VCCO - VCC1V8   - IO_L12P_T1U_N10_GC_64
set_property src_info {type:XDC file:1 line:571 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN15     [get_ports "CLK_100_N"] ;# Bank  64 VCCO - VCC1V8   - IO_L11N_T1U_N9_GC_64
set_property src_info {type:XDC file:1 line:572 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "CLK_100_N"] ;# Bank  64 VCCO - VCC1V8   - IO_L11N_T1U_N9_GC_64
set_property src_info {type:XDC file:1 line:573 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM15     [get_ports "CLK_100_P"] ;# Bank  64 VCCO - VCC1V8   - IO_L11P_T1U_N8_GC_64
set_property src_info {type:XDC file:1 line:574 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "CLK_100_P"] ;# Bank  64 VCCO - VCC1V8   - IO_L11P_T1U_N8_GC_64
set_property src_info {type:XDC file:1 line:575 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN16     [get_ports "GPIO_LED_5_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L10N_T1U_N7_QBC_AD4N_64
set_property src_info {type:XDC file:1 line:576 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_LED_5_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L10N_T1U_N7_QBC_AD4N_64
set_property src_info {type:XDC file:1 line:577 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN17     [get_ports "GPIO_LED_6_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L10P_T1U_N6_QBC_AD4P_64
set_property src_info {type:XDC file:1 line:578 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_LED_6_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L10P_T1U_N6_QBC_AD4P_64
set_property src_info {type:XDC file:1 line:579 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR14     [get_ports "No Connect"] ;# Bank  64 VCCO - VCC1V8   - IO_L9N_T1L_N5_AD12N_64
set_property src_info {type:XDC file:1 line:580 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  64 VCCO - VCC1V8   - IO_L9N_T1L_N5_AD12N_64
set_property src_info {type:XDC file:1 line:581 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP14     [get_ports "AMS_FPGA_REF_CLK"] ;# Bank  64 VCCO - VCC1V8   - IO_L9P_T1L_N4_AD12P_64
set_property src_info {type:XDC file:1 line:582 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "AMS_FPGA_REF_CLK"] ;# Bank  64 VCCO - VCC1V8   - IO_L9P_T1L_N4_AD12P_64
set_property src_info {type:XDC file:1 line:583 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR16     [get_ports "GPIO_LED_2_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L8N_T1L_N3_AD5N_64
set_property src_info {type:XDC file:1 line:584 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_LED_2_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L8N_T1L_N3_AD5N_64
set_property src_info {type:XDC file:1 line:585 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP16     [get_ports "GPIO_LED_3_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L8P_T1L_N2_AD5P_64
set_property src_info {type:XDC file:1 line:586 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_LED_3_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L8P_T1L_N2_AD5P_64
set_property src_info {type:XDC file:1 line:587 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR13     [get_ports "GPIO_LED_0_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L7N_T1L_N1_QBC_AD13N_64
set_property src_info {type:XDC file:1 line:588 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_LED_0_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L7N_T1L_N1_QBC_AD13N_64
set_property src_info {type:XDC file:1 line:589 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP13     [get_ports "GPIO_LED_1_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L7P_T1L_N0_QBC_AD13P_64
set_property src_info {type:XDC file:1 line:590 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_LED_1_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L7P_T1L_N0_QBC_AD13P_64
set_property src_info {type:XDC file:1 line:591 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP15     [get_ports "GPIO_LED_4_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_T1U_N12_64
set_property src_info {type:XDC file:1 line:592 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_LED_4_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_T1U_N12_64
set_property src_info {type:XDC file:1 line:593 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT14     [get_ports "UART2_CTS_B"] ;# Bank  64 VCCO - VCC1V8   - IO_T0U_N12_VRP_64
set_property src_info {type:XDC file:1 line:594 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "UART2_CTS_B"] ;# Bank  64 VCCO - VCC1V8   - IO_T0U_N12_VRP_64
set_property src_info {type:XDC file:1 line:595 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU14     [get_ports "UART2_RTS_B"] ;# Bank  64 VCCO - VCC1V8   - IO_L6N_T0U_N11_AD6N_64
set_property src_info {type:XDC file:1 line:596 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "UART2_RTS_B"] ;# Bank  64 VCCO - VCC1V8   - IO_L6N_T0U_N11_AD6N_64
set_property src_info {type:XDC file:1 line:597 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU15     [get_ports "UART2_RXD_FPGA_TXD"] ;# Bank  64 VCCO - VCC1V8   - IO_L6P_T0U_N10_AD6P_64
set_property src_info {type:XDC file:1 line:598 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "UART2_RXD_FPGA_TXD"] ;# Bank  64 VCCO - VCC1V8   - IO_L6P_T0U_N10_AD6P_64
set_property src_info {type:XDC file:1 line:599 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT15     [get_ports "UART2_TXD_FPGA_RXD"] ;# Bank  64 VCCO - VCC1V8   - IO_L5N_T0U_N9_AD14N_64
set_property src_info {type:XDC file:1 line:600 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "UART2_TXD_FPGA_RXD"] ;# Bank  64 VCCO - VCC1V8   - IO_L5N_T0U_N9_AD14N_64
set_property src_info {type:XDC file:1 line:601 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT16     [get_ports "PL_I2C0_SCL_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L5P_T0U_N8_AD14P_64
set_property src_info {type:XDC file:1 line:602 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "PL_I2C0_SCL_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L5P_T0U_N8_AD14P_64
set_property src_info {type:XDC file:1 line:603 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW16     [get_ports "PL_I2C0_SDA_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L4N_T0U_N7_DBC_AD7N_64
set_property src_info {type:XDC file:1 line:604 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "PL_I2C0_SDA_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L4N_T0U_N7_DBC_AD7N_64
set_property src_info {type:XDC file:1 line:605 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV16     [get_ports "PL_I2C1_SCL_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L4P_T0U_N6_DBC_AD7P_64
set_property src_info {type:XDC file:1 line:606 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "PL_I2C1_SCL_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L4P_T0U_N6_DBC_AD7P_64
set_property src_info {type:XDC file:1 line:607 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV13     [get_ports "PL_I2C1_SDA_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L3N_T0L_N5_AD15N_64
set_property src_info {type:XDC file:1 line:608 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "PL_I2C1_SDA_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L3N_T0L_N5_AD15N_64
set_property src_info {type:XDC file:1 line:609 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU13     [get_ports "MSP430_UCA1_TXD_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L3P_T0L_N4_AD15P_64
set_property src_info {type:XDC file:1 line:610 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "MSP430_UCA1_TXD_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L3P_T0L_N4_AD15P_64
set_property src_info {type:XDC file:1 line:611 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW15     [get_ports "MSP430_UCA1_RXD_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L2N_T0L_N3_64
set_property src_info {type:XDC file:1 line:612 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "MSP430_UCA1_RXD_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L2N_T0L_N3_64
set_property src_info {type:XDC file:1 line:613 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV15     [get_ports "GPIO_LED_7_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L2P_T0L_N2_64
set_property src_info {type:XDC file:1 line:614 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_LED_7_LS"] ;# Bank  64 VCCO - VCC1V8   - IO_L2P_T0L_N2_64
set_property src_info {type:XDC file:1 line:615 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW13     [get_ports "SFP_REC_CLOCK_C_N"] ;# Bank  64 VCCO - VCC1V8   - IO_L1N_T0L_N1_DBC_64
set_property src_info {type:XDC file:1 line:616 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "SFP_REC_CLOCK_C_N"] ;# Bank  64 VCCO - VCC1V8   - IO_L1N_T0L_N1_DBC_64
set_property src_info {type:XDC file:1 line:617 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW14     [get_ports "SFP_REC_CLOCK_C_P"] ;# Bank  64 VCCO - VCC1V8   - IO_L1P_T0L_N0_DBC_64
set_property src_info {type:XDC file:1 line:618 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "SFP_REC_CLOCK_C_P"] ;# Bank  64 VCCO - VCC1V8   - IO_L1P_T0L_N0_DBC_64
set_property src_info {type:XDC file:1 line:620 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A9       [get_ports "DACIO_00"] ;# Bank  87 VCCO - VCC1V8   - IO_L12N_AD8N_87
set_property src_info {type:XDC file:1 line:621 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_00"] ;# Bank  87 VCCO - VCC1V8   - IO_L12N_AD8N_87
set_property src_info {type:XDC file:1 line:622 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A10      [get_ports "DACIO_01"] ;# Bank  87 VCCO - VCC1V8   - IO_L12P_AD8P_87
set_property src_info {type:XDC file:1 line:623 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_01"] ;# Bank  87 VCCO - VCC1V8   - IO_L12P_AD8P_87
set_property src_info {type:XDC file:1 line:624 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A6       [get_ports "DACIO_02"] ;# Bank  87 VCCO - VCC1V8   - IO_L11N_AD9N_87
set_property src_info {type:XDC file:1 line:625 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_02"] ;# Bank  87 VCCO - VCC1V8   - IO_L11N_AD9N_87
set_property src_info {type:XDC file:1 line:626 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A7       [get_ports "DACIO_03"] ;# Bank  87 VCCO - VCC1V8   - IO_L11P_AD9P_87
set_property src_info {type:XDC file:1 line:627 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_03"] ;# Bank  87 VCCO - VCC1V8   - IO_L11P_AD9P_87
set_property src_info {type:XDC file:1 line:628 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A5       [get_ports "DACIO_04"] ;# Bank  87 VCCO - VCC1V8   - IO_L10N_AD10N_87
set_property src_info {type:XDC file:1 line:629 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_04"] ;# Bank  87 VCCO - VCC1V8   - IO_L10N_AD10N_87
set_property src_info {type:XDC file:1 line:630 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B5       [get_ports "DACIO_05"] ;# Bank  87 VCCO - VCC1V8   - IO_L10P_AD10P_87
set_property src_info {type:XDC file:1 line:631 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_05"] ;# Bank  87 VCCO - VCC1V8   - IO_L10P_AD10P_87
set_property src_info {type:XDC file:1 line:632 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C5       [get_ports "DACIO_06"] ;# Bank  87 VCCO - VCC1V8   - IO_L9N_AD11N_87
set_property src_info {type:XDC file:1 line:633 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_06"] ;# Bank  87 VCCO - VCC1V8   - IO_L9N_AD11N_87
set_property src_info {type:XDC file:1 line:634 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C6       [get_ports "DACIO_07"] ;# Bank  87 VCCO - VCC1V8   - IO_L9P_AD11P_87
set_property src_info {type:XDC file:1 line:635 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_07"] ;# Bank  87 VCCO - VCC1V8   - IO_L9P_AD11P_87
set_property src_info {type:XDC file:1 line:636 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B9       [get_ports "DACIO_08"] ;# Bank  87 VCCO - VCC1V8   - IO_L8N_HDGC_87
set_property src_info {type:XDC file:1 line:637 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_08"] ;# Bank  87 VCCO - VCC1V8   - IO_L8N_HDGC_87
set_property src_info {type:XDC file:1 line:638 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B10      [get_ports "DACIO_09"] ;# Bank  87 VCCO - VCC1V8   - IO_L8P_HDGC_87
set_property src_info {type:XDC file:1 line:639 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_09"] ;# Bank  87 VCCO - VCC1V8   - IO_L8P_HDGC_87
set_property src_info {type:XDC file:1 line:640 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B7       [get_ports "DACIO_10"] ;# Bank  87 VCCO - VCC1V8   - IO_L7N_HDGC_87
set_property src_info {type:XDC file:1 line:641 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_10"] ;# Bank  87 VCCO - VCC1V8   - IO_L7N_HDGC_87
set_property src_info {type:XDC file:1 line:642 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B8       [get_ports "DACIO_11"] ;# Bank  87 VCCO - VCC1V8   - IO_L7P_HDGC_87
set_property src_info {type:XDC file:1 line:643 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_11"] ;# Bank  87 VCCO - VCC1V8   - IO_L7P_HDGC_87
set_property src_info {type:XDC file:1 line:644 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D8       [get_ports "DACIO_12"] ;# Bank  87 VCCO - VCC1V8   - IO_L6N_HDGC_87
set_property src_info {type:XDC file:1 line:645 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_12"] ;# Bank  87 VCCO - VCC1V8   - IO_L6N_HDGC_87
set_property src_info {type:XDC file:1 line:646 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D9       [get_ports "DACIO_13"] ;# Bank  87 VCCO - VCC1V8   - IO_L6P_HDGC_87
set_property src_info {type:XDC file:1 line:647 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_13"] ;# Bank  87 VCCO - VCC1V8   - IO_L6P_HDGC_87
set_property src_info {type:XDC file:1 line:648 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C7       [get_ports "DACIO_14"] ;# Bank  87 VCCO - VCC1V8   - IO_L5N_HDGC_87
set_property src_info {type:XDC file:1 line:649 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_14"] ;# Bank  87 VCCO - VCC1V8   - IO_L5N_HDGC_87
set_property src_info {type:XDC file:1 line:650 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C8       [get_ports "DACIO_15"] ;# Bank  87 VCCO - VCC1V8   - IO_L5P_HDGC_87
set_property src_info {type:XDC file:1 line:651 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_15"] ;# Bank  87 VCCO - VCC1V8   - IO_L5P_HDGC_87
set_property src_info {type:XDC file:1 line:652 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C10      [get_ports "DACIO_16"] ;# Bank  87 VCCO - VCC1V8   - IO_L4N_AD12N_87
set_property src_info {type:XDC file:1 line:653 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_16"] ;# Bank  87 VCCO - VCC1V8   - IO_L4N_AD12N_87
set_property src_info {type:XDC file:1 line:654 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D10      [get_ports "DACIO_17"] ;# Bank  87 VCCO - VCC1V8   - IO_L4P_AD12P_87
set_property src_info {type:XDC file:1 line:655 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_17"] ;# Bank  87 VCCO - VCC1V8   - IO_L4P_AD12P_87
set_property src_info {type:XDC file:1 line:656 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D6       [get_ports "DACIO_18"] ;# Bank  87 VCCO - VCC1V8   - IO_L3N_AD13N_87
set_property src_info {type:XDC file:1 line:657 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_18"] ;# Bank  87 VCCO - VCC1V8   - IO_L3N_AD13N_87
set_property src_info {type:XDC file:1 line:658 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E7       [get_ports "DACIO_19"] ;# Bank  87 VCCO - VCC1V8   - IO_L3P_AD13P_87
set_property src_info {type:XDC file:1 line:659 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "DACIO_19"] ;# Bank  87 VCCO - VCC1V8   - IO_L3P_AD13P_87
set_property src_info {type:XDC file:1 line:660 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E8       [get_ports "GPIO_SW_S"] ;# Bank  87 VCCO - VCC1V8   - IO_L2N_AD14N_87
set_property src_info {type:XDC file:1 line:661 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_SW_S"] ;# Bank  87 VCCO - VCC1V8   - IO_L2N_AD14N_87
set_property src_info {type:XDC file:1 line:662 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E9       [get_ports "SFP_SI5382_CLK_IN_SEL"] ;# Bank  87 VCCO - VCC1V8   - IO_L2P_AD14P_87
set_property src_info {type:XDC file:1 line:663 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SFP_SI5382_CLK_IN_SEL"] ;# Bank  87 VCCO - VCC1V8   - IO_L2P_AD14P_87
set_property src_info {type:XDC file:1 line:664 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E6       [get_ports "No Connect"] ;# Bank  87 VCCO - VCC1V8   - IO_L1N_AD15N_87
set_property src_info {type:XDC file:1 line:665 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  87 VCCO - VCC1V8   - IO_L1N_AD15N_87
set_property src_info {type:XDC file:1 line:666 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F6       [get_ports "No Connect"] ;# Bank  87 VCCO - VCC1V8   - IO_L1P_AD15P_87
set_property src_info {type:XDC file:1 line:667 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank  87 VCCO - VCC1V8   - IO_L1P_AD15P_87
set_property src_info {type:XDC file:1 line:668 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP5      [get_ports "ADCIO_00"] ;# Bank  84 VCCO - VCC1V8   - IO_L12N_AD0N_84
set_property src_info {type:XDC file:1 line:669 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_00"] ;# Bank  84 VCCO - VCC1V8   - IO_L12N_AD0N_84
set_property src_info {type:XDC file:1 line:670 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP6      [get_ports "ADCIO_01"] ;# Bank  84 VCCO - VCC1V8   - IO_L12P_AD0P_84
set_property src_info {type:XDC file:1 line:671 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_01"] ;# Bank  84 VCCO - VCC1V8   - IO_L12P_AD0P_84
set_property src_info {type:XDC file:1 line:672 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR6      [get_ports "ADCIO_02"] ;# Bank  84 VCCO - VCC1V8   - IO_L11N_AD1N_84
set_property src_info {type:XDC file:1 line:673 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_02"] ;# Bank  84 VCCO - VCC1V8   - IO_L11N_AD1N_84
set_property src_info {type:XDC file:1 line:674 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AR7      [get_ports "ADCIO_03"] ;# Bank  84 VCCO - VCC1V8   - IO_L11P_AD1P_84
set_property src_info {type:XDC file:1 line:675 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_03"] ;# Bank  84 VCCO - VCC1V8   - IO_L11P_AD1P_84
set_property src_info {type:XDC file:1 line:676 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV7      [get_ports "ADCIO_04"] ;# Bank  84 VCCO - VCC1V8   - IO_L10N_AD2N_84
set_property src_info {type:XDC file:1 line:677 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_04"] ;# Bank  84 VCCO - VCC1V8   - IO_L10N_AD2N_84
set_property src_info {type:XDC file:1 line:678 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU7      [get_ports "ADCIO_05"] ;# Bank  84 VCCO - VCC1V8   - IO_L10P_AD2P_84
set_property src_info {type:XDC file:1 line:679 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_05"] ;# Bank  84 VCCO - VCC1V8   - IO_L10P_AD2P_84
set_property src_info {type:XDC file:1 line:680 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV8      [get_ports "ADCIO_06"] ;# Bank  84 VCCO - VCC1V8   - IO_L9N_AD3N_84
set_property src_info {type:XDC file:1 line:681 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_06"] ;# Bank  84 VCCO - VCC1V8   - IO_L9N_AD3N_84
set_property src_info {type:XDC file:1 line:682 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU8      [get_ports "ADCIO_07"] ;# Bank  84 VCCO - VCC1V8   - IO_L9P_AD3P_84
set_property src_info {type:XDC file:1 line:683 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_07"] ;# Bank  84 VCCO - VCC1V8   - IO_L9P_AD3P_84
set_property src_info {type:XDC file:1 line:684 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT6      [get_ports "ADCIO_08"] ;# Bank  84 VCCO - VCC1V8   - IO_L8N_HDGC_AD4N_84
set_property src_info {type:XDC file:1 line:685 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_08"] ;# Bank  84 VCCO - VCC1V8   - IO_L8N_HDGC_AD4N_84
set_property src_info {type:XDC file:1 line:686 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT7      [get_ports "ADCIO_09"] ;# Bank  84 VCCO - VCC1V8   - IO_L8P_HDGC_AD4P_84
set_property src_info {type:XDC file:1 line:687 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_09"] ;# Bank  84 VCCO - VCC1V8   - IO_L8P_HDGC_AD4P_84
set_property src_info {type:XDC file:1 line:688 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU5      [get_ports "ADCIO_10"] ;# Bank  84 VCCO - VCC1V8   - IO_L7N_HDGC_AD5N_84
set_property src_info {type:XDC file:1 line:689 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_10"] ;# Bank  84 VCCO - VCC1V8   - IO_L7N_HDGC_AD5N_84
set_property src_info {type:XDC file:1 line:690 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AT5      [get_ports "ADCIO_11"] ;# Bank  84 VCCO - VCC1V8   - IO_L7P_HDGC_AD5P_84
set_property src_info {type:XDC file:1 line:691 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_11"] ;# Bank  84 VCCO - VCC1V8   - IO_L7P_HDGC_AD5P_84
set_property src_info {type:XDC file:1 line:692 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU3      [get_ports "ADCIO_12"] ;# Bank  84 VCCO - VCC1V8   - IO_L6N_HDGC_AD6N_84
set_property src_info {type:XDC file:1 line:693 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_12"] ;# Bank  84 VCCO - VCC1V8   - IO_L6N_HDGC_AD6N_84
set_property src_info {type:XDC file:1 line:694 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU4      [get_ports "ADCIO_13"] ;# Bank  84 VCCO - VCC1V8   - IO_L6P_HDGC_AD6P_84
set_property src_info {type:XDC file:1 line:695 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_13"] ;# Bank  84 VCCO - VCC1V8   - IO_L6P_HDGC_AD6P_84
set_property src_info {type:XDC file:1 line:696 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV5      [get_ports "ADCIO_14"] ;# Bank  84 VCCO - VCC1V8   - IO_L5N_HDGC_AD7N_84
set_property src_info {type:XDC file:1 line:697 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_14"] ;# Bank  84 VCCO - VCC1V8   - IO_L5N_HDGC_AD7N_84
set_property src_info {type:XDC file:1 line:698 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV6      [get_ports "ADCIO_15"] ;# Bank  84 VCCO - VCC1V8   - IO_L5P_HDGC_AD7P_84
set_property src_info {type:XDC file:1 line:699 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_15"] ;# Bank  84 VCCO - VCC1V8   - IO_L5P_HDGC_AD7P_84
set_property src_info {type:XDC file:1 line:700 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU1      [get_ports "ADCIO_16"] ;# Bank  84 VCCO - VCC1V8   - IO_L4N_AD8N_84
set_property src_info {type:XDC file:1 line:701 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_16"] ;# Bank  84 VCCO - VCC1V8   - IO_L4N_AD8N_84
set_property src_info {type:XDC file:1 line:702 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AU2      [get_ports "ADCIO_17"] ;# Bank  84 VCCO - VCC1V8   - IO_L4P_AD8P_84
set_property src_info {type:XDC file:1 line:703 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_17"] ;# Bank  84 VCCO - VCC1V8   - IO_L4P_AD8P_84
set_property src_info {type:XDC file:1 line:704 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV2      [get_ports "ADCIO_18"] ;# Bank  84 VCCO - VCC1V8   - IO_L3N_AD9N_84
set_property src_info {type:XDC file:1 line:705 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_18"] ;# Bank  84 VCCO - VCC1V8   - IO_L3N_AD9N_84
set_property src_info {type:XDC file:1 line:706 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AV3      [get_ports "ADCIO_19"] ;# Bank  84 VCCO - VCC1V8   - IO_L3P_AD9P_84
set_property src_info {type:XDC file:1 line:707 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ADCIO_19"] ;# Bank  84 VCCO - VCC1V8   - IO_L3P_AD9P_84
set_property src_info {type:XDC file:1 line:708 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW3      [get_ports "GPIO_SW_N"] ;# Bank  84 VCCO - VCC1V8   - IO_L2N_AD10N_84
set_property src_info {type:XDC file:1 line:709 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_SW_N"] ;# Bank  84 VCCO - VCC1V8   - IO_L2N_AD10N_84
set_property src_info {type:XDC file:1 line:710 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW4      [get_ports "GPIO_SW_E"] ;# Bank  84 VCCO - VCC1V8   - IO_L2P_AD10P_84
set_property src_info {type:XDC file:1 line:711 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_SW_E"] ;# Bank  84 VCCO - VCC1V8   - IO_L2P_AD10P_84
set_property src_info {type:XDC file:1 line:712 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW5      [get_ports "GPIO_SW_C"] ;# Bank  84 VCCO - VCC1V8   - IO_L1N_AD11N_84
set_property src_info {type:XDC file:1 line:713 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_SW_C"] ;# Bank  84 VCCO - VCC1V8   - IO_L1N_AD11N_84
set_property src_info {type:XDC file:1 line:714 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW6      [get_ports "GPIO_SW_W"] ;# Bank  84 VCCO - VCC1V8   - IO_L1P_AD11P_84
set_property src_info {type:XDC file:1 line:715 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_SW_W"] ;# Bank  84 VCCO - VCC1V8   - IO_L1P_AD11P_84
set_property src_info {type:XDC file:1 line:716 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA34     [get_ports "SFP_SI5382_IN1_C_N"] ;# Bank 128 - MGTREFCLK0N_128
set_property src_info {type:XDC file:1 line:717 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA33     [get_ports "SFP_SI5382_IN1_C_P"] ;# Bank 128 - MGTREFCLK0P_128
set_property src_info {type:XDC file:1 line:718 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y32      [get_ports "SFP_SI5382_OUT_C_N"] ;# Bank 128 - MGTREFCLK1N_128
set_property src_info {type:XDC file:1 line:719 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y31      [get_ports "SFP_SI5382_OUT_C_P"] ;# Bank 128 - MGTREFCLK1P_128
set_property src_info {type:XDC file:1 line:720 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA39     [get_ports "SFP0_RX_N"] ;# Bank 128 - MGTYRXN0_128
set_property src_info {type:XDC file:1 line:721 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W39      [get_ports "SFP1_RX_N"] ;# Bank 128 - MGTYRXN1_128
set_property src_info {type:XDC file:1 line:722 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U39      [get_ports "SFP2_RX_N"] ;# Bank 128 - MGTYRXN2_128
set_property src_info {type:XDC file:1 line:723 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R39      [get_ports "SFP3_RX_N"] ;# Bank 128 - MGTYRXN3_128
set_property src_info {type:XDC file:1 line:724 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA38     [get_ports "SFP0_RX_P"] ;# Bank 128 - MGTYRXP0_128
set_property src_info {type:XDC file:1 line:725 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W38      [get_ports "SFP1_RX_P"] ;# Bank 128 - MGTYRXP1_128
set_property src_info {type:XDC file:1 line:726 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U38      [get_ports "SFP2_RX_P"] ;# Bank 128 - MGTYRXP2_128
set_property src_info {type:XDC file:1 line:727 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R38      [get_ports "SFP3_RX_P"] ;# Bank 128 - MGTYRXP3_128
set_property src_info {type:XDC file:1 line:728 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y36      [get_ports "SFP0_TX_N"] ;# Bank 128 - MGTYTXN0_128
set_property src_info {type:XDC file:1 line:729 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V36      [get_ports "SFP1_TX_N"] ;# Bank 128 - MGTYTXN1_128
set_property src_info {type:XDC file:1 line:730 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T36      [get_ports "SFP2_TX_N"] ;# Bank 128 - MGTYTXN2_128
set_property src_info {type:XDC file:1 line:731 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R34      [get_ports "SFP3_TX_N"] ;# Bank 128 - MGTYTXN3_128
set_property src_info {type:XDC file:1 line:732 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y35      [get_ports "SFP0_TX_P"] ;# Bank 128 - MGTYTXP0_128
set_property src_info {type:XDC file:1 line:733 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V35      [get_ports "SFP1_TX_P"] ;# Bank 128 - MGTYTXP1_128
set_property src_info {type:XDC file:1 line:734 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T35      [get_ports "SFP2_TX_P"] ;# Bank 128 - MGTYTXP2_128
set_property src_info {type:XDC file:1 line:735 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R33      [get_ports "SFP3_TX_P"] ;# Bank 128 - MGTYTXP3_128
set_property src_info {type:XDC file:1 line:737 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W34      [get_ports "FMCP_HSPC_GBTCLK0_M2C_C_N"] ;# Bank 129 - MGTREFCLK0N_129
set_property src_info {type:XDC file:1 line:738 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W33      [get_ports "FMCP_HSPC_GBTCLK0_M2C_C_P"] ;# Bank 129 - MGTREFCLK0P_129
set_property src_info {type:XDC file:1 line:739 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V32      [get_ports "USER_MGT_SI570_CLOCK_C_N"] ;# Bank 129 - MGTREFCLK1N_129
set_property src_info {type:XDC file:1 line:740 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V31      [get_ports "USER_MGT_SI570_CLOCK_C_P"] ;# Bank 129 - MGTREFCLK1P_129
set_property src_info {type:XDC file:1 line:741 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K31      [get_ports "N17453038"] ;# Bank 129 - MGTRREF_L
set_property src_info {type:XDC file:1 line:742 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N39      [get_ports "FMCP_HSPC_DP0_M2C_N"] ;# Bank 129 - MGTYRXN0_129
set_property src_info {type:XDC file:1 line:743 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M37      [get_ports "FMCP_HSPC_DP1_M2C_N"] ;# Bank 129 - MGTYRXN1_129
set_property src_info {type:XDC file:1 line:744 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L39      [get_ports "FMCP_HSPC_DP2_M2C_N"] ;# Bank 129 - MGTYRXN2_129
set_property src_info {type:XDC file:1 line:745 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K37      [get_ports "FMCP_HSPC_DP3_M2C_N"] ;# Bank 129 - MGTYRXN3_129
set_property src_info {type:XDC file:1 line:746 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N38      [get_ports "FMCP_HSPC_DP0_M2C_P"] ;# Bank 129 - MGTYRXP0_129
set_property src_info {type:XDC file:1 line:747 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M36      [get_ports "FMCP_HSPC_DP1_M2C_P"] ;# Bank 129 - MGTYRXP1_129
set_property src_info {type:XDC file:1 line:748 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L38      [get_ports "FMCP_HSPC_DP2_M2C_P"] ;# Bank 129 - MGTYRXP2_129
set_property src_info {type:XDC file:1 line:749 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K36      [get_ports "FMCP_HSPC_DP3_M2C_P"] ;# Bank 129 - MGTYRXP3_129
set_property src_info {type:XDC file:1 line:750 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P36      [get_ports "FMCP_HSPC_DP0_C2M_N"] ;# Bank 129 - MGTYTXN0_129
set_property src_info {type:XDC file:1 line:751 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N34      [get_ports "FMCP_HSPC_DP1_C2M_N"] ;# Bank 129 - MGTYTXN1_129
set_property src_info {type:XDC file:1 line:752 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L34      [get_ports "FMCP_HSPC_DP2_C2M_N"] ;# Bank 129 - MGTYTXN2_129
set_property src_info {type:XDC file:1 line:753 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J34      [get_ports "FMCP_HSPC_DP3_C2M_N"] ;# Bank 129 - MGTYTXN3_129
set_property src_info {type:XDC file:1 line:754 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P35      [get_ports "FMCP_HSPC_DP0_C2M_P"] ;# Bank 129 - MGTYTXP0_129
set_property src_info {type:XDC file:1 line:755 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N33      [get_ports "FMCP_HSPC_DP1_C2M_P"] ;# Bank 129 - MGTYTXP1_129
set_property src_info {type:XDC file:1 line:756 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L33      [get_ports "FMCP_HSPC_DP2_C2M_P"] ;# Bank 129 - MGTYTXP2_129
set_property src_info {type:XDC file:1 line:757 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J33      [get_ports "FMCP_HSPC_DP3_C2M_P"] ;# Bank 129 - MGTYTXP3_129
set_property src_info {type:XDC file:1 line:758 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U34      [get_ports "FMCP_HSPC_GBTCLK1_M2C_C_N"] ;# Bank 130 - MGTREFCLK0N_130
set_property src_info {type:XDC file:1 line:759 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U33      [get_ports "FMCP_HSPC_GBTCLK1_M2C_C_P"] ;# Bank 130 - MGTREFCLK0P_130
set_property src_info {type:XDC file:1 line:760 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T32      [get_ports "USER_SMA_MGT_CLOCK_C_N"] ;# Bank 130 - MGTREFCLK1N_130
set_property src_info {type:XDC file:1 line:761 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T31      [get_ports "USER_SMA_MGT_CLOCK_C_P"] ;# Bank 130 - MGTREFCLK1P_130
set_property src_info {type:XDC file:1 line:762 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J39      [get_ports "FMCP_HSPC_DP4_M2C_N"] ;# Bank 130 - MGTYRXN0_130
set_property src_info {type:XDC file:1 line:763 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H37      [get_ports "FMCP_HSPC_DP5_M2C_N"] ;# Bank 130 - MGTYRXN1_130
set_property src_info {type:XDC file:1 line:764 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G39      [get_ports "FMCP_HSPC_DP6_M2C_N"] ;# Bank 130 - MGTYRXN2_130
set_property src_info {type:XDC file:1 line:765 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F37      [get_ports "FMCP_HSPC_DP7_M2C_N"] ;# Bank 130 - MGTYRXN3_130
set_property src_info {type:XDC file:1 line:766 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J38      [get_ports "FMCP_HSPC_DP4_M2C_P"] ;# Bank 130 - MGTYRXP0_130
set_property src_info {type:XDC file:1 line:767 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H36      [get_ports "FMCP_HSPC_DP5_M2C_P"] ;# Bank 130 - MGTYRXP1_130
set_property src_info {type:XDC file:1 line:768 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G38      [get_ports "FMCP_HSPC_DP6_M2C_P"] ;# Bank 130 - MGTYRXP2_130
set_property src_info {type:XDC file:1 line:769 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F36      [get_ports "FMCP_HSPC_DP7_M2C_P"] ;# Bank 130 - MGTYRXP3_130
set_property src_info {type:XDC file:1 line:770 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H32      [get_ports "FMCP_HSPC_DP4_C2M_N"] ;# Bank 130 - MGTYTXN0_130
set_property src_info {type:XDC file:1 line:771 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G34      [get_ports "FMCP_HSPC_DP5_C2M_N"] ;# Bank 130 - MGTYTXN1_130
set_property src_info {type:XDC file:1 line:772 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F32      [get_ports "FMCP_HSPC_DP6_C2M_N"] ;# Bank 130 - MGTYTXN2_130
set_property src_info {type:XDC file:1 line:773 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E34      [get_ports "FMCP_HSPC_DP7_C2M_N"] ;# Bank 130 - MGTYTXN3_130
set_property src_info {type:XDC file:1 line:774 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H31      [get_ports "FMCP_HSPC_DP4_C2M_P"] ;# Bank 130 - MGTYTXP0_130
set_property src_info {type:XDC file:1 line:775 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G33      [get_ports "FMCP_HSPC_DP5_C2M_P"] ;# Bank 130 - MGTYTXP1_130
set_property src_info {type:XDC file:1 line:776 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F31      [get_ports "FMCP_HSPC_DP6_C2M_P"] ;# Bank 130 - MGTYTXP2_130
set_property src_info {type:XDC file:1 line:777 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E33      [get_ports "FMCP_HSPC_DP7_C2M_P"] ;# Bank 130 - MGTYTXP3_130
set_property src_info {type:XDC file:1 line:778 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P32      [get_ports "FMCP_HSPC_GBTCLK2_M2C_C_N"] ;# Bank 131 - MGTREFCLK0N_131
set_property src_info {type:XDC file:1 line:779 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P31      [get_ports "FMCP_HSPC_GBTCLK2_M2C_C_P"] ;# Bank 131 - MGTREFCLK0P_131
set_property src_info {type:XDC file:1 line:780 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M32      [get_ports "No Connect"] ;# Bank 131 - MGTREFCLK1N_131
set_property src_info {type:XDC file:1 line:781 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M31      [get_ports "No Connect"] ;# Bank 131 - MGTREFCLK1P_131
set_property src_info {type:XDC file:1 line:782 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E39      [get_ports "FMCP_HSPC_DP8_M2C_N"] ;# Bank 131 - MGTYRXN0_131
set_property src_info {type:XDC file:1 line:783 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D37      [get_ports "FMCP_HSPC_DP9_M2C_N"] ;# Bank 131 - MGTYRXN1_131
set_property src_info {type:XDC file:1 line:784 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C39      [get_ports "FMCP_HSPC_DP10_M2C_N"] ;# Bank 131 - MGTYRXN2_131
set_property src_info {type:XDC file:1 line:785 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B37      [get_ports "FMCP_HSPC_DP11_M2C_N"] ;# Bank 131 - MGTYRXN3_131
set_property src_info {type:XDC file:1 line:786 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E38      [get_ports "FMCP_HSPC_DP8_M2C_P"] ;# Bank 131 - MGTYRXP0_131
set_property src_info {type:XDC file:1 line:787 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D36      [get_ports "FMCP_HSPC_DP9_M2C_P"] ;# Bank 131 - MGTYRXP1_131
set_property src_info {type:XDC file:1 line:788 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C38      [get_ports "FMCP_HSPC_DP10_M2C_P"] ;# Bank 131 - MGTYRXP2_131
set_property src_info {type:XDC file:1 line:789 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B36      [get_ports "FMCP_HSPC_DP11_M2C_P"] ;# Bank 131 - MGTYRXP3_131
set_property src_info {type:XDC file:1 line:790 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D32      [get_ports "FMCP_HSPC_DP8_C2M_N"] ;# Bank 131 - MGTYTXN0_131
set_property src_info {type:XDC file:1 line:791 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C34      [get_ports "FMCP_HSPC_DP9_C2M_N"] ;# Bank 131 - MGTYTXN1_131
set_property src_info {type:XDC file:1 line:792 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B32      [get_ports "FMCP_HSPC_DP10_C2M_N"] ;# Bank 131 - MGTYTXN2_131
set_property src_info {type:XDC file:1 line:793 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A34      [get_ports "FMCP_HSPC_DP11_C2M_N"] ;# Bank 131 - MGTYTXN3_131
set_property src_info {type:XDC file:1 line:794 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D31      [get_ports "FMCP_HSPC_DP8_C2M_P"] ;# Bank 131 - MGTYTXP0_131
set_property src_info {type:XDC file:1 line:795 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C33      [get_ports "FMCP_HSPC_DP9_C2M_P"] ;# Bank 131 - MGTYTXP1_131
set_property src_info {type:XDC file:1 line:796 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B31      [get_ports "FMCP_HSPC_DP10_C2M_P"] ;# Bank 131 - MGTYTXP2_131
set_property src_info {type:XDC file:1 line:797 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A33      [get_ports "FMCP_HSPC_DP11_C2M_P"] ;# Bank 131 - MGTYTXP3_131
set_property src_info {type:XDC file:1 line:831 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R4       [get_ports "RF3_CLKO_A_C_N"] ;# Bank 228 - DAC_CLK_N_228
set_property src_info {type:XDC file:1 line:832 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R5       [get_ports "RF3_CLKO_A_C_P"] ;# Bank 228 - DAC_CLK_P_228
set_property src_info {type:XDC file:1 line:836 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U1       [get_ports "RFMC_DAC_00_N"] ;# Bank 228 - DAC_VOUT0_N_228
set_property src_info {type:XDC file:1 line:837 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U2       [get_ports "RFMC_DAC_00_P"] ;# Bank 228 - DAC_VOUT0_P_228
