// Seed: 3928695904
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output wire id_1,
    input id_2,
    input id_3,
    output logic id_4
);
  assign id_1[1] = 1;
endmodule
