// Seed: 3476750915
module module_0 ();
  task automatic id_1;
    id_1 = 1;
    input id_2;
    begin : LABEL_0
      if (id_2) begin : LABEL_0
        id_2 = id_2;
      end else #(id_1) id_2 = #1 id_1;
    end
  endtask
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output tri id_2,
    input tri1 id_3,
    output supply1 id_4,
    output wor id_5,
    output uwire id_6,
    output tri1 id_7,
    output tri1 id_8,
    output supply0 id_9,
    input wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    input wire id_14,
    input wire id_15,
    output uwire id_16,
    input supply0 id_17,
    input uwire id_18,
    input tri id_19,
    input wor id_20
);
  wire id_22;
  wire id_23;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
