<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW615 (RLOOP - AUX PROP UNIT (APU)): pmmBase Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_180X50.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW615 (RLOOP - AUX PROP UNIT (APU))
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structpmm_base.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">pmmBase Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Pmm Register Frame Definition.  
 <a href="structpmm_base.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="rm4__pd_8h_source.html">COMMON_CODE/RM4/LCCM530__RM4__POWER_DOMAIN/rm4_pd.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for pmmBase:</div>
<div class="dyncontent">
<div class="center"><img src="structpmm_base__coll__graph.png" border="0" usemap="#pmm_base_coll__map" alt="Collaboration graph"/></div>
<map name="pmm_base_coll__map" id="pmm_base_coll__map">
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a18befbfe5ac5ae8addbf0a010f2e0591"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#a18befbfe5ac5ae8addbf0a010f2e0591">LOGICPDPWRCTRL0</a></td></tr>
<tr class="memdesc:a18befbfe5ac5ae8addbf0a010f2e0591"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0000: Logic Power Domain Control Register 0  <a href="#a18befbfe5ac5ae8addbf0a010f2e0591">More...</a><br /></td></tr>
<tr class="separator:a18befbfe5ac5ae8addbf0a010f2e0591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4a82dedc277588e244f6c8b1bf178d"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#abd4a82dedc277588e244f6c8b1bf178d">rsvd1</a> [3U]</td></tr>
<tr class="memdesc:abd4a82dedc277588e244f6c8b1bf178d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0004: Reserved  <a href="#abd4a82dedc277588e244f6c8b1bf178d">More...</a><br /></td></tr>
<tr class="separator:abd4a82dedc277588e244f6c8b1bf178d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07ae1339e4829f541eb364306b52906"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#aa07ae1339e4829f541eb364306b52906">MEMPDPWRCTRL0</a></td></tr>
<tr class="memdesc:aa07ae1339e4829f541eb364306b52906"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0010: Memory Power Domain Control Register 0  <a href="#aa07ae1339e4829f541eb364306b52906">More...</a><br /></td></tr>
<tr class="separator:aa07ae1339e4829f541eb364306b52906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd7ef31e634d8fc33119bae80a044ab"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#a0cd7ef31e634d8fc33119bae80a044ab">rsvd2</a> [3U]</td></tr>
<tr class="memdesc:a0cd7ef31e634d8fc33119bae80a044ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0014: Reserved  <a href="#a0cd7ef31e634d8fc33119bae80a044ab">More...</a><br /></td></tr>
<tr class="separator:a0cd7ef31e634d8fc33119bae80a044ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f150e11395cc75993a622bad37f9711"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#a9f150e11395cc75993a622bad37f9711">PDCLKDISREG</a></td></tr>
<tr class="memdesc:a9f150e11395cc75993a622bad37f9711"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0020: Power Domain Clock Disable Register  <a href="#a9f150e11395cc75993a622bad37f9711">More...</a><br /></td></tr>
<tr class="separator:a9f150e11395cc75993a622bad37f9711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a782a13bf9ea1a1eb11cc809914abc246"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#a782a13bf9ea1a1eb11cc809914abc246">PDCLKDISSETREG</a></td></tr>
<tr class="memdesc:a782a13bf9ea1a1eb11cc809914abc246"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0024: Power Domain Clock Disable Set Register  <a href="#a782a13bf9ea1a1eb11cc809914abc246">More...</a><br /></td></tr>
<tr class="separator:a782a13bf9ea1a1eb11cc809914abc246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b38d555fb6ac4ab0bc6554d748cd596"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#a1b38d555fb6ac4ab0bc6554d748cd596">PDCLKDISCLRREG</a></td></tr>
<tr class="memdesc:a1b38d555fb6ac4ab0bc6554d748cd596"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0028: Power Domain Clock Disable Clear Register  <a href="#a1b38d555fb6ac4ab0bc6554d748cd596">More...</a><br /></td></tr>
<tr class="separator:a1b38d555fb6ac4ab0bc6554d748cd596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a534212289661203ba4b30196fe4e84"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#a9a534212289661203ba4b30196fe4e84">rsvd3</a> [5U]</td></tr>
<tr class="memdesc:a9a534212289661203ba4b30196fe4e84"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x002C: Reserved  <a href="#a9a534212289661203ba4b30196fe4e84">More...</a><br /></td></tr>
<tr class="separator:a9a534212289661203ba4b30196fe4e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ff35daec2a4ad1f22ab187dc4fdbab"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#a21ff35daec2a4ad1f22ab187dc4fdbab">LOGICPDPWRSTAT</a> [4U]</td></tr>
<tr class="memdesc:a21ff35daec2a4ad1f22ab187dc4fdbab"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0040, 0x0044, 0x0048, 0x004C: Logic Power Domain Power Status Register  <a href="#a21ff35daec2a4ad1f22ab187dc4fdbab">More...</a><br /></td></tr>
<tr class="separator:a21ff35daec2a4ad1f22ab187dc4fdbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d4cc64a93b96d4826505d935f65e0b"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#a16d4cc64a93b96d4826505d935f65e0b">rsvd4</a> [12U]</td></tr>
<tr class="memdesc:a16d4cc64a93b96d4826505d935f65e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0050: Reserved  <a href="#a16d4cc64a93b96d4826505d935f65e0b">More...</a><br /></td></tr>
<tr class="separator:a16d4cc64a93b96d4826505d935f65e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79f86c58f425a97bde687430fa8e236f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#a79f86c58f425a97bde687430fa8e236f">MEMPDPWRSTAT</a> [3U]</td></tr>
<tr class="memdesc:a79f86c58f425a97bde687430fa8e236f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0080, 0x0084, 0x0088: Memory Power Domain Power Status Register  <a href="#a79f86c58f425a97bde687430fa8e236f">More...</a><br /></td></tr>
<tr class="separator:a79f86c58f425a97bde687430fa8e236f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16117436193d5200b3918be6c447b32"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#ab16117436193d5200b3918be6c447b32">rsvd5</a> [5U]</td></tr>
<tr class="memdesc:ab16117436193d5200b3918be6c447b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x008C: Reserved  <a href="#ab16117436193d5200b3918be6c447b32">More...</a><br /></td></tr>
<tr class="separator:ab16117436193d5200b3918be6c447b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b13b28aba6f167d07059fb92858933"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#af9b13b28aba6f167d07059fb92858933">GLOBALCTRL1</a></td></tr>
<tr class="memdesc:af9b13b28aba6f167d07059fb92858933"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00A0: Global Control Register 1  <a href="#af9b13b28aba6f167d07059fb92858933">More...</a><br /></td></tr>
<tr class="separator:af9b13b28aba6f167d07059fb92858933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a26b1b8b36a2de1da64e512f4e0403f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#a5a26b1b8b36a2de1da64e512f4e0403f">rsvd6</a></td></tr>
<tr class="memdesc:a5a26b1b8b36a2de1da64e512f4e0403f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00A4: Reserved  <a href="#a5a26b1b8b36a2de1da64e512f4e0403f">More...</a><br /></td></tr>
<tr class="separator:a5a26b1b8b36a2de1da64e512f4e0403f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e59cd6bbc2a1961b611e6c7b66c554b"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#a8e59cd6bbc2a1961b611e6c7b66c554b">GLOBALSTAT</a></td></tr>
<tr class="memdesc:a8e59cd6bbc2a1961b611e6c7b66c554b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00A8: Global Status Register  <a href="#a8e59cd6bbc2a1961b611e6c7b66c554b">More...</a><br /></td></tr>
<tr class="separator:a8e59cd6bbc2a1961b611e6c7b66c554b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a820c87148106bfc93fae6a47ad241f4e"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#a820c87148106bfc93fae6a47ad241f4e">PRCKEYREG</a></td></tr>
<tr class="memdesc:a820c87148106bfc93fae6a47ad241f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00AC: PSCON Diagnostic Compare Key Register  <a href="#a820c87148106bfc93fae6a47ad241f4e">More...</a><br /></td></tr>
<tr class="separator:a820c87148106bfc93fae6a47ad241f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab553159676c6f13459e806175e512a79"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#ab553159676c6f13459e806175e512a79">LPDDCSTAT1</a></td></tr>
<tr class="memdesc:ab553159676c6f13459e806175e512a79"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00B0: LogicPD PSCON Diagnostic Compare Status Register 1  <a href="#ab553159676c6f13459e806175e512a79">More...</a><br /></td></tr>
<tr class="separator:ab553159676c6f13459e806175e512a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a35ab6f217be33e01aa42f08785e74"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#a88a35ab6f217be33e01aa42f08785e74">LPDDCSTAT2</a></td></tr>
<tr class="memdesc:a88a35ab6f217be33e01aa42f08785e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00B4: LogicPD PSCON Diagnostic Compare Status Register 2  <a href="#a88a35ab6f217be33e01aa42f08785e74">More...</a><br /></td></tr>
<tr class="separator:a88a35ab6f217be33e01aa42f08785e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af61d9a72e434b4b96347c35bf9ab1876"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#af61d9a72e434b4b96347c35bf9ab1876">MPDDCSTAT1</a></td></tr>
<tr class="memdesc:af61d9a72e434b4b96347c35bf9ab1876"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00B8: Memory PD PSCON Diagnostic Compare Status Register 1  <a href="#af61d9a72e434b4b96347c35bf9ab1876">More...</a><br /></td></tr>
<tr class="separator:af61d9a72e434b4b96347c35bf9ab1876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b9b3b00acf33c9e88892d6702c319c"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#a21b9b3b00acf33c9e88892d6702c319c">MPDDCSTAT2</a></td></tr>
<tr class="memdesc:a21b9b3b00acf33c9e88892d6702c319c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00BC: Memory PD PSCON Diagnostic Compare Status Register 2  <a href="#a21b9b3b00acf33c9e88892d6702c319c">More...</a><br /></td></tr>
<tr class="separator:a21b9b3b00acf33c9e88892d6702c319c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc1b7efff72b14ea9b0e0cf56dc697e"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmm_base.html#a1fc1b7efff72b14ea9b0e0cf56dc697e">ISODIAGSTAT</a></td></tr>
<tr class="memdesc:a1fc1b7efff72b14ea9b0e0cf56dc697e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00C0: Isolation Diagnostic Status Register  <a href="#a1fc1b7efff72b14ea9b0e0cf56dc697e">More...</a><br /></td></tr>
<tr class="separator:a1fc1b7efff72b14ea9b0e0cf56dc697e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Pmm Register Frame Definition. </p>
<p>This type is used to access the Pmm Registers. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="af9b13b28aba6f167d07059fb92858933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::GLOBALCTRL1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00A0: Global Control Register 1 </p>

</div>
</div>
<a class="anchor" id="a8e59cd6bbc2a1961b611e6c7b66c554b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::GLOBALSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00A8: Global Status Register </p>

</div>
</div>
<a class="anchor" id="a1fc1b7efff72b14ea9b0e0cf56dc697e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::ISODIAGSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00C0: Isolation Diagnostic Status Register </p>

</div>
</div>
<a class="anchor" id="a18befbfe5ac5ae8addbf0a010f2e0591"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::LOGICPDPWRCTRL0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0000: Logic Power Domain Control Register 0 </p>

</div>
</div>
<a class="anchor" id="a21ff35daec2a4ad1f22ab187dc4fdbab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::LOGICPDPWRSTAT[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0040, 0x0044, 0x0048, 0x004C: Logic Power Domain Power Status Register </p>
<ul>
<li>0: PD2</li>
<li>1: PD3</li>
<li>2: PD4</li>
<li>3: PD5 </li>
</ul>

</div>
</div>
<a class="anchor" id="ab553159676c6f13459e806175e512a79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::LPDDCSTAT1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00B0: LogicPD PSCON Diagnostic Compare Status Register 1 </p>

</div>
</div>
<a class="anchor" id="a88a35ab6f217be33e01aa42f08785e74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::LPDDCSTAT2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00B4: LogicPD PSCON Diagnostic Compare Status Register 2 </p>

</div>
</div>
<a class="anchor" id="aa07ae1339e4829f541eb364306b52906"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::MEMPDPWRCTRL0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0010: Memory Power Domain Control Register 0 </p>

</div>
</div>
<a class="anchor" id="a79f86c58f425a97bde687430fa8e236f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::MEMPDPWRSTAT[3U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0080, 0x0084, 0x0088: Memory Power Domain Power Status Register </p>
<ul>
<li>0: RAM_PD1</li>
<li>1: RAM_PD2</li>
<li>2: RAM_PD3 </li>
</ul>

</div>
</div>
<a class="anchor" id="af61d9a72e434b4b96347c35bf9ab1876"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::MPDDCSTAT1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00B8: Memory PD PSCON Diagnostic Compare Status Register 1 </p>

</div>
</div>
<a class="anchor" id="a21b9b3b00acf33c9e88892d6702c319c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::MPDDCSTAT2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00BC: Memory PD PSCON Diagnostic Compare Status Register 2 </p>

</div>
</div>
<a class="anchor" id="a1b38d555fb6ac4ab0bc6554d748cd596"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::PDCLKDISCLRREG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0028: Power Domain Clock Disable Clear Register </p>

</div>
</div>
<a class="anchor" id="a9f150e11395cc75993a622bad37f9711"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::PDCLKDISREG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0020: Power Domain Clock Disable Register </p>

</div>
</div>
<a class="anchor" id="a782a13bf9ea1a1eb11cc809914abc246"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::PDCLKDISSETREG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0024: Power Domain Clock Disable Set Register </p>

</div>
</div>
<a class="anchor" id="a820c87148106bfc93fae6a47ad241f4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::PRCKEYREG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00AC: PSCON Diagnostic Compare Key Register </p>

</div>
</div>
<a class="anchor" id="abd4a82dedc277588e244f6c8b1bf178d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::rsvd1[3U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0004: Reserved </p>

</div>
</div>
<a class="anchor" id="a0cd7ef31e634d8fc33119bae80a044ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::rsvd2[3U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0014: Reserved </p>

</div>
</div>
<a class="anchor" id="a9a534212289661203ba4b30196fe4e84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::rsvd3[5U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x002C: Reserved </p>

</div>
</div>
<a class="anchor" id="a16d4cc64a93b96d4826505d935f65e0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::rsvd4[12U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0050: Reserved </p>

</div>
</div>
<a class="anchor" id="ab16117436193d5200b3918be6c447b32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::rsvd5[5U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x008C: Reserved </p>

</div>
</div>
<a class="anchor" id="a5a26b1b8b36a2de1da64e512f4e0403f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 pmmBase::rsvd6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00A4: Reserved </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>COMMON_CODE/RM4/LCCM530__RM4__POWER_DOMAIN/<a class="el" href="rm4__pd_8h_source.html">rm4_pd.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structpmm_base.html">pmmBase</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
