Source Block: hdl/library/util_adc_pack/util_adc_pack.v@240:282@HdlStmProcess
     4'h8: path_enabled = 8'h80;
     default: path_enabled = 8'h0;
    endcase
  end

  always @(posedge clk)
  begin
    if (path_enabled == 8'h0)
    begin
      counter_0 <= 7'h0;
    end
    else
    begin
      if( chan_valid == 1'b1)
      begin
        if (counter_0 > 7)
        begin
          counter_0 <= counter_0 - 8 + enable_cnt;
        end
        else
        begin
          counter_0 <= counter_0 + enable_cnt;
        end
        if ((counter_0 == (8 - enable_cnt)) || (path_enabled == 8'h80) )
        begin
          dvalid  <= 1'b1;
        end
        else
        begin
          dvalid  <= 1'b0;
        end
      end
      else
      begin
        dvalid      <= 1'b0;
      end
    end
  end

  always @(counter_0, path_enabled)
  begin
    case (counter_0)
      0:

Diff Content:
- 247     if (path_enabled == 8'h0)
+ 247     path_enabled_d1 <= path_enabled;
+ 247     if (path_enabled == 8'h0 || path_enabled_d1 != path_enabled )

Clone Blocks:
