;; -*- Emacs-Lisp -*-

;;; .emacs-vhdl-cache-RISCVproj-wackoz - design hierarchy cache file for Emacs VHDL Mode 3.38.1

;; Project   : RISCVproj
;; Saved     : 2022-01-26 15:10:02 wackoz


;; version number
(setq vhdl-cache-version "3.38.1")

;; project name
(setq project "RISCVproj")

;; entity and architecture cache
(vhdl-aput 'vhdl-entity-alist project '
(("add_sub" "add_sub" "~/github/isa/lab3/hdl/src/add_sub.vhd" 28 (("str" "str" "~/github/isa/lab3/hdl/src/add_sub.vhd" 40 nil nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("alu" "alu" "~/github/isa/lab3/hdl/src/alu.vhd" 28 (("str" "str" "~/github/isa/lab3/hdl/src/alu.vhd" 42 (("add_sub_1" "add_sub_1" "~/github/isa/lab3/hdl/src/alu.vhd" 89 nil "add_sub" nil nil "work" nil) ("barrel_shifter_1" "barrel_shifter_1" "~/github/isa/lab3/hdl/src/alu.vhd" 97 nil "barrel_shifter" nil nil "work" nil) ("un_and" "un_and" "~/github/isa/lab3/hdl/src/alu.vhd" 103 "unary_AND" "unary_and" nil nil nil nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("alu_control" "alu_control" "~/github/isa/lab3/hdl/src/alu_control.vhd" 28 (("str" "str" "~/github/isa/lab3/hdl/src/alu_control.vhd" 39 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("barrel_shifter" "barrel_shifter" "~/github/isa/lab3/hdl/src/barrel_shifter.vhd" 28 (("str" "str" "~/github/isa/lab3/hdl/src/barrel_shifter.vhd" 39 (("mux_i" "mux_i" "~/github/isa/lab3/hdl/src/barrel_shifter.vhd" 62 "mux_2to1_bit" "mux_2to1_bit" nil nil nil ("gen_stage0")) ("mux_i" "mux_i" "~/github/isa/lab3/hdl/src/barrel_shifter.vhd" 71 "mux_2to1_bit" "mux_2to1_bit" nil nil nil ("gen_stage1")) ("mux_i" "mux_i" "~/github/isa/lab3/hdl/src/barrel_shifter.vhd" 80 "mux_2to1_bit" "mux_2to1_bit" nil nil nil ("gen_stage2")) ("mux_i" "mux_i" "~/github/isa/lab3/hdl/src/barrel_shifter.vhd" 89 "mux_2to1_bit" "mux_2to1_bit" nil nil nil ("gen_stage3")) ("mux_i" "mux_i" "~/github/isa/lab3/hdl/src/barrel_shifter.vhd" 98 "mux_2to1_bit" "mux_2to1_bit" nil nil nil ("gen_stage4"))) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("control" "control" "~/github/isa/lab3/hdl/src/control.vhd" 27 (("str" "str" "~/github/isa/lab3/hdl/src/control.vhd" 44 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("dec_5to32" "dec_5to32" "~/github/isa/lab3/hdl/src/dec_5to32.vhd" 5 (("arch" "arch" "~/github/isa/lab3/hdl/src/dec_5to32.vhd" 11 nil nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("decode_stage" "decode_stage" "~/github/isa/lab3/hdl/src/decode_stage.vhd" 28 (("str" "str" "~/github/isa/lab3/hdl/src/decode_stage.vhd" 52 (("register_file" "register_file" "~/github/isa/lab3/hdl/src/decode_stage.vhd" 85 "reg_file" "reg_file" nil nil nil nil) ("immediate_generator_1" "immediate_generator_1" "~/github/isa/lab3/hdl/src/decode_stage.vhd" 99 "immediate_generator" "immediate_generator" nil nil nil nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("decode_stage_control" "decode_stage_control" "~/github/isa/lab3/hdl/src/decode_stage_control.vhd" 27 (("str" "str" "~/github/isa/lab3/hdl/src/decode_stage_control.vhd" 47 (("control_1" "control_1" "~/github/isa/lab3/hdl/src/decode_stage_control.vhd" 83 nil "control" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164"))) ("execute_stage" "execute_stage" "~/github/isa/lab3/hdl/src/execute_stage.vhd" 28 (("str" "str" "~/github/isa/lab3/hdl/src/execute_stage.vhd" 55 (("alu_b_mux" "alu_b_mux" "~/github/isa/lab3/hdl/src/execute_stage.vhd" 88 "mux_2to1" "mux_2to1" nil nil nil nil) ("mux_pc" "mux_PC" "~/github/isa/lab3/hdl/src/execute_stage.vhd" 96 "mux_2to1" "mux_2to1" nil nil nil nil) ("alu_inst" "alu_inst" "~/github/isa/lab3/hdl/src/execute_stage.vhd" 104 "alu" "alu" nil nil nil nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("execute_stage_control" "execute_stage_control" "~/github/isa/lab3/hdl/src/execute_stage_control.vhd" 27 (("str" "str" "~/github/isa/lab3/hdl/src/execute_stage_control.vhd" 54 (("alu_control_1" "alu_control_1" "~/github/isa/lab3/hdl/src/execute_stage_control.vhd" 74 nil "alu_control" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164"))) ("fetch_stage" "fetch_stage" "~/github/isa/lab3/hdl/src/fetch_stage.vhd" 29 (("str" "str" "~/github/isa/lab3/hdl/src/fetch_stage.vhd" 44 (("pc" "PC" "~/github/isa/lab3/hdl/src/fetch_stage.vhd" 78 "reg" "reg" nil nil nil nil) ("pcinputmux" "pcinputmux" "~/github/isa/lab3/hdl/src/fetch_stage.vhd" 87 "mux_2to1" "mux_2to1" nil nil nil nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("fetch_stage_tb" "fetch_stage_tb" "~/github/isa/lab3/hdl/src/fetch_stage_tb.vhd" 27 (("arch" "arch" "~/github/isa/lab3/hdl/src/fetch_stage_tb.vhd" 33 (("dut" "DUT" "~/github/isa/lab3/hdl/src/fetch_stage_tb.vhd" 50 nil "fetch_stage" nil nil "work" nil)) nil)) "arch" (("ieee" . "std_logic_1164"))) ("immediate_generator" "immediate_generator" "~/github/isa/lab3/hdl/src/immediate_generator.vhd" 28 (("str" "str" "~/github/isa/lab3/hdl/src/immediate_generator.vhd" 39 nil nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("mem_stage" "mem_stage" "~/github/isa/lab3/hdl/src/mem_stage.vhd" 27 (("str" "str" "~/github/isa/lab3/hdl/src/mem_stage.vhd" 44 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("mem_stage_control" "mem_stage_control" "~/github/isa/lab3/hdl/src/mem_stage_control.vhd" 27 (("str" "str" "~/github/isa/lab3/hdl/src/mem_stage_control.vhd" 45 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("mux_2to1" "mux_2to1" "~/github/isa/lab3/hdl/src/mux_2to1.vhd" 6 (("arch" "arch" "~/github/isa/lab3/hdl/src/mux_2to1.vhd" 14 nil nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("mux_2to1_bit" "mux_2to1_bit" "~/github/isa/lab3/hdl/src/mux_2to1_bit.vhd" 28 (("str" "str" "~/github/isa/lab3/hdl/src/mux_2to1_bit.vhd" 40 nil nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("mux_32to1" "mux_32to1" "~/github/isa/lab3/hdl/src/mux_32to1.vhd" 6 (("arch" "arch" "~/github/isa/lab3/hdl/src/mux_32to1.vhd" 13 nil nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("work" . "param_pkg"))) ("mux_4to1" "mux_4to1" "~/github/isa/lab3/hdl/src/mux_4to1.vhd" 27 (("str" "str" "~/github/isa/lab3/hdl/src/mux_4to1.vhd" 41 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("ram" "ram" "~/github/isa/lab3/hdl/src/ram.vhd" 7 (("rtl" "rtl" "~/github/isa/lab3/hdl/src/ram.vhd" 18 nil nil)) "rtl" (("ieee" . "std_logic_1164") ("ieee" . "std_logic_textio") ("std" . "textio"))) ("ram_tb" "ram_tb" "~/github/isa/lab3/hdl/tb/ram_tb.vhd" 28 (("test" "test" "~/github/isa/lab3/hdl/tb/ram_tb.vhd" 34 (("dut" "DUT" "~/github/isa/lab3/hdl/tb/ram_tb.vhd" 60 "ram" "ram" nil nil nil nil)) nil)) "test" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("reg" "reg" "~/github/isa/lab3/hdl/src/reg.vhd" 5 (("arch" "arch" "~/github/isa/lab3/hdl/src/reg.vhd" 13 nil nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("reg_file" "reg_file" "~/github/isa/lab3/hdl/src/reg_file.vhd" 6 (("arch" "arch" "~/github/isa/lab3/hdl/src/reg_file.vhd" 17 (("reg_i" "reg_i" "~/github/isa/lab3/hdl/src/reg_file.vhd" 55 "reg" "reg" nil nil nil ("gen_reg")) ("dec" "dec" "~/github/isa/lab3/hdl/src/reg_file.vhd" 59 "dec_5to32" "dec_5to32" nil nil nil nil) ("mux1" "mux1" "~/github/isa/lab3/hdl/src/reg_file.vhd" 61 "mux_32to1" "mux_32to1" nil nil nil nil) ("mux2" "mux2" "~/github/isa/lab3/hdl/src/reg_file.vhd" 62 "mux_32to1" "mux_32to1" nil nil nil nil) ("x0" "x0" "~/github/isa/lab3/hdl/src/reg_file.vhd" 65 nil "reg" nil nil "work" nil)) nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("work" . "param_pkg"))) ("reg_file_tb" "reg_file_tb" "~/github/isa/lab3/hdl/tb/reg_file_tb.vhd" 6 (("arch" "arch" "~/github/isa/lab3/hdl/tb/reg_file_tb.vhd" 10 (("dut" "DUT" "~/github/isa/lab3/hdl/tb/reg_file_tb.vhd" 27 nil "reg_file" nil nil "work" nil)) nil)) "arch" (("ieee" . "numeric_std") ("ieee" . "std_logic_1164") ("work" . "param_pkg"))) ("rv32i" "RV32I" "~/github/isa/lab3/hdl/src/RV32I.vhd" 28 (("str" "str" "~/github/isa/lab3/hdl/src/RV32I.vhd" 55 (("fetch_stage_1" "fetch_stage_1" "~/github/isa/lab3/hdl/src/RV32I.vhd" 108 nil "fetch_stage" nil nil "work" nil) ("decode_stage_1" "decode_stage_1" "~/github/isa/lab3/hdl/src/RV32I.vhd" 121 nil "decode_stage" nil nil "work" nil) ("execute_stage_1" "execute_stage_1" "~/github/isa/lab3/hdl/src/RV32I.vhd" 141 nil "execute_stage" nil nil "work" nil) ("mem_stage_1" "mem_stage_1" "~/github/isa/lab3/hdl/src/RV32I.vhd" 164 nil "mem_stage" nil nil "work" nil) ("wb_stage_1" "wb_stage_1" "~/github/isa/lab3/hdl/src/RV32I.vhd" 178 nil "wb_stage" nil nil "work" nil) ("rv32i_control_1" "RV32I_control_1" "~/github/isa/lab3/hdl/src/RV32I.vhd" 191 nil "rv32i_control" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("rv32i_control" "RV32I_control" "~/github/isa/lab3/hdl/src/RV32I_control.vhd" 28 (("str" "str" "~/github/isa/lab3/hdl/src/RV32I_control.vhd" 57 (("decode_stage_control_1" "decode_stage_control_1" "~/github/isa/lab3/hdl/src/RV32I_control.vhd" 86 nil "decode_stage_control" nil nil "work" nil) ("execute_stage_control_1" "execute_stage_control_1" "~/github/isa/lab3/hdl/src/RV32I_control.vhd" 102 nil "execute_stage_control" nil nil "work" nil) ("mem_stage_control_1" "mem_stage_control_1" "~/github/isa/lab3/hdl/src/RV32I_control.vhd" 125 nil "mem_stage_control" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("rv32i_tb" "RV32I_tb" "~/github/isa/lab3/hdl/tb/RV32I_tb.vhd" 31 (("arch" "arch" "~/github/isa/lab3/hdl/tb/RV32I_tb.vhd" 37 (("processor" "processor" "~/github/isa/lab3/hdl/tb/RV32I_tb.vhd" 117 "RV32I" "rv32i" nil nil nil nil) ("ram_instr" "ram_instr" "~/github/isa/lab3/hdl/tb/RV32I_tb.vhd" 130 "ram" "ram" nil nil nil nil) ("ram_data" "ram_data" "~/github/isa/lab3/hdl/tb/RV32I_tb.vhd" 141 "ram" "ram" nil nil nil nil) ("immediate_generator_1" "immediate_generator_1" "~/github/isa/lab3/hdl/tb/RV32I_tb.vhd" 159 nil "immediate_generator" nil nil "work" nil)) nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("ieee" . "std_logic_textio") ("std" . "textio"))) ("unary_and" "unary_AND" "~/github/isa/lab3/hdl/src/unary_AND.vhd" 27 (("str" "str" "~/github/isa/lab3/hdl/src/unary_AND.vhd" 37 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("wb_stage" "wb_stage" "~/github/isa/lab3/hdl/src/wb_stage.vhd" 28 (("str" "str" "~/github/isa/lab3/hdl/src/wb_stage.vhd" 45 (("mux_4to1_1" "mux_4to1_1" "~/github/isa/lab3/hdl/src/wb_stage.vhd" 60 nil "mux_4to1" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))))
)

;; configuration cache
(vhdl-aput 'vhdl-config-alist project '
(("fetch_stage_tb_arch_cfg" "fetch_stage_tb_arch_cfg" "~/github/isa/lab3/hdl/src/fetch_stage_tb.vhd" 80 "fetch_stage_tb" "arch" nil nil) ("ram_tb_test_cfg" "ram_tb_test_cfg" "~/github/isa/lab3/hdl/tb/ram_tb.vhd" 100 "ram_tb" "test" nil nil) ("rv32i_tb_arch_cfg" "RV32I_tb_arch_cfg" "~/github/isa/lab3/hdl/tb/RV32I_tb.vhd" 167 "rv32i_tb" "arch" nil nil))
)

;; package cache
(vhdl-aput 'vhdl-package-alist project '
(("param_pkg" "param_pkg" "~/github/isa/lab3/hdl/src/param_pkg.vhd" 5 nil nil (("ieee" . "std_logic_1164") ("ieee" . "numeric_std")) nil nil nil nil))
)

;; instantiated entities cache
(vhdl-aput 'vhdl-ent-inst-alist project '
(("mux_2to1" "reg" "rv32i_control" "wb_stage" "mem_stage" "execute_stage" "decode_stage" "fetch_stage" "reg_file" "ram" "immediate_generator" "ram" "ram" "rv32i" "mux_4to1" "mux_32to1" "mux_32to1" "dec_5to32" "reg" "fetch_stage" "reg" "alu_control" "alu" "mux_2to1" "mux_2to1" "control" "immediate_generator" "reg_file" "mux_2to1_bit" "mux_2to1_bit" "mux_2to1_bit" "mux_2to1_bit" "mux_2to1_bit" "unary_and" "barrel_shifter" "add_sub" "mem_stage_control" "execute_stage_control" "decode_stage_control"))
)

;; design units per file cache
(vhdl-aput 'vhdl-file-alist project '
(("~/github/isa/lab3/hdl/tb/reg_file_tb.vhd" ("reg_file_tb") ("arch") ("reg_file_tb") nil nil nil ("dut") ("reg_file")) ("~/github/isa/lab3/hdl/tb/ram_tb.vhd" ("ram_tb") ("test") ("ram_tb") ("ram_tb_test_cfg") nil nil ("dut") ("ram")) ("~/github/isa/lab3/hdl/tb/RV32I_tb.vhd" ("rv32i_tb") ("arch") ("rv32i_tb") ("rv32i_tb_arch_cfg") nil nil ("immediate_generator_1" "ram_data" "ram_instr" "processor") ("immediate_generator" "ram" "ram" "rv32i")) ("~/github/isa/lab3/hdl/src/wb_stage.vhd" ("wb_stage") ("str") ("wb_stage") nil nil nil ("mux_4to1_1") ("mux_4to1")) ("~/github/isa/lab3/hdl/src/unary_AND.vhd" ("unary_and") ("str") ("unary_and") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/reg_file.vhd" ("reg_file") ("arch") ("reg_file") nil nil nil ("x0" "mux2" "mux1" "dec" "reg_i") ("reg" "mux_32to1" "mux_32to1" "dec_5to32" "reg")) ("~/github/isa/lab3/hdl/src/reg.vhd" ("reg") ("arch") ("reg") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/ram.vhd" ("ram") ("rtl") ("ram") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/param_pkg.vhd" nil nil nil nil ("param_pkg") nil nil nil) ("~/github/isa/lab3/hdl/src/mux_4to1.vhd" ("mux_4to1") ("str") ("mux_4to1") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/mux_32to1.vhd" ("mux_32to1") ("arch") ("mux_32to1") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/mux_2to1_bit.vhd" ("mux_2to1_bit") ("str") ("mux_2to1_bit") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/mux_2to1.vhd" ("mux_2to1") ("arch") ("mux_2to1") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/mem_stage_control.vhd" ("mem_stage_control") ("str") ("mem_stage_control") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/mem_stage.vhd" ("mem_stage") ("str") ("mem_stage") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/immediate_generator.vhd" ("immediate_generator") ("str") ("immediate_generator") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/fetch_stage_tb.vhd" ("fetch_stage_tb") ("arch") ("fetch_stage_tb") ("fetch_stage_tb_arch_cfg") nil nil ("dut") ("fetch_stage")) ("~/github/isa/lab3/hdl/src/fetch_stage.vhd" ("fetch_stage") ("str") ("fetch_stage") nil nil nil ("pcinputmux" "pc") ("mux_2to1" "reg")) ("~/github/isa/lab3/hdl/src/execute_stage_control.vhd" ("execute_stage_control") ("str") ("execute_stage_control") nil nil nil ("alu_control_1") ("alu_control")) ("~/github/isa/lab3/hdl/src/execute_stage.vhd" ("execute_stage") ("str") ("execute_stage") nil nil nil ("alu_inst" "mux_pc" "alu_b_mux") ("alu" "mux_2to1" "mux_2to1")) ("~/github/isa/lab3/hdl/src/decode_stage_control.vhd" ("decode_stage_control") ("str") ("decode_stage_control") nil nil nil ("control_1") ("control")) ("~/github/isa/lab3/hdl/src/decode_stage.vhd" ("decode_stage") ("str") ("decode_stage") nil nil nil ("immediate_generator_1" "register_file") ("immediate_generator" "reg_file")) ("~/github/isa/lab3/hdl/src/dec_5to32.vhd" ("dec_5to32") ("arch") ("dec_5to32") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/control.vhd" ("control") ("str") ("control") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/barrel_shifter.vhd" ("barrel_shifter") ("str") ("barrel_shifter") nil nil nil ("mux_i" "mux_i" "mux_i" "mux_i" "mux_i") ("mux_2to1_bit" "mux_2to1_bit" "mux_2to1_bit" "mux_2to1_bit" "mux_2to1_bit")) ("~/github/isa/lab3/hdl/src/alu_control.vhd" ("alu_control") ("str") ("alu_control") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/alu.vhd" ("alu") ("str") ("alu") nil nil nil ("un_and" "barrel_shifter_1" "add_sub_1") ("unary_and" "barrel_shifter" "add_sub")) ("~/github/isa/lab3/hdl/src/add_sub.vhd" ("add_sub") ("str") ("add_sub") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/RV32I_control.vhd" ("rv32i_control") ("str") ("rv32i_control") nil nil nil ("mem_stage_control_1" "execute_stage_control_1" "decode_stage_control_1") ("mem_stage_control" "execute_stage_control" "decode_stage_control")) ("~/github/isa/lab3/hdl/src/RV32I.vhd" ("rv32i") ("str") ("rv32i") nil nil nil ("rv32i_control_1" "wb_stage_1" "mem_stage_1" "execute_stage_1" "decode_stage_1" "fetch_stage_1") ("rv32i_control" "wb_stage" "mem_stage" "execute_stage" "decode_stage" "fetch_stage")))
)

;; source directories in project cache
(vhdl-aput 'vhdl-directory-alist project '
(("~/github/isa/lab3/hdl/src/" "~/github/isa/lab3/hdl/tb/"))
)

;; shown design units cache
(vhdl-aput 'vhdl-speedbar-shown-unit-alist project '
nil
)
