
I2C_MPU6050_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000368  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800052c  08000534  00010534  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800052c  0800052c  00010534  2**0
                  CONTENTS
  4 .ARM          00000000  0800052c  0800052c  00010534  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800052c  08000534  00010534  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800052c  0800052c  0001052c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000530  08000530  00010530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010534  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000534  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000534  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010534  2**0
                  CONTENTS, READONLY
 12 .debug_info   000005db  00000000  00000000  00010564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000018f  00000000  00000000  00010b3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000090  00000000  00000000  00010cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000068  00000000  00000000  00010d60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b62  00000000  00000000  00010dc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000c0a  00000000  00000000  0002992a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008af18  00000000  00000000  0002a534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b544c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000140  00000000  00000000  000b549c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000514 	.word	0x08000514

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000514 	.word	0x08000514

08000204 <I2C_init>:
 * Configure the rise time register
 * Program the I2C_CR1 register to enable the peripheral
 * */


void I2C_init(void){
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0

	//Enable the GPIOB Clock
	RCC -> AHB1ENR |= GPIOBEN;
 8000208:	4b56      	ldr	r3, [pc, #344]	; (8000364 <I2C_init+0x160>)
 800020a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800020c:	4a55      	ldr	r2, [pc, #340]	; (8000364 <I2C_init+0x160>)
 800020e:	f043 0302 	orr.w	r3, r3, #2
 8000212:	6313      	str	r3, [r2, #48]	; 0x30

	//Enables the Alternate function for the GPIO
	//MODER8
	GPIOB -> MODER &=~(1U << 16);
 8000214:	4b54      	ldr	r3, [pc, #336]	; (8000368 <I2C_init+0x164>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4a53      	ldr	r2, [pc, #332]	; (8000368 <I2C_init+0x164>)
 800021a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800021e:	6013      	str	r3, [r2, #0]
	GPIOB -> MODER |=  (1U << 17);
 8000220:	4b51      	ldr	r3, [pc, #324]	; (8000368 <I2C_init+0x164>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a50      	ldr	r2, [pc, #320]	; (8000368 <I2C_init+0x164>)
 8000226:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800022a:	6013      	str	r3, [r2, #0]

	//MODER9
	GPIOB -> MODER &=~(1U << 18);
 800022c:	4b4e      	ldr	r3, [pc, #312]	; (8000368 <I2C_init+0x164>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	4a4d      	ldr	r2, [pc, #308]	; (8000368 <I2C_init+0x164>)
 8000232:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000236:	6013      	str	r3, [r2, #0]
	GPIOB -> MODER |=  (1U << 19);
 8000238:	4b4b      	ldr	r3, [pc, #300]	; (8000368 <I2C_init+0x164>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	4a4a      	ldr	r2, [pc, #296]	; (8000368 <I2C_init+0x164>)
 800023e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000242:	6013      	str	r3, [r2, #0]

	//Configuring the output type  -> Open Drain
	GPIOB -> OTYPER |= OTYPER_OT8;
 8000244:	4b48      	ldr	r3, [pc, #288]	; (8000368 <I2C_init+0x164>)
 8000246:	685b      	ldr	r3, [r3, #4]
 8000248:	4a47      	ldr	r2, [pc, #284]	; (8000368 <I2C_init+0x164>)
 800024a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800024e:	6053      	str	r3, [r2, #4]
	GPIOB -> OTYPER |= OTYPER_OT9;
 8000250:	4b45      	ldr	r3, [pc, #276]	; (8000368 <I2C_init+0x164>)
 8000252:	685b      	ldr	r3, [r3, #4]
 8000254:	4a44      	ldr	r2, [pc, #272]	; (8000368 <I2C_init+0x164>)
 8000256:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800025a:	6053      	str	r3, [r2, #4]

	//Configuring the high-speed   -> High Speed
	//OSPEEDR8
	GPIOB-> OSPEEDR |= ((1U << 17) | (1U << 16));
 800025c:	4b42      	ldr	r3, [pc, #264]	; (8000368 <I2C_init+0x164>)
 800025e:	689b      	ldr	r3, [r3, #8]
 8000260:	4a41      	ldr	r2, [pc, #260]	; (8000368 <I2C_init+0x164>)
 8000262:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8000266:	6093      	str	r3, [r2, #8]
	//OSPEEDR9
	GPIOB-> OSPEEDR |= ((1U << 19) | (1U << 18));
 8000268:	4b3f      	ldr	r3, [pc, #252]	; (8000368 <I2C_init+0x164>)
 800026a:	689b      	ldr	r3, [r3, #8]
 800026c:	4a3e      	ldr	r2, [pc, #248]	; (8000368 <I2C_init+0x164>)
 800026e:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 8000272:	6093      	str	r3, [r2, #8]
	//Selecting  the pull-up in the GPIO
	//Itâ€™s better to use external pull up registers while using I2C,
	//but just for Simplicity internal pull-up resistors is used

	//PUPDR8
	GPIOB-> PUPDR |=  (1U << 16);
 8000274:	4b3c      	ldr	r3, [pc, #240]	; (8000368 <I2C_init+0x164>)
 8000276:	68db      	ldr	r3, [r3, #12]
 8000278:	4a3b      	ldr	r2, [pc, #236]	; (8000368 <I2C_init+0x164>)
 800027a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800027e:	60d3      	str	r3, [r2, #12]
	GPIOB-> PUPDR &= ~(1U << 17);
 8000280:	4b39      	ldr	r3, [pc, #228]	; (8000368 <I2C_init+0x164>)
 8000282:	68db      	ldr	r3, [r3, #12]
 8000284:	4a38      	ldr	r2, [pc, #224]	; (8000368 <I2C_init+0x164>)
 8000286:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800028a:	60d3      	str	r3, [r2, #12]
	//PUPDR9
	GPIOB-> PUPDR |=  (1U << 18);
 800028c:	4b36      	ldr	r3, [pc, #216]	; (8000368 <I2C_init+0x164>)
 800028e:	68db      	ldr	r3, [r3, #12]
 8000290:	4a35      	ldr	r2, [pc, #212]	; (8000368 <I2C_init+0x164>)
 8000292:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000296:	60d3      	str	r3, [r2, #12]
	GPIOB-> PUPDR &=~(1U << 19);
 8000298:	4b33      	ldr	r3, [pc, #204]	; (8000368 <I2C_init+0x164>)
 800029a:	68db      	ldr	r3, [r3, #12]
 800029c:	4a32      	ldr	r2, [pc, #200]	; (8000368 <I2C_init+0x164>)
 800029e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80002a2:	60d3      	str	r3, [r2, #12]

	//Configure the Alternate Function in the AFR Register
	//the pins were set in the alternate functions mode,
	//but that was not defined what those functions should be.
	GPIOB-> AFR[1] &=~(1U << 0);
 80002a4:	4b30      	ldr	r3, [pc, #192]	; (8000368 <I2C_init+0x164>)
 80002a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002a8:	4a2f      	ldr	r2, [pc, #188]	; (8000368 <I2C_init+0x164>)
 80002aa:	f023 0301 	bic.w	r3, r3, #1
 80002ae:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB-> AFR[1] &=~(1U << 1);
 80002b0:	4b2d      	ldr	r3, [pc, #180]	; (8000368 <I2C_init+0x164>)
 80002b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002b4:	4a2c      	ldr	r2, [pc, #176]	; (8000368 <I2C_init+0x164>)
 80002b6:	f023 0302 	bic.w	r3, r3, #2
 80002ba:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB-> AFR[1] |= (1U << 2);
 80002bc:	4b2a      	ldr	r3, [pc, #168]	; (8000368 <I2C_init+0x164>)
 80002be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002c0:	4a29      	ldr	r2, [pc, #164]	; (8000368 <I2C_init+0x164>)
 80002c2:	f043 0304 	orr.w	r3, r3, #4
 80002c6:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB-> AFR[1] &=~(1U << 3);
 80002c8:	4b27      	ldr	r3, [pc, #156]	; (8000368 <I2C_init+0x164>)
 80002ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002cc:	4a26      	ldr	r2, [pc, #152]	; (8000368 <I2C_init+0x164>)
 80002ce:	f023 0308 	bic.w	r3, r3, #8
 80002d2:	6253      	str	r3, [r2, #36]	; 0x24

	GPIOB-> AFR[1] &=~(1U << 4);
 80002d4:	4b24      	ldr	r3, [pc, #144]	; (8000368 <I2C_init+0x164>)
 80002d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002d8:	4a23      	ldr	r2, [pc, #140]	; (8000368 <I2C_init+0x164>)
 80002da:	f023 0310 	bic.w	r3, r3, #16
 80002de:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB-> AFR[1] &=~(1U << 5);
 80002e0:	4b21      	ldr	r3, [pc, #132]	; (8000368 <I2C_init+0x164>)
 80002e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002e4:	4a20      	ldr	r2, [pc, #128]	; (8000368 <I2C_init+0x164>)
 80002e6:	f023 0320 	bic.w	r3, r3, #32
 80002ea:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB-> AFR[1] |= (1U << 6);
 80002ec:	4b1e      	ldr	r3, [pc, #120]	; (8000368 <I2C_init+0x164>)
 80002ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002f0:	4a1d      	ldr	r2, [pc, #116]	; (8000368 <I2C_init+0x164>)
 80002f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80002f6:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB-> AFR[1] &=~(1U << 7);
 80002f8:	4b1b      	ldr	r3, [pc, #108]	; (8000368 <I2C_init+0x164>)
 80002fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002fc:	4a1a      	ldr	r2, [pc, #104]	; (8000368 <I2C_init+0x164>)
 80002fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000302:	6253      	str	r3, [r2, #36]	; 0x24

	// Enable clock for the I2C
	RCC -> APB1ENR |= I2C1EN;
 8000304:	4b17      	ldr	r3, [pc, #92]	; (8000364 <I2C_init+0x160>)
 8000306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000308:	4a16      	ldr	r2, [pc, #88]	; (8000364 <I2C_init+0x160>)
 800030a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800030e:	6413      	str	r3, [r2, #64]	; 0x40

	//Reset the I2C -> Make sure I2C lines are released
	I2C1 -> CR1 |= SWRST;
 8000310:	4b16      	ldr	r3, [pc, #88]	; (800036c <I2C_init+0x168>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	4a15      	ldr	r2, [pc, #84]	; (800036c <I2C_init+0x168>)
 8000316:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800031a:	6013      	str	r3, [r2, #0]
	I2C1 -> CR1 &= ~SWRST;
 800031c:	4b13      	ldr	r3, [pc, #76]	; (800036c <I2C_init+0x168>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	4a12      	ldr	r2, [pc, #72]	; (800036c <I2C_init+0x168>)
 8000322:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000326:	6013      	str	r3, [r2, #0]


	//Program the peripheral input clock in I2C_CR2 Register in order to generate correct timing
	I2C1 -> CR2 |= FREQ;   //PCLK1 frequency in MHz
 8000328:	4b10      	ldr	r3, [pc, #64]	; (800036c <I2C_init+0x168>)
 800032a:	685b      	ldr	r3, [r3, #4]
 800032c:	4a0f      	ldr	r2, [pc, #60]	; (800036c <I2C_init+0x168>)
 800032e:	f043 0310 	orr.w	r3, r3, #16
 8000332:	6053      	str	r3, [r2, #4]


	//T_high  = CCR * TPCLK1 ; T_high  = t_r(SCL) + t_w(SCLH)
	//CCR = (t_r(SCL) + t_w(SCLH))/TPCLK1 = (1000ns + 4000ns)/(62.5ns) = 80
	I2C1  -> CCR |= (80<<0);  //CCR Value
 8000334:	4b0d      	ldr	r3, [pc, #52]	; (800036c <I2C_init+0x168>)
 8000336:	69db      	ldr	r3, [r3, #28]
 8000338:	4a0c      	ldr	r2, [pc, #48]	; (800036c <I2C_init+0x168>)
 800033a:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800033e:	61d3      	str	r3, [r2, #28]

	// Configure the rise time register
	// TRISE = (T_r(SCL)/T(PCLK1))+1 = (1000 / 62.5) + 1 = 17
	I2C1 -> TRISE |= SD_MODE_MAX_RISE_TIME;
 8000340:	4b0a      	ldr	r3, [pc, #40]	; (800036c <I2C_init+0x168>)
 8000342:	6a1b      	ldr	r3, [r3, #32]
 8000344:	4a09      	ldr	r2, [pc, #36]	; (800036c <I2C_init+0x168>)
 8000346:	f043 0311 	orr.w	r3, r3, #17
 800034a:	6213      	str	r3, [r2, #32]

	//Enable the peripheral
	I2C1 -> CR1 |= CR1_PE;
 800034c:	4b07      	ldr	r3, [pc, #28]	; (800036c <I2C_init+0x168>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	4a06      	ldr	r2, [pc, #24]	; (800036c <I2C_init+0x168>)
 8000352:	f043 0301 	orr.w	r3, r3, #1
 8000356:	6013      	str	r3, [r2, #0]
}
 8000358:	bf00      	nop
 800035a:	46bd      	mov	sp, r7
 800035c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	40023800 	.word	0x40023800
 8000368:	40020400 	.word	0x40020400
 800036c:	40005400 	.word	0x40005400

08000370 <I2C_Start>:

void I2C_Start(void){
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
	//wait until the bus is not busy
	while((I2C1 -> SR2) & (SR2_BUSY)){}
 8000374:	bf00      	nop
 8000376:	4b0f      	ldr	r3, [pc, #60]	; (80003b4 <I2C_Start+0x44>)
 8000378:	699b      	ldr	r3, [r3, #24]
 800037a:	f003 0302 	and.w	r3, r3, #2
 800037e:	2b00      	cmp	r3, #0
 8000380:	d1f9      	bne.n	8000376 <I2C_Start+0x6>

	//Acknowledge Enabled
	I2C1 -> CR1 |= CR1_ACK;
 8000382:	4b0c      	ldr	r3, [pc, #48]	; (80003b4 <I2C_Start+0x44>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	4a0b      	ldr	r2, [pc, #44]	; (80003b4 <I2C_Start+0x44>)
 8000388:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800038c:	6013      	str	r3, [r2, #0]

	//Generate the Start condition
	I2C1 -> CR1 |= CR1_START;
 800038e:	4b09      	ldr	r3, [pc, #36]	; (80003b4 <I2C_Start+0x44>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	4a08      	ldr	r2, [pc, #32]	; (80003b4 <I2C_Start+0x44>)
 8000394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000398:	6013      	str	r3, [r2, #0]

	//wait until the start condition is generated
	while(!((I2C1 -> SR1) & (SR1_SB))){}
 800039a:	bf00      	nop
 800039c:	4b05      	ldr	r3, [pc, #20]	; (80003b4 <I2C_Start+0x44>)
 800039e:	695b      	ldr	r3, [r3, #20]
 80003a0:	f003 0301 	and.w	r3, r3, #1
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d0f9      	beq.n	800039c <I2C_Start+0x2c>
}
 80003a8:	bf00      	nop
 80003aa:	bf00      	nop
 80003ac:	46bd      	mov	sp, r7
 80003ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b2:	4770      	bx	lr
 80003b4:	40005400 	.word	0x40005400

080003b8 <I2C_Address>:

void I2C_Address(uint8_t address){
 80003b8:	b480      	push	{r7}
 80003ba:	b085      	sub	sp, #20
 80003bc:	af00      	add	r7, sp, #0
 80003be:	4603      	mov	r3, r0
 80003c0:	71fb      	strb	r3, [r7, #7]

	//Transmit address
	I2C1 -> DR = address;
 80003c2:	4a0c      	ldr	r2, [pc, #48]	; (80003f4 <I2C_Address+0x3c>)
 80003c4:	79fb      	ldrb	r3, [r7, #7]
 80003c6:	6113      	str	r3, [r2, #16]

	//wait until the address transmission is done
	while (!((I2C1 -> SR1) & (SR1_ADDR))){}
 80003c8:	bf00      	nop
 80003ca:	4b0a      	ldr	r3, [pc, #40]	; (80003f4 <I2C_Address+0x3c>)
 80003cc:	695b      	ldr	r3, [r3, #20]
 80003ce:	f003 0302 	and.w	r3, r3, #2
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d0f9      	beq.n	80003ca <I2C_Address+0x12>

	//Read SR1 and SR2 to clear the ADDR Bit
	volatile uint16_t temp = ((I2C1 -> SR1) | (I2C1 -> SR2));
 80003d6:	4b07      	ldr	r3, [pc, #28]	; (80003f4 <I2C_Address+0x3c>)
 80003d8:	695b      	ldr	r3, [r3, #20]
 80003da:	b29a      	uxth	r2, r3
 80003dc:	4b05      	ldr	r3, [pc, #20]	; (80003f4 <I2C_Address+0x3c>)
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	b29b      	uxth	r3, r3
 80003e2:	4313      	orrs	r3, r2
 80003e4:	b29b      	uxth	r3, r3
 80003e6:	81fb      	strh	r3, [r7, #14]
}
 80003e8:	bf00      	nop
 80003ea:	3714      	adds	r7, #20
 80003ec:	46bd      	mov	sp, r7
 80003ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f2:	4770      	bx	lr
 80003f4:	40005400 	.word	0x40005400

080003f8 <I2C_Write>:


void I2C_Write(uint8_t data){
 80003f8:	b480      	push	{r7}
 80003fa:	b083      	sub	sp, #12
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	4603      	mov	r3, r0
 8000400:	71fb      	strb	r3, [r7, #7]

	//wait until the last address transmission is done
    while (!((I2C1 -> SR1) & (SR1_TxE))){}
 8000402:	bf00      	nop
 8000404:	4b0b      	ldr	r3, [pc, #44]	; (8000434 <I2C_Write+0x3c>)
 8000406:	695b      	ldr	r3, [r3, #20]
 8000408:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800040c:	2b00      	cmp	r3, #0
 800040e:	d0f9      	beq.n	8000404 <I2C_Write+0xc>

    //Transmit address + read
	I2C1 -> DR = data;
 8000410:	4a08      	ldr	r2, [pc, #32]	; (8000434 <I2C_Write+0x3c>)
 8000412:	79fb      	ldrb	r3, [r7, #7]
 8000414:	6113      	str	r3, [r2, #16]

	//Wait until the data byte transfer is completed
    while (!((I2C1 -> SR1) & (SR1_BTF))){}
 8000416:	bf00      	nop
 8000418:	4b06      	ldr	r3, [pc, #24]	; (8000434 <I2C_Write+0x3c>)
 800041a:	695b      	ldr	r3, [r3, #20]
 800041c:	f003 0304 	and.w	r3, r3, #4
 8000420:	2b00      	cmp	r3, #0
 8000422:	d0f9      	beq.n	8000418 <I2C_Write+0x20>

}
 8000424:	bf00      	nop
 8000426:	bf00      	nop
 8000428:	370c      	adds	r7, #12
 800042a:	46bd      	mov	sp, r7
 800042c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000430:	4770      	bx	lr
 8000432:	bf00      	nop
 8000434:	40005400 	.word	0x40005400

08000438 <I2C_Stop>:
    while (!((I2C1 -> SR1) & (SR1_BTF))){}

}


void I2C_Stop(void){
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0
    //Generate the stop bit
	I2C1 -> CR1 |= CR1_STOP;
 800043c:	4b05      	ldr	r3, [pc, #20]	; (8000454 <I2C_Stop+0x1c>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	4a04      	ldr	r2, [pc, #16]	; (8000454 <I2C_Stop+0x1c>)
 8000442:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000446:	6013      	str	r3, [r2, #0]
}
 8000448:	bf00      	nop
 800044a:	46bd      	mov	sp, r7
 800044c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000450:	4770      	bx	lr
 8000452:	bf00      	nop
 8000454:	40005400 	.word	0x40005400

08000458 <main>:
#include "stm32f4xx.h"
#include "i2c.h"
#include "stdint.h"

int main(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
	//Initializes the I2C Pins
	I2C_init();
 800045c:	f7ff fed2 	bl	8000204 <I2C_init>
	//Generate Start Bit
	I2C_Start();
 8000460:	f7ff ff86 	bl	8000370 <I2C_Start>
	//Send the slave address
	I2C_Address(0x3F);
 8000464:	203f      	movs	r0, #63	; 0x3f
 8000466:	f7ff ffa7 	bl	80003b8 <I2C_Address>
	//Write the data
	I2C_Write(0x03);
 800046a:	2003      	movs	r0, #3
 800046c:	f7ff ffc4 	bl	80003f8 <I2C_Write>
	//Generate stop bit
	I2C_Stop();
 8000470:	f7ff ffe2 	bl	8000438 <I2C_Stop>

	while(1)
 8000474:	e7fe      	b.n	8000474 <main+0x1c>
	...

08000478 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000478:	480d      	ldr	r0, [pc, #52]	; (80004b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800047a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800047c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000480:	480c      	ldr	r0, [pc, #48]	; (80004b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000482:	490d      	ldr	r1, [pc, #52]	; (80004b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000484:	4a0d      	ldr	r2, [pc, #52]	; (80004bc <LoopForever+0xe>)
  movs r3, #0
 8000486:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000488:	e002      	b.n	8000490 <LoopCopyDataInit>

0800048a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800048a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800048c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800048e:	3304      	adds	r3, #4

08000490 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000490:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000492:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000494:	d3f9      	bcc.n	800048a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000496:	4a0a      	ldr	r2, [pc, #40]	; (80004c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000498:	4c0a      	ldr	r4, [pc, #40]	; (80004c4 <LoopForever+0x16>)
  movs r3, #0
 800049a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800049c:	e001      	b.n	80004a2 <LoopFillZerobss>

0800049e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800049e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004a0:	3204      	adds	r2, #4

080004a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004a4:	d3fb      	bcc.n	800049e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004a6:	f000 f811 	bl	80004cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004aa:	f7ff ffd5 	bl	8000458 <main>

080004ae <LoopForever>:

LoopForever:
  b LoopForever
 80004ae:	e7fe      	b.n	80004ae <LoopForever>
  ldr   r0, =_estack
 80004b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80004b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004b8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80004bc:	08000534 	.word	0x08000534
  ldr r2, =_sbss
 80004c0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80004c4:	2000001c 	.word	0x2000001c

080004c8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004c8:	e7fe      	b.n	80004c8 <ADC_IRQHandler>
	...

080004cc <__libc_init_array>:
 80004cc:	b570      	push	{r4, r5, r6, lr}
 80004ce:	4d0d      	ldr	r5, [pc, #52]	; (8000504 <__libc_init_array+0x38>)
 80004d0:	4c0d      	ldr	r4, [pc, #52]	; (8000508 <__libc_init_array+0x3c>)
 80004d2:	1b64      	subs	r4, r4, r5
 80004d4:	10a4      	asrs	r4, r4, #2
 80004d6:	2600      	movs	r6, #0
 80004d8:	42a6      	cmp	r6, r4
 80004da:	d109      	bne.n	80004f0 <__libc_init_array+0x24>
 80004dc:	4d0b      	ldr	r5, [pc, #44]	; (800050c <__libc_init_array+0x40>)
 80004de:	4c0c      	ldr	r4, [pc, #48]	; (8000510 <__libc_init_array+0x44>)
 80004e0:	f000 f818 	bl	8000514 <_init>
 80004e4:	1b64      	subs	r4, r4, r5
 80004e6:	10a4      	asrs	r4, r4, #2
 80004e8:	2600      	movs	r6, #0
 80004ea:	42a6      	cmp	r6, r4
 80004ec:	d105      	bne.n	80004fa <__libc_init_array+0x2e>
 80004ee:	bd70      	pop	{r4, r5, r6, pc}
 80004f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80004f4:	4798      	blx	r3
 80004f6:	3601      	adds	r6, #1
 80004f8:	e7ee      	b.n	80004d8 <__libc_init_array+0xc>
 80004fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80004fe:	4798      	blx	r3
 8000500:	3601      	adds	r6, #1
 8000502:	e7f2      	b.n	80004ea <__libc_init_array+0x1e>
 8000504:	0800052c 	.word	0x0800052c
 8000508:	0800052c 	.word	0x0800052c
 800050c:	0800052c 	.word	0x0800052c
 8000510:	08000530 	.word	0x08000530

08000514 <_init>:
 8000514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000516:	bf00      	nop
 8000518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800051a:	bc08      	pop	{r3}
 800051c:	469e      	mov	lr, r3
 800051e:	4770      	bx	lr

08000520 <_fini>:
 8000520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000522:	bf00      	nop
 8000524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000526:	bc08      	pop	{r3}
 8000528:	469e      	mov	lr, r3
 800052a:	4770      	bx	lr
