 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Fri Mar 13 12:10:51 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 31.12%

  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4529     0.4529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2188   0.0000   0.4529 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.2099   0.2734 @   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  62.4898   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   62.4898              0.0000     0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (net)            62.4898              0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7263 r
  core/be/csr_cmd[76] (net)                            62.4898              0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (net)                   62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.2106    0.0095 @   0.7358 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1677    0.1123     0.8480 f
  core/be/be_mem/csr/n119 (net)                 1      12.2150              0.0000     0.8480 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1677    0.0270 &   0.8750 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7766    0.3754     1.2504 r
  core/be/be_mem/csr/n1592 (net)               22      94.0031              0.0000     1.2504 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7766    0.0843 &   1.3347 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3001    0.1752     1.5099 f
  core/be/be_mem/csr/n1130 (net)                4      20.7949              0.0000     1.5099 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3001    0.0101 &   1.5199 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1826    0.1012     1.6212 r
  core/be/be_mem/csr/n1825 (net)                3      11.4708              0.0000     1.6212 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1826    0.0072 &   1.6284 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1016    0.0758     1.7042 f
  core/be/be_mem/csr/n951 (net)                 2       5.6381              0.0000     1.7042 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1016    0.0000 &   1.7042 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0801    0.0506     1.7547 r
  core/be/be_mem/csr/n124 (net)                 1       3.9976              0.0000     1.7547 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0801    0.0025 &   1.7572 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1305    0.0917     1.8490 f
  core/be/be_mem/csr/n1286 (net)                4      16.2276              0.0000     1.8490 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1305    0.0002 &   1.8492 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0651    0.0413     1.8905 r
  core/be/be_mem/csr/n1295 (net)                1       2.8949              0.0000     1.8905 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0651    0.0000 &   1.8905 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0303    0.1021     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.9702              0.0000     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9926 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.9702              0.0000     1.9926 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0303    0.0000 &   1.9927 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0775    0.0330     2.0257 r
  core/be/be_mem/n8 (net)                       1       7.6658              0.0000     2.0257 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0775    0.0000 &   2.0257 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0729    0.0496     2.0754 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5435             0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0729   0.0002 &   2.0756 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0698   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4339   0.0000   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1454 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0468   0.0675   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1031   0.0000   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0468   0.0001 &   2.2130 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0654   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7947   0.0000   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2785 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8036   0.0000   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0445   0.0666   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.1132   0.0000   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0445   0.0000 &   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0407   0.0648   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5643   0.0000   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0407   0.0000 &   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0595   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7565   0.0000   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0430   0.0656   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5848   0.0000   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0430   0.0000 &   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0413   0.0651   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8098   0.0000   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0413   0.0000 &   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0263   0.0524   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7148   0.0000   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7148      0.0000     2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0263    0.0000 &   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0585    0.0317     2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4706      0.0000     2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4706         0.0000     2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4706            0.0000     2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4706   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4706   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4706   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4706   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0264   0.0566   2.8025 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0211   0.0000   2.8025 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8025 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0211   0.0000   2.8025 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0264   0.0000 &   2.8025 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0627   2.8653 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9053   0.0000   2.8653 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8653 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.9053   0.0000   2.8653 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8653 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0400   0.0570   2.9223 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.6826   0.0000   2.9223 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9223 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.6826   0.0000   2.9223 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0400   0.0000 &   2.9223 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0549   0.0741   2.9964 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.3344   0.0000   2.9964 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9964 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.3344        0.0000     2.9964 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0549    0.0001 &   2.9965 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0312    0.0549     3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.4315        0.0000     3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.4315              0.0000     3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0515 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.4315              0.0000     3.0515 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0312    0.0000 &   3.0515 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0526     3.1040 f
  core/be/be_mem/csr/n1115 (net)                4      11.5922              0.0000     3.1040 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.1041 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1164    0.0714     3.1755 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      11.0470              0.0000     3.1755 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1164    0.0001 &   3.1755 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1153    0.0645     3.2400 f
  core/be/be_mem/csr/n1202 (net)                3       7.3866              0.0000     3.2400 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1153    0.0000 &   3.2401 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4040    0.2684 @   3.5085 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     239.3543              0.0000     3.5085 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5085 f
  core/be/be_mem/trap_pkt_o[2] (net)                  239.3543              0.0000     3.5085 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5085 f
  core/be/n11 (net)                                   239.3543              0.0000     3.5085 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5085 f
  core/be/be_checker/trap_pkt_i[2] (net)              239.3543              0.0000     3.5085 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5085 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     239.3543              0.0000     3.5085 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4043    0.0012 @   3.5097 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1053    0.1433     3.6529 f
  core/be/be_checker/director/n145 (net)        4      32.4600              0.0000     3.6529 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1053    0.0005 &   3.6535 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1286    0.0686     3.7220 r
  core/be/be_checker/director/n4 (net)          5      17.2099              0.0000     3.7220 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1286    0.0001 &   3.7221 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1821    0.1807 @   3.9028 f
  core/be/be_checker/director/flush_o (net)     7      54.4089              0.0000     3.9028 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9028 f
  core/be/be_checker/flush_o (net)                     54.4089              0.0000     3.9028 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9028 f
  core/be/flush (net)                                  54.4089              0.0000     3.9028 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9028 f
  core/be/be_calculator/flush_i (net)                  54.4089              0.0000     3.9028 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1823    0.0179 @   3.9207 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1169    0.1317 @   4.0525 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  71.6262       0.0000     4.0525 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0525 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      71.6262              0.0000     4.0525 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1170    0.0039 @   4.0563 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1825    0.0744     4.1307 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.9393           0.0000     4.1307 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1307 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.9393              0.0000     4.1307 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1307 r
  core/be/mmu_cmd_v (net)                              21.9393              0.0000     4.1307 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1307 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.9393              0.0000     4.1307 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1825    0.0082 &   4.1390 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0973    0.1363     4.2753 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.9304              0.0000     4.2753 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2753 r
  core/be/be_mem/dcache/v_i (net)                      21.9304              0.0000     4.2753 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0973    0.0142 &   4.2895 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0876    0.1497 @   4.4392 f
  core/be/be_mem/dcache/n664 (net)              9      50.4456              0.0000     4.4392 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0883    0.0028 @   4.4420 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1953    0.0898     4.5318 r
  core/be/be_mem/dcache/n734 (net)             10      30.7811              0.0000     4.5318 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1953    0.0004 &   4.5323 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4176    0.2705     4.8028 f
  core/be/be_mem/dcache/n733 (net)             13      65.1314              0.0000     4.8028 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4176    0.0171 &   4.8198 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1223    0.0566     4.8764 r
  core/be/be_mem/dcache/n1037 (net)             1       3.9394              0.0000     4.8764 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1223    0.0000 &   4.8764 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1633    0.0960     4.9725 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.5464           0.0000     4.9725 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9725 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.5464              0.0000     4.9725 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9725 f
  core/be/data_mem_pkt_ready_o (net)                   10.5464              0.0000     4.9725 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9725 f
  core/data_mem_pkt_ready_o[1] (net)                   10.5464              0.0000     4.9725 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9725 f
  data_mem_pkt_ready_lo[1] (net)                       10.5464              0.0000     4.9725 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9725 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.5464              0.0000     4.9725 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1633    0.0001 &   4.9726 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1106    0.0708     5.0434 r
  uce_1__uce/n19 (net)                          2       5.2083              0.0000     5.0434 r
  uce_1__uce/U52/INP (INVX0)                                      0.1106    0.0000 &   5.0434 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0879    0.0640     5.1074 f
  uce_1__uce/n36 (net)                          4      10.9155              0.0000     5.1074 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0879    0.0000 &   5.1074 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0590    0.1019     5.2093 f
  uce_1__uce/cache_req_complete_o (net)         2       8.4907              0.0000     5.2093 f
  uce_1__uce/U72/INP (INVX0)                                      0.0590    0.0001 &   5.2094 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0653    0.0411     5.2505 r
  uce_1__uce/n106 (net)                         2       6.9617              0.0000     5.2505 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0653    0.0010 &   5.2516 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2637    0.2026 @   5.4541 f
  uce_1__uce/mem_resp_yumi_o (net)              3      94.1101              0.0000     5.4541 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4541 f
  mem_resp_yumi_lo[1] (net)                            94.1101              0.0000     5.4541 f
  U3127/IN4 (OA221X1)                                             0.2696    0.0374 @   5.4915 f
  U3127/Q (OA221X1)                                               0.0564    0.1182     5.6097 f
  mem_resp_yumi_o (net)                         1       3.8837              0.0000     5.6097 f
  mem_resp_yumi_o (out)                                           0.0564    0.0214 &   5.6311 f
  data arrival time                                                                    5.6311

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2689


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4529     0.4529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2188   0.0000   0.4529 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.2099   0.2734 @   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  62.4898   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   62.4898              0.0000     0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (net)            62.4898              0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7263 r
  core/be/csr_cmd[76] (net)                            62.4898              0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (net)                   62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.2106    0.0095 @   0.7358 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1677    0.1123     0.8480 f
  core/be/be_mem/csr/n119 (net)                 1      12.2150              0.0000     0.8480 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1677    0.0270 &   0.8750 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7766    0.3754     1.2504 r
  core/be/be_mem/csr/n1592 (net)               22      94.0031              0.0000     1.2504 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7766    0.0843 &   1.3347 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3001    0.1752     1.5099 f
  core/be/be_mem/csr/n1130 (net)                4      20.7949              0.0000     1.5099 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3001    0.0101 &   1.5199 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1826    0.1012     1.6212 r
  core/be/be_mem/csr/n1825 (net)                3      11.4708              0.0000     1.6212 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1826    0.0072 &   1.6284 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1016    0.0758     1.7042 f
  core/be/be_mem/csr/n951 (net)                 2       5.6381              0.0000     1.7042 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1016    0.0000 &   1.7042 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0801    0.0506     1.7547 r
  core/be/be_mem/csr/n124 (net)                 1       3.9976              0.0000     1.7547 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0801    0.0025 &   1.7572 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1305    0.0917     1.8490 f
  core/be/be_mem/csr/n1286 (net)                4      16.2276              0.0000     1.8490 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1305    0.0002 &   1.8492 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0651    0.0413     1.8905 r
  core/be/be_mem/csr/n1295 (net)                1       2.8949              0.0000     1.8905 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0651    0.0000 &   1.8905 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0303    0.1021     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.9702              0.0000     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9926 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.9702              0.0000     1.9926 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0303    0.0000 &   1.9927 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0775    0.0330     2.0257 r
  core/be/be_mem/n8 (net)                       1       7.6658              0.0000     2.0257 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0775    0.0000 &   2.0257 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0729    0.0496     2.0754 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5435             0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0729   0.0002 &   2.0756 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0698   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4339   0.0000   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1454 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0468   0.0675   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1031   0.0000   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0468   0.0001 &   2.2130 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0654   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7947   0.0000   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2785 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8036   0.0000   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0445   0.0666   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.1132   0.0000   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0445   0.0000 &   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0407   0.0648   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5643   0.0000   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0407   0.0000 &   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0595   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7565   0.0000   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0430   0.0656   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5848   0.0000   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0430   0.0000 &   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0413   0.0651   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8098   0.0000   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.8098      0.0000     2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0413    0.0000 &   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0544    0.0337     2.6955 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.8634         0.0000     2.6955 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0544    0.0000 &   2.6955 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0334    0.0595     2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5580      0.0000     2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5580         0.0000     2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5580            0.0000     2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5580   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5580   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5580   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5580   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0334   0.0000 &   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0298   0.0532   2.8083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.1826   0.0000   2.8083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.1826   0.0000   2.8083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0298   0.0000 &   2.8083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0547   2.8630 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9053   0.0000   2.8630 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8630 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.9053   0.0000   2.8630 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8631 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0400   0.0570   2.9201 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.6826   0.0000   2.9201 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9201 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.6826   0.0000   2.9201 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0400   0.0000 &   2.9201 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0549   0.0741   2.9942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.3344   0.0000   2.9942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9942 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.3344        0.0000     2.9942 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0549    0.0001 &   2.9943 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0312    0.0549     3.0492 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.4315        0.0000     3.0492 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0492 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.4315              0.0000     3.0492 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0492 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.4315              0.0000     3.0492 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0312    0.0000 &   3.0492 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0526     3.1018 f
  core/be/be_mem/csr/n1115 (net)                4      11.5922              0.0000     3.1018 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.1018 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1164    0.0714     3.1732 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      11.0470              0.0000     3.1732 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1164    0.0001 &   3.1733 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1153    0.0645     3.2378 f
  core/be/be_mem/csr/n1202 (net)                3       7.3866              0.0000     3.2378 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1153    0.0000 &   3.2378 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4040    0.2684 @   3.5063 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     239.3543              0.0000     3.5063 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5063 f
  core/be/be_mem/trap_pkt_o[2] (net)                  239.3543              0.0000     3.5063 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5063 f
  core/be/n11 (net)                                   239.3543              0.0000     3.5063 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5063 f
  core/be/be_checker/trap_pkt_i[2] (net)              239.3543              0.0000     3.5063 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5063 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     239.3543              0.0000     3.5063 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4043    0.0012 @   3.5074 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1053    0.1433     3.6507 f
  core/be/be_checker/director/n145 (net)        4      32.4600              0.0000     3.6507 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1053    0.0005 &   3.6512 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1286    0.0686     3.7198 r
  core/be/be_checker/director/n4 (net)          5      17.2099              0.0000     3.7198 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1286    0.0001 &   3.7199 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1821    0.1807 @   3.9006 f
  core/be/be_checker/director/flush_o (net)     7      54.4089              0.0000     3.9006 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9006 f
  core/be/be_checker/flush_o (net)                     54.4089              0.0000     3.9006 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9006 f
  core/be/flush (net)                                  54.4089              0.0000     3.9006 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9006 f
  core/be/be_calculator/flush_i (net)                  54.4089              0.0000     3.9006 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1823    0.0179 @   3.9185 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1169    0.1317 @   4.0502 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  71.6262       0.0000     4.0502 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0502 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      71.6262              0.0000     4.0502 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1170    0.0039 @   4.0541 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1825    0.0744     4.1285 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.9393           0.0000     4.1285 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1285 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.9393              0.0000     4.1285 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1285 r
  core/be/mmu_cmd_v (net)                              21.9393              0.0000     4.1285 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1285 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.9393              0.0000     4.1285 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1825    0.0082 &   4.1367 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0973    0.1363     4.2730 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.9304              0.0000     4.2730 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2730 r
  core/be/be_mem/dcache/v_i (net)                      21.9304              0.0000     4.2730 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0973    0.0142 &   4.2873 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0876    0.1497 @   4.4370 f
  core/be/be_mem/dcache/n664 (net)              9      50.4456              0.0000     4.4370 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0883    0.0028 @   4.4398 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1953    0.0898     4.5296 r
  core/be/be_mem/dcache/n734 (net)             10      30.7811              0.0000     4.5296 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1953    0.0004 &   4.5300 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4176    0.2705     4.8005 f
  core/be/be_mem/dcache/n733 (net)             13      65.1314              0.0000     4.8005 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4176    0.0171 &   4.8176 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1223    0.0566     4.8742 r
  core/be/be_mem/dcache/n1037 (net)             1       3.9394              0.0000     4.8742 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1223    0.0000 &   4.8742 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1633    0.0960     4.9702 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.5464           0.0000     4.9702 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9702 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.5464              0.0000     4.9702 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9702 f
  core/be/data_mem_pkt_ready_o (net)                   10.5464              0.0000     4.9702 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9702 f
  core/data_mem_pkt_ready_o[1] (net)                   10.5464              0.0000     4.9702 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9702 f
  data_mem_pkt_ready_lo[1] (net)                       10.5464              0.0000     4.9702 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9702 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.5464              0.0000     4.9702 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1633    0.0001 &   4.9704 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1106    0.0708     5.0412 r
  uce_1__uce/n19 (net)                          2       5.2083              0.0000     5.0412 r
  uce_1__uce/U52/INP (INVX0)                                      0.1106    0.0000 &   5.0412 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0879    0.0640     5.1052 f
  uce_1__uce/n36 (net)                          4      10.9155              0.0000     5.1052 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0879    0.0000 &   5.1052 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0590    0.1019     5.2071 f
  uce_1__uce/cache_req_complete_o (net)         2       8.4907              0.0000     5.2071 f
  uce_1__uce/U72/INP (INVX0)                                      0.0590    0.0001 &   5.2072 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0653    0.0411     5.2483 r
  uce_1__uce/n106 (net)                         2       6.9617              0.0000     5.2483 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0653    0.0010 &   5.2494 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2637    0.2026 @   5.4519 f
  uce_1__uce/mem_resp_yumi_o (net)              3      94.1101              0.0000     5.4519 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4519 f
  mem_resp_yumi_lo[1] (net)                            94.1101              0.0000     5.4519 f
  U3127/IN4 (OA221X1)                                             0.2696    0.0374 @   5.4893 f
  U3127/Q (OA221X1)                                               0.0564    0.1182     5.6075 f
  mem_resp_yumi_o (net)                         1       3.8837              0.0000     5.6075 f
  mem_resp_yumi_o (out)                                           0.0564    0.0214 &   5.6289 f
  data arrival time                                                                    5.6289

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2711


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4529     0.4529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2188   0.0000   0.4529 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.2099   0.2734 @   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  62.4898   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   62.4898              0.0000     0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (net)            62.4898              0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7263 r
  core/be/csr_cmd[76] (net)                            62.4898              0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (net)                   62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.2106    0.0095 @   0.7358 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1677    0.1123     0.8480 f
  core/be/be_mem/csr/n119 (net)                 1      12.2150              0.0000     0.8480 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1677    0.0270 &   0.8750 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7766    0.3754     1.2504 r
  core/be/be_mem/csr/n1592 (net)               22      94.0031              0.0000     1.2504 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7766    0.0843 &   1.3347 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3001    0.1752     1.5099 f
  core/be/be_mem/csr/n1130 (net)                4      20.7949              0.0000     1.5099 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3001    0.0101 &   1.5199 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1826    0.1012     1.6212 r
  core/be/be_mem/csr/n1825 (net)                3      11.4708              0.0000     1.6212 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1826    0.0072 &   1.6284 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1016    0.0758     1.7042 f
  core/be/be_mem/csr/n951 (net)                 2       5.6381              0.0000     1.7042 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1016    0.0000 &   1.7042 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0801    0.0506     1.7547 r
  core/be/be_mem/csr/n124 (net)                 1       3.9976              0.0000     1.7547 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0801    0.0025 &   1.7572 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1305    0.0917     1.8490 f
  core/be/be_mem/csr/n1286 (net)                4      16.2276              0.0000     1.8490 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1305    0.0002 &   1.8492 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0651    0.0413     1.8905 r
  core/be/be_mem/csr/n1295 (net)                1       2.8949              0.0000     1.8905 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0651    0.0000 &   1.8905 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0303    0.1021     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.9702              0.0000     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9926 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.9702              0.0000     1.9926 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0303    0.0000 &   1.9927 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0775    0.0330     2.0257 r
  core/be/be_mem/n8 (net)                       1       7.6658              0.0000     2.0257 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0775    0.0000 &   2.0257 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0729    0.0496     2.0754 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5435             0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0729   0.0002 &   2.0756 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0698   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4339   0.0000   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1454 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0468   0.0675   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1031   0.0000   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0468   0.0001 &   2.2130 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0654   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7947   0.0000   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2785 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8036   0.0000   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0445   0.0666   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.1132   0.0000   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0445   0.0000 &   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0407   0.0648   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5643   0.0000   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0407   0.0000 &   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0595   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7565   0.0000   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0430   0.0656   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5848   0.0000   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0430   0.0000 &   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0413   0.0651   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8098   0.0000   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0413   0.0000 &   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0263   0.0524   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7148   0.0000   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7148      0.0000     2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0263    0.0000 &   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0350    0.0224     2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.1081         0.0000     2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0350    0.0000 &   2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0478    0.0379     2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1124      0.0000     2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1124         0.0000     2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1124            0.0000     2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1124   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1124   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1124   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1124   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0478   0.0000 &   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0272   0.0544   2.8289 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.1728   0.0000   2.8289 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.8289 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.1728   0.0000   2.8289 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0272   0.0000 &   2.8289 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0291   0.0506   2.8796 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0253   0.0000   2.8796 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8796 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0253   0.0000   2.8796 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0291   0.0000 &   2.8796 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0355   0.0596   2.9392 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.4850   0.0000   2.9392 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9392 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.4850   0.0000   2.9392 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0355   0.0000 &   2.9392 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0490   0.0740   3.0133 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.9251   0.0000   3.0133 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0133 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.9251        0.0000     3.0133 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0490    0.0001 &   3.0134 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0283    0.0535     3.0669 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.3675        0.0000     3.0669 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0669 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.3675              0.0000     3.0669 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0669 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.3675              0.0000     3.0669 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0283    0.0000 &   3.0669 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2073    0.0521     3.1190 r
  core/be/be_mem/csr/n1115 (net)                4      11.7959              0.0000     3.1190 r
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.2073    0.0000 &   3.1191 r
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1135    0.0779     3.1970 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8499              0.0000     3.1970 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1135    0.0001 &   3.1970 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1111    0.0622     3.2592 r
  core/be/be_mem/csr/n1202 (net)                3       7.4532              0.0000     3.2592 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1111    0.0000 &   3.2593 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3932    0.2444 @   3.5037 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     242.6531              0.0000     3.5037 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5037 r
  core/be/be_mem/trap_pkt_o[2] (net)                  242.6531              0.0000     3.5037 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5037 r
  core/be/n11 (net)                                   242.6531              0.0000     3.5037 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5037 r
  core/be/be_checker/trap_pkt_i[2] (net)              242.6531              0.0000     3.5037 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5037 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     242.6531              0.0000     3.5037 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.3936    0.0012 @   3.5049 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1257    0.1594     3.6643 r
  core/be/be_checker/director/n145 (net)        4      32.7571              0.0000     3.6643 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1257    0.0005 &   3.6648 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1264    0.0759     3.7407 f
  core/be/be_checker/director/n4 (net)          5      16.9742              0.0000     3.7407 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1264    0.0001 &   3.7408 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1787    0.1755 @   3.9163 r
  core/be/be_checker/director/flush_o (net)     7      55.0916              0.0000     3.9163 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9163 r
  core/be/be_checker/flush_o (net)                     55.0916              0.0000     3.9163 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9163 r
  core/be/flush (net)                                  55.0916              0.0000     3.9163 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9163 r
  core/be/be_calculator/flush_i (net)                  55.0916              0.0000     3.9163 r
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1790    0.0174 @   3.9337 r
  core/be/be_calculator/U23/Q (OR2X2)                             0.1305    0.1377 @   4.0715 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.0378       0.0000     4.0715 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0715 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.0378              0.0000     4.0715 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1306    0.0043 @   4.0757 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1632    0.0751     4.1508 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7281           0.0000     4.1508 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1508 f
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7281              0.0000     4.1508 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1508 f
  core/be/mmu_cmd_v (net)                              21.7281              0.0000     4.1508 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1508 f
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7281              0.0000     4.1508 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1632    0.0067 &   4.1575 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0926    0.1245     4.2820 f
  core/be/be_mem/dcache_pkt_v (net)             2      21.8557              0.0000     4.2820 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2820 f
  core/be/be_mem/dcache/v_i (net)                      21.8557              0.0000     4.2820 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0926    0.0127 &   4.2947 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0979    0.1472 @   4.4419 r
  core/be/be_mem/dcache/n664 (net)              9      50.9502              0.0000     4.4419 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0985    0.0030 @   4.4450 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1343    0.0822     4.5272 f
  core/be/be_mem/dcache/n734 (net)             10      30.5704              0.0000     4.5272 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1343    0.0004 &   4.5276 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.5488    0.2762     4.8038 r
  core/be/be_mem/dcache/n733 (net)             13      65.3872              0.0000     4.8038 r
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.5488    0.0233 &   4.8271 r
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1473    0.0657     4.8928 f
  core/be/be_mem/dcache/n1037 (net)             1       3.8369              0.0000     4.8928 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1473    0.0000 &   4.8928 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1639    0.0879     4.9807 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.7392           0.0000     4.9807 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9807 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.7392              0.0000     4.9807 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9807 r
  core/be/data_mem_pkt_ready_o (net)                   10.7392              0.0000     4.9807 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9807 r
  core/data_mem_pkt_ready_o[1] (net)                   10.7392              0.0000     4.9807 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9807 r
  data_mem_pkt_ready_lo[1] (net)                       10.7392              0.0000     4.9807 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9807 r
  uce_1__uce/data_mem_pkt_ready_i (net)                10.7392              0.0000     4.9807 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1639    0.0001 &   4.9808 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1007    0.0603     5.0411 f
  uce_1__uce/n19 (net)                          2       5.1254              0.0000     5.0411 f
  uce_1__uce/U52/INP (INVX0)                                      0.1007    0.0000 &   5.0411 f
  uce_1__uce/U52/ZN (INVX0)                                       0.0991    0.0614     5.1025 r
  uce_1__uce/n36 (net)                          4      11.0257              0.0000     5.1025 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0991    0.0000 &   5.1026 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0631    0.0870     5.1895 r
  uce_1__uce/cache_req_complete_o (net)         2       8.6191              0.0000     5.1895 r
  uce_1__uce/U72/INP (INVX0)                                      0.0631    0.0001 &   5.1896 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0560    0.0427     5.2323 f
  uce_1__uce/n106 (net)                         2       6.9002              0.0000     5.2323 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0560    0.0009 &   5.2332 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3095    0.2104 @   5.4435 r
  uce_1__uce/mem_resp_yumi_o (net)              3      94.2164              0.0000     5.4435 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4435 r
  mem_resp_yumi_lo[1] (net)                            94.2164              0.0000     5.4435 r
  U3127/IN4 (OA221X1)                                             0.3144    0.0399 @   5.4834 r
  U3127/Q (OA221X1)                                               0.0534    0.1208     5.6042 r
  mem_resp_yumi_o (net)                         1       3.8837              0.0000     5.6042 r
  mem_resp_yumi_o (out)                                           0.0534    0.0203 &   5.6245 r
  data arrival time                                                                    5.6245

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6245
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2755


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4529     0.4529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2188   0.0000   0.4529 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1765   0.2922 @   0.7451 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  62.1701   0.0000   0.7451 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7451 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   62.1701              0.0000     0.7451 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7451 f
  core/be/be_calculator/csr_cmd_o[76] (net)            62.1701              0.0000     0.7451 f
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7451 f
  core/be/csr_cmd[76] (net)                            62.1701              0.0000     0.7451 f
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7451 f
  core/be/be_mem/csr_cmd_i[76] (net)                   62.1701              0.0000     0.7451 f
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7451 f
  core/be/be_mem/csr/csr_cmd_i[76] (net)               62.1701              0.0000     0.7451 f
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1773    0.0083 @   0.7534 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1633    0.1015     0.8549 r
  core/be/be_mem/csr/n119 (net)                 1      12.2853              0.0000     0.8549 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1633    0.0288 &   0.8837 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.5854    0.3566     1.2403 f
  core/be/be_mem/csr/n1592 (net)               22      93.2817              0.0000     1.2403 f
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.5854    0.0580 &   1.2983 f
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.2754    0.1566     1.4549 r
  core/be/be_mem/csr/n1130 (net)                4      21.1533              0.0000     1.4549 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.2754    0.0092 &   1.4641 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1462    0.1047     1.5688 f
  core/be/be_mem/csr/n1825 (net)                3      11.3368              0.0000     1.5688 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1462    0.0052 &   1.5739 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0957    0.0526     1.6265 r
  core/be/be_mem/csr/n951 (net)                 2       5.7104              0.0000     1.6265 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0957    0.0000 &   1.6265 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0751    0.0520     1.6785 f
  core/be/be_mem/csr/n124 (net)                 1       3.9273              0.0000     1.6785 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0751    0.0021 &   1.6806 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1673    0.0876     1.7682 r
  core/be/be_mem/csr/n1286 (net)                4      16.5329              0.0000     1.7682 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1673    0.0002 &   1.7684 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0586    0.0342     1.8026 f
  core/be/be_mem/csr/n1295 (net)                1       2.8705              0.0000     1.8026 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0586    0.0000 &   1.8026 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0336    0.1023     1.9049 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.0207              0.0000     1.9049 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9049 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.0207              0.0000     1.9049 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0336    0.0000 &   1.9050 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0649    0.0360     1.9410 f
  core/be/be_mem/n8 (net)                       1       7.6140              0.0000     1.9410 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0649    0.0000 &   1.9410 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0835    0.0455     1.9866 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9552   0.0000   1.9866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9552              0.0000     1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9552              0.0000     1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9552             0.0000     1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9552   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0835   0.0002 &   1.9867 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0722   2.0589 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6649   0.0000   2.0589 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0000 &   2.0590 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0518   0.0741   2.1331 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.2899   0.0000   2.1331 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0518   0.0001 &   2.1332 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0465   0.0724   2.2056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9815   0.0000   2.2056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0465   0.0000 &   2.2056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9312   0.0000   2.2735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0500   0.0716   2.3451 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3442   0.0000   2.3451 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0500   0.0000 &   2.3452 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0458   0.0716   2.4168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7511   0.0000   2.4168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0458   0.0000 &   2.4168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.4827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8841   0.0000   2.4827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.4827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0704   2.5531 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8158   0.0000   2.5531 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5532 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0465   0.0716   2.6248 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9966   0.0000   2.6248 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0465   0.0000 &   2.6248 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0298   0.0563   2.6810 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.8337   0.0000   2.6810 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6810 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.8337      0.0000     2.6810 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0298    0.0000 &   2.6810 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0295    0.0236     2.7046 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0378         0.0000     2.7046 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0295    0.0000 &   2.7046 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0587    0.0342     2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1716      0.0000     2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1716         0.0000     2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1716            0.0000     2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1716   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1716   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1716   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1716   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0587   0.0000 &   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0310   0.0599   2.7987 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3667   0.0000   2.7987 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7987 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3667   0.0000   2.7987 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0310   0.0000 &   2.7987 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0332   0.0503   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.1214   0.0000   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.1214   0.0000   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0332   0.0000 &   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0400   0.0640   2.9131 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.6826   0.0000   2.9131 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9131 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.6826   0.0000   2.9131 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0400   0.0000 &   2.9131 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0549   0.0741   2.9871 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.3344   0.0000   2.9871 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9871 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.3344        0.0000     2.9871 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0549    0.0001 &   2.9873 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0312    0.0549     3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.4315        0.0000     3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.4315              0.0000     3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0422 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.4315              0.0000     3.0422 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0312    0.0000 &   3.0422 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0526     3.0948 f
  core/be/be_mem/csr/n1115 (net)                4      11.5922              0.0000     3.0948 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0948 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1164    0.0714     3.1662 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      11.0470              0.0000     3.1662 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1164    0.0001 &   3.1663 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1153    0.0645     3.2308 f
  core/be/be_mem/csr/n1202 (net)                3       7.3866              0.0000     3.2308 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1153    0.0000 &   3.2308 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4040    0.2684 @   3.4993 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     239.3543              0.0000     3.4993 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4993 f
  core/be/be_mem/trap_pkt_o[2] (net)                  239.3543              0.0000     3.4993 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4993 f
  core/be/n11 (net)                                   239.3543              0.0000     3.4993 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4993 f
  core/be/be_checker/trap_pkt_i[2] (net)              239.3543              0.0000     3.4993 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4993 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     239.3543              0.0000     3.4993 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4043    0.0012 @   3.5004 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1053    0.1433     3.6437 f
  core/be/be_checker/director/n145 (net)        4      32.4600              0.0000     3.6437 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1053    0.0005 &   3.6442 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1286    0.0686     3.7128 r
  core/be/be_checker/director/n4 (net)          5      17.2099              0.0000     3.7128 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1286    0.0001 &   3.7129 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1821    0.1807 @   3.8936 f
  core/be/be_checker/director/flush_o (net)     7      54.4089              0.0000     3.8936 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8936 f
  core/be/be_checker/flush_o (net)                     54.4089              0.0000     3.8936 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8936 f
  core/be/flush (net)                                  54.4089              0.0000     3.8936 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8936 f
  core/be/be_calculator/flush_i (net)                  54.4089              0.0000     3.8936 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1823    0.0179 @   3.9115 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1169    0.1317 @   4.0432 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  71.6262       0.0000     4.0432 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0432 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      71.6262              0.0000     4.0432 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1170    0.0039 @   4.0471 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1825    0.0744     4.1215 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.9393           0.0000     4.1215 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1215 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.9393              0.0000     4.1215 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1215 r
  core/be/mmu_cmd_v (net)                              21.9393              0.0000     4.1215 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1215 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.9393              0.0000     4.1215 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1825    0.0082 &   4.1297 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0973    0.1363     4.2660 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.9304              0.0000     4.2660 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2660 r
  core/be/be_mem/dcache/v_i (net)                      21.9304              0.0000     4.2660 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0973    0.0142 &   4.2803 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0876    0.1497 @   4.4299 f
  core/be/be_mem/dcache/n664 (net)              9      50.4456              0.0000     4.4299 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0883    0.0028 @   4.4328 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1953    0.0898     4.5226 r
  core/be/be_mem/dcache/n734 (net)             10      30.7811              0.0000     4.5226 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1953    0.0004 &   4.5230 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4176    0.2705     4.7935 f
  core/be/be_mem/dcache/n733 (net)             13      65.1314              0.0000     4.7935 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4176    0.0171 &   4.8106 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1223    0.0566     4.8672 r
  core/be/be_mem/dcache/n1037 (net)             1       3.9394              0.0000     4.8672 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1223    0.0000 &   4.8672 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1633    0.0960     4.9632 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.5464           0.0000     4.9632 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9632 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.5464              0.0000     4.9632 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9632 f
  core/be/data_mem_pkt_ready_o (net)                   10.5464              0.0000     4.9632 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9632 f
  core/data_mem_pkt_ready_o[1] (net)                   10.5464              0.0000     4.9632 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9632 f
  data_mem_pkt_ready_lo[1] (net)                       10.5464              0.0000     4.9632 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9632 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.5464              0.0000     4.9632 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1633    0.0001 &   4.9633 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1106    0.0708     5.0341 r
  uce_1__uce/n19 (net)                          2       5.2083              0.0000     5.0341 r
  uce_1__uce/U52/INP (INVX0)                                      0.1106    0.0000 &   5.0341 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0879    0.0640     5.0981 f
  uce_1__uce/n36 (net)                          4      10.9155              0.0000     5.0981 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0879    0.0000 &   5.0982 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0590    0.1019     5.2001 f
  uce_1__uce/cache_req_complete_o (net)         2       8.4907              0.0000     5.2001 f
  uce_1__uce/U72/INP (INVX0)                                      0.0590    0.0001 &   5.2001 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0653    0.0411     5.2413 r
  uce_1__uce/n106 (net)                         2       6.9617              0.0000     5.2413 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0653    0.0010 &   5.2423 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2637    0.2026 @   5.4449 f
  uce_1__uce/mem_resp_yumi_o (net)              3      94.1101              0.0000     5.4449 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4449 f
  mem_resp_yumi_lo[1] (net)                            94.1101              0.0000     5.4449 f
  U3127/IN4 (OA221X1)                                             0.2696    0.0374 @   5.4823 f
  U3127/Q (OA221X1)                                               0.0564    0.1182     5.6005 f
  mem_resp_yumi_o (net)                         1       3.8837              0.0000     5.6005 f
  mem_resp_yumi_o (out)                                           0.0564    0.0214 &   5.6218 f
  data arrival time                                                                    5.6218

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2782


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4530     0.4530
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.2188   0.0000   0.4530 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1563   0.2822 @   0.7352 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  54.3102   0.0000   0.7352 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7352 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   54.3102              0.0000     0.7352 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.7352 f
  core/be/be_calculator/csr_cmd_o[77] (net)            54.3102              0.0000     0.7352 f
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.7352 f
  core/be/csr_cmd[77] (net)                            54.3102              0.0000     0.7352 f
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.7352 f
  core/be/be_mem/csr_cmd_i[77] (net)                   54.3102              0.0000     0.7352 f
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.7352 f
  core/be/be_mem/csr/csr_cmd_i[77] (net)               54.3102              0.0000     0.7352 f
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1571    0.0126 @   0.7479 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1633    0.1022     0.8501 r
  core/be/be_mem/csr/n119 (net)                 1      12.2853              0.0000     0.8501 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1633    0.0288 &   0.8789 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.5854    0.3566     1.2355 f
  core/be/be_mem/csr/n1592 (net)               22      93.2817              0.0000     1.2355 f
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.5854    0.0580 &   1.2935 f
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.2754    0.1566     1.4501 r
  core/be/be_mem/csr/n1130 (net)                4      21.1533              0.0000     1.4501 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.2754    0.0092 &   1.4593 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1462    0.1047     1.5640 f
  core/be/be_mem/csr/n1825 (net)                3      11.3368              0.0000     1.5640 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1462    0.0052 &   1.5691 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0957    0.0526     1.6217 r
  core/be/be_mem/csr/n951 (net)                 2       5.7104              0.0000     1.6217 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0957    0.0000 &   1.6217 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0751    0.0520     1.6737 f
  core/be/be_mem/csr/n124 (net)                 1       3.9273              0.0000     1.6737 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0751    0.0021 &   1.6758 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1673    0.0876     1.7634 r
  core/be/be_mem/csr/n1286 (net)                4      16.5329              0.0000     1.7634 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1673    0.0002 &   1.7636 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0586    0.0342     1.7978 f
  core/be/be_mem/csr/n1295 (net)                1       2.8705              0.0000     1.7978 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0586    0.0000 &   1.7978 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0336    0.1023     1.9001 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.0207              0.0000     1.9001 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9001 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.0207              0.0000     1.9001 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0336    0.0000 &   1.9002 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0649    0.0360     1.9362 f
  core/be/be_mem/n8 (net)                       1       7.6140              0.0000     1.9362 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0649    0.0000 &   1.9362 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0835    0.0455     1.9818 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9552   0.0000   1.9818 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9818 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9552              0.0000     1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9552              0.0000     1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9552             0.0000     1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9552   0.0000   1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0835   0.0002 &   1.9819 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0722   2.0541 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6649   0.0000   2.0541 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0000 &   2.0542 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0518   0.0741   2.1283 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.2899   0.0000   2.1283 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0518   0.0001 &   2.1284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0465   0.0724   2.2008 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9815   0.0000   2.2008 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0465   0.0000 &   2.2008 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2687 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9312   0.0000   2.2687 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2687 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0500   0.0716   2.3403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3442   0.0000   2.3403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0500   0.0000 &   2.3404 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0458   0.0716   2.4120 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7511   0.0000   2.4120 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0458   0.0000 &   2.4120 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.4779 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8841   0.0000   2.4779 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.4779 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0704   2.5483 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8158   0.0000   2.5483 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5484 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0465   0.0716   2.6200 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9966   0.0000   2.6200 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0465   0.0000 &   2.6200 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0298   0.0563   2.6762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.8337   0.0000   2.6762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6762 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.8337      0.0000     2.6762 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0298    0.0000 &   2.6762 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0295    0.0236     2.6998 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0378         0.0000     2.6998 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0295    0.0000 &   2.6998 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0587    0.0342     2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1716      0.0000     2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1716         0.0000     2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1716            0.0000     2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1716   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1716   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1716   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1716   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0587   0.0000 &   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0310   0.0599   2.7939 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3667   0.0000   2.7939 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7939 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3667   0.0000   2.7939 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0310   0.0000 &   2.7939 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0332   0.0503   2.8442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.1214   0.0000   2.8442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.1214   0.0000   2.8442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0332   0.0000 &   2.8442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0400   0.0640   2.9083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.6826   0.0000   2.9083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.6826   0.0000   2.9083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0400   0.0000 &   2.9083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0549   0.0741   2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.3344   0.0000   2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.3344        0.0000     2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0549    0.0001 &   2.9825 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0312    0.0549     3.0374 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.4315        0.0000     3.0374 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0374 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.4315              0.0000     3.0374 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0374 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.4315              0.0000     3.0374 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0312    0.0000 &   3.0374 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0526     3.0900 f
  core/be/be_mem/csr/n1115 (net)                4      11.5922              0.0000     3.0900 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0900 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1164    0.0714     3.1614 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      11.0470              0.0000     3.1614 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1164    0.0001 &   3.1615 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1153    0.0645     3.2260 f
  core/be/be_mem/csr/n1202 (net)                3       7.3866              0.0000     3.2260 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1153    0.0000 &   3.2260 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4040    0.2684 @   3.4945 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     239.3543              0.0000     3.4945 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4945 f
  core/be/be_mem/trap_pkt_o[2] (net)                  239.3543              0.0000     3.4945 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4945 f
  core/be/n11 (net)                                   239.3543              0.0000     3.4945 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4945 f
  core/be/be_checker/trap_pkt_i[2] (net)              239.3543              0.0000     3.4945 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4945 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     239.3543              0.0000     3.4945 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4043    0.0012 @   3.4956 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1053    0.1433     3.6389 f
  core/be/be_checker/director/n145 (net)        4      32.4600              0.0000     3.6389 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1053    0.0005 &   3.6394 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1286    0.0686     3.7080 r
  core/be/be_checker/director/n4 (net)          5      17.2099              0.0000     3.7080 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1286    0.0001 &   3.7081 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1821    0.1807 @   3.8888 f
  core/be/be_checker/director/flush_o (net)     7      54.4089              0.0000     3.8888 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8888 f
  core/be/be_checker/flush_o (net)                     54.4089              0.0000     3.8888 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8888 f
  core/be/flush (net)                                  54.4089              0.0000     3.8888 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8888 f
  core/be/be_calculator/flush_i (net)                  54.4089              0.0000     3.8888 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1823    0.0179 @   3.9067 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1169    0.1317 @   4.0384 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  71.6262       0.0000     4.0384 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0384 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      71.6262              0.0000     4.0384 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1170    0.0039 @   4.0423 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1825    0.0744     4.1167 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.9393           0.0000     4.1167 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1167 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.9393              0.0000     4.1167 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1167 r
  core/be/mmu_cmd_v (net)                              21.9393              0.0000     4.1167 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1167 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.9393              0.0000     4.1167 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1825    0.0082 &   4.1249 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0973    0.1363     4.2612 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.9304              0.0000     4.2612 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2612 r
  core/be/be_mem/dcache/v_i (net)                      21.9304              0.0000     4.2612 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0973    0.0142 &   4.2755 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0876    0.1497 @   4.4251 f
  core/be/be_mem/dcache/n664 (net)              9      50.4456              0.0000     4.4251 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0883    0.0028 @   4.4280 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1953    0.0898     4.5178 r
  core/be/be_mem/dcache/n734 (net)             10      30.7811              0.0000     4.5178 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1953    0.0004 &   4.5182 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4176    0.2705     4.7887 f
  core/be/be_mem/dcache/n733 (net)             13      65.1314              0.0000     4.7887 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4176    0.0171 &   4.8058 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1223    0.0566     4.8624 r
  core/be/be_mem/dcache/n1037 (net)             1       3.9394              0.0000     4.8624 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1223    0.0000 &   4.8624 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1633    0.0960     4.9584 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.5464           0.0000     4.9584 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9584 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.5464              0.0000     4.9584 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9584 f
  core/be/data_mem_pkt_ready_o (net)                   10.5464              0.0000     4.9584 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9584 f
  core/data_mem_pkt_ready_o[1] (net)                   10.5464              0.0000     4.9584 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9584 f
  data_mem_pkt_ready_lo[1] (net)                       10.5464              0.0000     4.9584 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9584 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.5464              0.0000     4.9584 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1633    0.0001 &   4.9585 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1106    0.0708     5.0293 r
  uce_1__uce/n19 (net)                          2       5.2083              0.0000     5.0293 r
  uce_1__uce/U52/INP (INVX0)                                      0.1106    0.0000 &   5.0293 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0879    0.0640     5.0933 f
  uce_1__uce/n36 (net)                          4      10.9155              0.0000     5.0933 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0879    0.0000 &   5.0934 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0590    0.1019     5.1953 f
  uce_1__uce/cache_req_complete_o (net)         2       8.4907              0.0000     5.1953 f
  uce_1__uce/U72/INP (INVX0)                                      0.0590    0.0001 &   5.1953 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0653    0.0411     5.2365 r
  uce_1__uce/n106 (net)                         2       6.9617              0.0000     5.2365 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0653    0.0010 &   5.2375 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2637    0.2026 @   5.4401 f
  uce_1__uce/mem_resp_yumi_o (net)              3      94.1101              0.0000     5.4401 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4401 f
  mem_resp_yumi_lo[1] (net)                            94.1101              0.0000     5.4401 f
  U3127/IN4 (OA221X1)                                             0.2696    0.0374 @   5.4775 f
  U3127/Q (OA221X1)                                               0.0564    0.1182     5.5957 f
  mem_resp_yumi_o (net)                         1       3.8837              0.0000     5.5957 f
  mem_resp_yumi_o (out)                                           0.0564    0.0214 &   5.6170 f
  data arrival time                                                                    5.6170

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2830


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4529     0.4529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2188   0.0000   0.4529 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.2099   0.2734 @   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  62.4898   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   62.4898              0.0000     0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (net)            62.4898              0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7263 r
  core/be/csr_cmd[76] (net)                            62.4898              0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (net)                   62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.2106    0.0095 @   0.7358 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1677    0.1123     0.8480 f
  core/be/be_mem/csr/n119 (net)                 1      12.2150              0.0000     0.8480 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1677    0.0270 &   0.8750 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7766    0.3754     1.2504 r
  core/be/be_mem/csr/n1592 (net)               22      94.0031              0.0000     1.2504 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7766    0.0843 &   1.3347 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3001    0.1752     1.5099 f
  core/be/be_mem/csr/n1130 (net)                4      20.7949              0.0000     1.5099 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3001    0.0101 &   1.5199 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1826    0.1012     1.6212 r
  core/be/be_mem/csr/n1825 (net)                3      11.4708              0.0000     1.6212 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1826    0.0072 &   1.6284 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1016    0.0758     1.7042 f
  core/be/be_mem/csr/n951 (net)                 2       5.6381              0.0000     1.7042 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1016    0.0000 &   1.7042 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0801    0.0506     1.7547 r
  core/be/be_mem/csr/n124 (net)                 1       3.9976              0.0000     1.7547 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0801    0.0025 &   1.7572 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1305    0.0917     1.8490 f
  core/be/be_mem/csr/n1286 (net)                4      16.2276              0.0000     1.8490 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1305    0.0002 &   1.8492 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0651    0.0413     1.8905 r
  core/be/be_mem/csr/n1295 (net)                1       2.8949              0.0000     1.8905 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0651    0.0000 &   1.8905 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0303    0.1021     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.9702              0.0000     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9926 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.9702              0.0000     1.9926 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0303    0.0000 &   1.9927 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0775    0.0330     2.0257 r
  core/be/be_mem/n8 (net)                       1       7.6658              0.0000     2.0257 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0775    0.0000 &   2.0257 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0729    0.0496     2.0754 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5435             0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0729   0.0002 &   2.0756 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0698   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4339   0.0000   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1454 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0468   0.0675   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1031   0.0000   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0468   0.0001 &   2.2130 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0654   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7947   0.0000   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2785 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8036   0.0000   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0445   0.0666   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.1132   0.0000   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0445   0.0000 &   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0407   0.0648   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5643   0.0000   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0407   0.0000 &   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0595   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7565   0.0000   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0430   0.0656   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5848   0.0000   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0430   0.0000 &   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0413   0.0651   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8098   0.0000   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0413   0.0000 &   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0269   0.0544   2.7161 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.0606   0.0000   2.7161 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7161 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.0606      0.0000     2.7161 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0269    0.0000 &   2.7161 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0306    0.0519     2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.4988      0.0000     2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.4988         0.0000     2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.4988            0.0000     2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.4988   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.4988   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.4988   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4988   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0306   0.0000 &   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0261   0.0502   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9895   0.0000   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.9895   0.0000   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0261   0.0000 &   2.8183 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0358   0.0556   2.8738 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.7122   0.0000   2.8738 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8738 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.7122   0.0000   2.8738 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0358   0.0000 &   2.8739 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0355   0.0570   2.9309 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.4850   0.0000   2.9309 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9309 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.4850   0.0000   2.9309 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0355   0.0000 &   2.9309 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0490   0.0740   3.0049 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.9251   0.0000   3.0049 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0049 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.9251        0.0000     3.0049 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0490    0.0001 &   3.0051 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0283    0.0535     3.0586 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.3675        0.0000     3.0586 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0586 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.3675              0.0000     3.0586 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0586 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.3675              0.0000     3.0586 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0283    0.0000 &   3.0586 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2073    0.0521     3.1107 r
  core/be/be_mem/csr/n1115 (net)                4      11.7959              0.0000     3.1107 r
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.2073    0.0000 &   3.1107 r
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1135    0.0779     3.1886 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8499              0.0000     3.1886 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1135    0.0001 &   3.1887 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1111    0.0622     3.2509 r
  core/be/be_mem/csr/n1202 (net)                3       7.4532              0.0000     3.2509 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1111    0.0000 &   3.2509 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3932    0.2444 @   3.4954 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     242.6531              0.0000     3.4954 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4954 r
  core/be/be_mem/trap_pkt_o[2] (net)                  242.6531              0.0000     3.4954 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4954 r
  core/be/n11 (net)                                   242.6531              0.0000     3.4954 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4954 r
  core/be/be_checker/trap_pkt_i[2] (net)              242.6531              0.0000     3.4954 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4954 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     242.6531              0.0000     3.4954 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.3936    0.0012 @   3.4965 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1257    0.1594     3.6559 r
  core/be/be_checker/director/n145 (net)        4      32.7571              0.0000     3.6559 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1257    0.0005 &   3.6565 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1264    0.0759     3.7324 f
  core/be/be_checker/director/n4 (net)          5      16.9742              0.0000     3.7324 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1264    0.0001 &   3.7325 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1787    0.1755 @   3.9080 r
  core/be/be_checker/director/flush_o (net)     7      55.0916              0.0000     3.9080 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9080 r
  core/be/be_checker/flush_o (net)                     55.0916              0.0000     3.9080 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9080 r
  core/be/flush (net)                                  55.0916              0.0000     3.9080 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9080 r
  core/be/be_calculator/flush_i (net)                  55.0916              0.0000     3.9080 r
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1790    0.0174 @   3.9254 r
  core/be/be_calculator/U23/Q (OR2X2)                             0.1305    0.1377 @   4.0631 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.0378       0.0000     4.0631 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0631 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.0378              0.0000     4.0631 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1306    0.0043 @   4.0674 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1632    0.0751     4.1425 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7281           0.0000     4.1425 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1425 f
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7281              0.0000     4.1425 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1425 f
  core/be/mmu_cmd_v (net)                              21.7281              0.0000     4.1425 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1425 f
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7281              0.0000     4.1425 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1632    0.0067 &   4.1491 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0926    0.1245     4.2737 f
  core/be/be_mem/dcache_pkt_v (net)             2      21.8557              0.0000     4.2737 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2737 f
  core/be/be_mem/dcache/v_i (net)                      21.8557              0.0000     4.2737 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0926    0.0127 &   4.2863 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0979    0.1472 @   4.4336 r
  core/be/be_mem/dcache/n664 (net)              9      50.9502              0.0000     4.4336 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0985    0.0030 @   4.4366 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1343    0.0822     4.5189 f
  core/be/be_mem/dcache/n734 (net)             10      30.5704              0.0000     4.5189 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1343    0.0004 &   4.5193 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.5488    0.2762     4.7955 r
  core/be/be_mem/dcache/n733 (net)             13      65.3872              0.0000     4.7955 r
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.5488    0.0233 &   4.8187 r
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1473    0.0657     4.8845 f
  core/be/be_mem/dcache/n1037 (net)             1       3.8369              0.0000     4.8845 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1473    0.0000 &   4.8845 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1639    0.0879     4.9724 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.7392           0.0000     4.9724 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9724 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.7392              0.0000     4.9724 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9724 r
  core/be/data_mem_pkt_ready_o (net)                   10.7392              0.0000     4.9724 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9724 r
  core/data_mem_pkt_ready_o[1] (net)                   10.7392              0.0000     4.9724 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9724 r
  data_mem_pkt_ready_lo[1] (net)                       10.7392              0.0000     4.9724 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9724 r
  uce_1__uce/data_mem_pkt_ready_i (net)                10.7392              0.0000     4.9724 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1639    0.0001 &   4.9725 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1007    0.0603     5.0328 f
  uce_1__uce/n19 (net)                          2       5.1254              0.0000     5.0328 f
  uce_1__uce/U52/INP (INVX0)                                      0.1007    0.0000 &   5.0328 f
  uce_1__uce/U52/ZN (INVX0)                                       0.0991    0.0614     5.0942 r
  uce_1__uce/n36 (net)                          4      11.0257              0.0000     5.0942 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0991    0.0000 &   5.0942 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0631    0.0870     5.1812 r
  uce_1__uce/cache_req_complete_o (net)         2       8.6191              0.0000     5.1812 r
  uce_1__uce/U72/INP (INVX0)                                      0.0631    0.0001 &   5.1813 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0560    0.0427     5.2240 f
  uce_1__uce/n106 (net)                         2       6.9002              0.0000     5.2240 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0560    0.0009 &   5.2248 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3095    0.2104 @   5.4352 r
  uce_1__uce/mem_resp_yumi_o (net)              3      94.2164              0.0000     5.4352 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4352 r
  mem_resp_yumi_lo[1] (net)                            94.2164              0.0000     5.4352 r
  U3127/IN4 (OA221X1)                                             0.3144    0.0399 @   5.4751 r
  U3127/Q (OA221X1)                                               0.0534    0.1208     5.5959 r
  mem_resp_yumi_o (net)                         1       3.8837              0.0000     5.5959 r
  mem_resp_yumi_o (out)                                           0.0534    0.0203 &   5.6162 r
  data arrival time                                                                    5.6162

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2838


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4529     0.4529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2188   0.0000   0.4529 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.2099   0.2734 @   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  62.4898   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   62.4898              0.0000     0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (net)            62.4898              0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7263 r
  core/be/csr_cmd[76] (net)                            62.4898              0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (net)                   62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.2106    0.0095 @   0.7358 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1677    0.1123     0.8480 f
  core/be/be_mem/csr/n119 (net)                 1      12.2150              0.0000     0.8480 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1677    0.0270 &   0.8750 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7766    0.3754     1.2504 r
  core/be/be_mem/csr/n1592 (net)               22      94.0031              0.0000     1.2504 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7766    0.0843 &   1.3347 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3001    0.1752     1.5099 f
  core/be/be_mem/csr/n1130 (net)                4      20.7949              0.0000     1.5099 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3001    0.0101 &   1.5199 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1826    0.1012     1.6212 r
  core/be/be_mem/csr/n1825 (net)                3      11.4708              0.0000     1.6212 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1826    0.0072 &   1.6284 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1016    0.0758     1.7042 f
  core/be/be_mem/csr/n951 (net)                 2       5.6381              0.0000     1.7042 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1016    0.0000 &   1.7042 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0801    0.0506     1.7547 r
  core/be/be_mem/csr/n124 (net)                 1       3.9976              0.0000     1.7547 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0801    0.0025 &   1.7572 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1305    0.0917     1.8490 f
  core/be/be_mem/csr/n1286 (net)                4      16.2276              0.0000     1.8490 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1305    0.0002 &   1.8492 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0651    0.0413     1.8905 r
  core/be/be_mem/csr/n1295 (net)                1       2.8949              0.0000     1.8905 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0651    0.0000 &   1.8905 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0303    0.1021     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.9702              0.0000     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9926 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.9702              0.0000     1.9926 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0303    0.0000 &   1.9927 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0775    0.0330     2.0257 r
  core/be/be_mem/n8 (net)                       1       7.6658              0.0000     2.0257 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0775    0.0000 &   2.0257 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0729    0.0496     2.0754 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5435             0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0729   0.0002 &   2.0756 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0698   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4339   0.0000   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1454 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0468   0.0675   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1031   0.0000   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0468   0.0001 &   2.2130 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0654   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7947   0.0000   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2785 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8036   0.0000   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0445   0.0666   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.1132   0.0000   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0445   0.0000 &   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0407   0.0648   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5643   0.0000   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0407   0.0000 &   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0595   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7565   0.0000   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0430   0.0656   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5848   0.0000   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0430   0.0000 &   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0413   0.0651   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8098   0.0000   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0413   0.0000 &   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0263   0.0524   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7148   0.0000   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7148      0.0000     2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0263    0.0000 &   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0585    0.0317     2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4706      0.0000     2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4706         0.0000     2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4706            0.0000     2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4706   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4706   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4706   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4706   0.0000   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.7459 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0264   0.0566   2.8025 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0211   0.0000   2.8025 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8025 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0211   0.0000   2.8025 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0264   0.0000 &   2.8025 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0627   2.8653 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9053   0.0000   2.8653 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8653 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.9053   0.0000   2.8653 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8653 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0400   0.0570   2.9223 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.6826   0.0000   2.9223 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9223 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.6826   0.0000   2.9223 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0400   0.0000 &   2.9223 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0549   0.0741   2.9964 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.3344   0.0000   2.9964 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9964 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.3344        0.0000     2.9964 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0549    0.0001 &   2.9965 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0312    0.0549     3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.4315        0.0000     3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.4315              0.0000     3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0515 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.4315              0.0000     3.0515 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0312    0.0000 &   3.0515 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0526     3.1040 f
  core/be/be_mem/csr/n1115 (net)                4      11.5922              0.0000     3.1040 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.1041 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1164    0.0714     3.1755 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      11.0470              0.0000     3.1755 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1164    0.0001 &   3.1755 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1153    0.0645     3.2400 f
  core/be/be_mem/csr/n1202 (net)                3       7.3866              0.0000     3.2400 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1153    0.0000 &   3.2401 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4040    0.2684 @   3.5085 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     239.3543              0.0000     3.5085 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5085 f
  core/be/be_mem/trap_pkt_o[2] (net)                  239.3543              0.0000     3.5085 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5085 f
  core/be/n11 (net)                                   239.3543              0.0000     3.5085 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5085 f
  core/be/be_checker/trap_pkt_i[2] (net)              239.3543              0.0000     3.5085 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5085 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     239.3543              0.0000     3.5085 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4043    0.0012 @   3.5097 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1053    0.1433     3.6529 f
  core/be/be_checker/director/n145 (net)        4      32.4600              0.0000     3.6529 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1053    0.0005 &   3.6535 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1286    0.0686     3.7220 r
  core/be/be_checker/director/n4 (net)          5      17.2099              0.0000     3.7220 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1286    0.0001 &   3.7221 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1821    0.1807 @   3.9028 f
  core/be/be_checker/director/flush_o (net)     7      54.4089              0.0000     3.9028 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9028 f
  core/be/be_checker/flush_o (net)                     54.4089              0.0000     3.9028 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9028 f
  core/be/flush (net)                                  54.4089              0.0000     3.9028 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9028 f
  core/be/be_calculator/flush_i (net)                  54.4089              0.0000     3.9028 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1823    0.0179 @   3.9207 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1169    0.1317 @   4.0525 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  71.6262       0.0000     4.0525 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0525 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      71.6262              0.0000     4.0525 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1170    0.0039 @   4.0563 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1825    0.0744     4.1307 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.9393           0.0000     4.1307 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1307 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.9393              0.0000     4.1307 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1307 r
  core/be/mmu_cmd_v (net)                              21.9393              0.0000     4.1307 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1307 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.9393              0.0000     4.1307 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1825    0.0082 &   4.1390 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0973    0.1363     4.2753 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.9304              0.0000     4.2753 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2753 r
  core/be/be_mem/dcache/v_i (net)                      21.9304              0.0000     4.2753 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0973    0.0142 &   4.2895 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0876    0.1497 @   4.4392 f
  core/be/be_mem/dcache/n664 (net)              9      50.4456              0.0000     4.4392 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0883    0.0028 @   4.4420 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1953    0.0898     4.5318 r
  core/be/be_mem/dcache/n734 (net)             10      30.7811              0.0000     4.5318 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1953    0.0004 &   4.5323 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4176    0.2705     4.8028 f
  core/be/be_mem/dcache/n733 (net)             13      65.1314              0.0000     4.8028 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4176    0.0171 &   4.8198 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1223    0.0566     4.8764 r
  core/be/be_mem/dcache/n1037 (net)             1       3.9394              0.0000     4.8764 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1223    0.0000 &   4.8764 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1633    0.0960     4.9725 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.5464           0.0000     4.9725 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9725 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.5464              0.0000     4.9725 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9725 f
  core/be/data_mem_pkt_ready_o (net)                   10.5464              0.0000     4.9725 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9725 f
  core/data_mem_pkt_ready_o[1] (net)                   10.5464              0.0000     4.9725 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9725 f
  data_mem_pkt_ready_lo[1] (net)                       10.5464              0.0000     4.9725 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9725 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.5464              0.0000     4.9725 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1633    0.0001 &   4.9726 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1106    0.0708     5.0434 r
  uce_1__uce/n19 (net)                          2       5.2083              0.0000     5.0434 r
  uce_1__uce/U52/INP (INVX0)                                      0.1106    0.0000 &   5.0434 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0879    0.0640     5.1074 f
  uce_1__uce/n36 (net)                          4      10.9155              0.0000     5.1074 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0879    0.0000 &   5.1074 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0590    0.1019     5.2093 f
  uce_1__uce/cache_req_complete_o (net)         2       8.4907              0.0000     5.2093 f
  uce_1__uce/U72/INP (INVX0)                                      0.0590    0.0001 &   5.2094 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0653    0.0411     5.2505 r
  uce_1__uce/n106 (net)                         2       6.9617              0.0000     5.2505 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0653    0.0010 &   5.2516 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2637    0.2026 @   5.4541 f
  uce_1__uce/mem_resp_yumi_o (net)              3      94.1101              0.0000     5.4541 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4541 f
  mem_resp_yumi_lo[1] (net)                            94.1101              0.0000     5.4541 f
  U3128/IN2 (AO22X1)                                              0.2696    0.0374 @   5.4915 f
  U3128/Q (AO22X1)                                                0.0573    0.1171     5.6086 f
  io_resp_yumi_o (net)                          1       5.1100              0.0000     5.6086 f
  io_resp_yumi_o (out)                                            0.0573    0.0073 &   5.6159 f
  data arrival time                                                                    5.6159

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2841


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4529     0.4529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2188   0.0000   0.4529 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1765   0.2922 @   0.7451 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  62.1701   0.0000   0.7451 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7451 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   62.1701              0.0000     0.7451 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7451 f
  core/be/be_calculator/csr_cmd_o[76] (net)            62.1701              0.0000     0.7451 f
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7451 f
  core/be/csr_cmd[76] (net)                            62.1701              0.0000     0.7451 f
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7451 f
  core/be/be_mem/csr_cmd_i[76] (net)                   62.1701              0.0000     0.7451 f
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7451 f
  core/be/be_mem/csr/csr_cmd_i[76] (net)               62.1701              0.0000     0.7451 f
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1773    0.0083 @   0.7534 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1633    0.1015     0.8549 r
  core/be/be_mem/csr/n119 (net)                 1      12.2853              0.0000     0.8549 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1633    0.0288 &   0.8837 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.5854    0.3566     1.2403 f
  core/be/be_mem/csr/n1592 (net)               22      93.2817              0.0000     1.2403 f
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.5854    0.0580 &   1.2983 f
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.2754    0.1566     1.4549 r
  core/be/be_mem/csr/n1130 (net)                4      21.1533              0.0000     1.4549 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.2754    0.0092 &   1.4641 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1462    0.1047     1.5688 f
  core/be/be_mem/csr/n1825 (net)                3      11.3368              0.0000     1.5688 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1462    0.0052 &   1.5739 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0957    0.0526     1.6265 r
  core/be/be_mem/csr/n951 (net)                 2       5.7104              0.0000     1.6265 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0957    0.0000 &   1.6265 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0751    0.0520     1.6785 f
  core/be/be_mem/csr/n124 (net)                 1       3.9273              0.0000     1.6785 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0751    0.0021 &   1.6806 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1673    0.0876     1.7682 r
  core/be/be_mem/csr/n1286 (net)                4      16.5329              0.0000     1.7682 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1673    0.0002 &   1.7684 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0586    0.0342     1.8026 f
  core/be/be_mem/csr/n1295 (net)                1       2.8705              0.0000     1.8026 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0586    0.0000 &   1.8026 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0336    0.1023     1.9049 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.0207              0.0000     1.9049 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9049 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.0207              0.0000     1.9049 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0336    0.0000 &   1.9050 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0649    0.0360     1.9410 f
  core/be/be_mem/n8 (net)                       1       7.6140              0.0000     1.9410 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0649    0.0000 &   1.9410 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0835    0.0455     1.9866 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9552   0.0000   1.9866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9552              0.0000     1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9552              0.0000     1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9552             0.0000     1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9552   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0835   0.0002 &   1.9867 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0722   2.0589 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6649   0.0000   2.0589 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0000 &   2.0590 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0518   0.0741   2.1331 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.2899   0.0000   2.1331 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0518   0.0001 &   2.1332 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0465   0.0724   2.2056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9815   0.0000   2.2056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0465   0.0000 &   2.2056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9312   0.0000   2.2735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0500   0.0716   2.3451 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3442   0.0000   2.3451 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0500   0.0000 &   2.3452 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0458   0.0716   2.4168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7511   0.0000   2.4168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0458   0.0000 &   2.4168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.4827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8841   0.0000   2.4827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.4827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0704   2.5531 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8158   0.0000   2.5531 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5532 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0465   0.0716   2.6248 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9966   0.0000   2.6248 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0465   0.0000 &   2.6248 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0305   0.0611   2.6858 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.0806   0.0000   2.6858 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6858 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.0806      0.0000     2.6858 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0305    0.0000 &   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0334    0.0546     2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5580      0.0000     2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5580         0.0000     2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5580            0.0000     2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5580   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5580   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5580   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5580   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0334   0.0000 &   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0298   0.0532   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.1826   0.0000   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.1826   0.0000   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0298   0.0000 &   2.7938 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0547   2.8485 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9053   0.0000   2.8485 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8485 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.9053   0.0000   2.8485 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8485 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0400   0.0570   2.9056 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.6826   0.0000   2.9056 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9056 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.6826   0.0000   2.9056 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0400   0.0000 &   2.9056 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0549   0.0741   2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.3344   0.0000   2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.3344        0.0000     2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0549    0.0001 &   2.9798 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0312    0.0549     3.0347 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.4315        0.0000     3.0347 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0347 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.4315              0.0000     3.0347 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0347 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.4315              0.0000     3.0347 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0312    0.0000 &   3.0347 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0526     3.0873 f
  core/be/be_mem/csr/n1115 (net)                4      11.5922              0.0000     3.0873 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0873 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1164    0.0714     3.1587 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      11.0470              0.0000     3.1587 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1164    0.0001 &   3.1588 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1153    0.0645     3.2233 f
  core/be/be_mem/csr/n1202 (net)                3       7.3866              0.0000     3.2233 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1153    0.0000 &   3.2233 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4040    0.2684 @   3.4918 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     239.3543              0.0000     3.4918 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4918 f
  core/be/be_mem/trap_pkt_o[2] (net)                  239.3543              0.0000     3.4918 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4918 f
  core/be/n11 (net)                                   239.3543              0.0000     3.4918 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4918 f
  core/be/be_checker/trap_pkt_i[2] (net)              239.3543              0.0000     3.4918 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4918 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     239.3543              0.0000     3.4918 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4043    0.0012 @   3.4929 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1053    0.1433     3.6362 f
  core/be/be_checker/director/n145 (net)        4      32.4600              0.0000     3.6362 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1053    0.0005 &   3.6367 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1286    0.0686     3.7053 r
  core/be/be_checker/director/n4 (net)          5      17.2099              0.0000     3.7053 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1286    0.0001 &   3.7054 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1821    0.1807 @   3.8861 f
  core/be/be_checker/director/flush_o (net)     7      54.4089              0.0000     3.8861 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8861 f
  core/be/be_checker/flush_o (net)                     54.4089              0.0000     3.8861 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8861 f
  core/be/flush (net)                                  54.4089              0.0000     3.8861 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8861 f
  core/be/be_calculator/flush_i (net)                  54.4089              0.0000     3.8861 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1823    0.0179 @   3.9040 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1169    0.1317 @   4.0357 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  71.6262       0.0000     4.0357 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0357 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      71.6262              0.0000     4.0357 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1170    0.0039 @   4.0396 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1825    0.0744     4.1140 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.9393           0.0000     4.1140 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1140 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.9393              0.0000     4.1140 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1140 r
  core/be/mmu_cmd_v (net)                              21.9393              0.0000     4.1140 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1140 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.9393              0.0000     4.1140 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1825    0.0082 &   4.1222 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0973    0.1363     4.2585 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.9304              0.0000     4.2585 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2585 r
  core/be/be_mem/dcache/v_i (net)                      21.9304              0.0000     4.2585 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0973    0.0142 &   4.2728 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0876    0.1497 @   4.4225 f
  core/be/be_mem/dcache/n664 (net)              9      50.4456              0.0000     4.4225 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0883    0.0028 @   4.4253 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1953    0.0898     4.5151 r
  core/be/be_mem/dcache/n734 (net)             10      30.7811              0.0000     4.5151 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1953    0.0004 &   4.5155 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4176    0.2705     4.7860 f
  core/be/be_mem/dcache/n733 (net)             13      65.1314              0.0000     4.7860 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4176    0.0171 &   4.8031 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1223    0.0566     4.8597 r
  core/be/be_mem/dcache/n1037 (net)             1       3.9394              0.0000     4.8597 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1223    0.0000 &   4.8597 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1633    0.0960     4.9557 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.5464           0.0000     4.9557 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9557 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.5464              0.0000     4.9557 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9557 f
  core/be/data_mem_pkt_ready_o (net)                   10.5464              0.0000     4.9557 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9557 f
  core/data_mem_pkt_ready_o[1] (net)                   10.5464              0.0000     4.9557 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9557 f
  data_mem_pkt_ready_lo[1] (net)                       10.5464              0.0000     4.9557 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9557 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.5464              0.0000     4.9557 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1633    0.0001 &   4.9558 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1106    0.0708     5.0266 r
  uce_1__uce/n19 (net)                          2       5.2083              0.0000     5.0266 r
  uce_1__uce/U52/INP (INVX0)                                      0.1106    0.0000 &   5.0266 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0879    0.0640     5.0906 f
  uce_1__uce/n36 (net)                          4      10.9155              0.0000     5.0906 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0879    0.0000 &   5.0907 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0590    0.1019     5.1926 f
  uce_1__uce/cache_req_complete_o (net)         2       8.4907              0.0000     5.1926 f
  uce_1__uce/U72/INP (INVX0)                                      0.0590    0.0001 &   5.1927 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0653    0.0411     5.2338 r
  uce_1__uce/n106 (net)                         2       6.9617              0.0000     5.2338 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0653    0.0010 &   5.2348 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2637    0.2026 @   5.4374 f
  uce_1__uce/mem_resp_yumi_o (net)              3      94.1101              0.0000     5.4374 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4374 f
  mem_resp_yumi_lo[1] (net)                            94.1101              0.0000     5.4374 f
  U3127/IN4 (OA221X1)                                             0.2696    0.0374 @   5.4748 f
  U3127/Q (OA221X1)                                               0.0564    0.1182     5.5930 f
  mem_resp_yumi_o (net)                         1       3.8837              0.0000     5.5930 f
  mem_resp_yumi_o (out)                                           0.0564    0.0214 &   5.6143 f
  data arrival time                                                                    5.6143

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2857


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4529     0.4529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2188   0.0000   0.4529 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.2099   0.2734 @   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  62.4898   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   62.4898              0.0000     0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (net)            62.4898              0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7263 r
  core/be/csr_cmd[76] (net)                            62.4898              0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (net)                   62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.2106    0.0095 @   0.7358 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1677    0.1123     0.8480 f
  core/be/be_mem/csr/n119 (net)                 1      12.2150              0.0000     0.8480 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1677    0.0270 &   0.8750 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7766    0.3754     1.2504 r
  core/be/be_mem/csr/n1592 (net)               22      94.0031              0.0000     1.2504 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7766    0.0843 &   1.3347 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3001    0.1752     1.5099 f
  core/be/be_mem/csr/n1130 (net)                4      20.7949              0.0000     1.5099 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3001    0.0101 &   1.5199 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1826    0.1012     1.6212 r
  core/be/be_mem/csr/n1825 (net)                3      11.4708              0.0000     1.6212 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1826    0.0072 &   1.6284 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1016    0.0758     1.7042 f
  core/be/be_mem/csr/n951 (net)                 2       5.6381              0.0000     1.7042 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1016    0.0000 &   1.7042 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0801    0.0506     1.7547 r
  core/be/be_mem/csr/n124 (net)                 1       3.9976              0.0000     1.7547 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0801    0.0025 &   1.7572 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1305    0.0917     1.8490 f
  core/be/be_mem/csr/n1286 (net)                4      16.2276              0.0000     1.8490 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1305    0.0002 &   1.8492 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0651    0.0413     1.8905 r
  core/be/be_mem/csr/n1295 (net)                1       2.8949              0.0000     1.8905 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0651    0.0000 &   1.8905 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0303    0.1021     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.9702              0.0000     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9926 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.9702              0.0000     1.9926 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0303    0.0000 &   1.9927 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0775    0.0330     2.0257 r
  core/be/be_mem/n8 (net)                       1       7.6658              0.0000     2.0257 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0775    0.0000 &   2.0257 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0729    0.0496     2.0754 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5435             0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0729   0.0002 &   2.0756 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0698   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4339   0.0000   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1454 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0468   0.0675   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1031   0.0000   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0468   0.0001 &   2.2130 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0654   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7947   0.0000   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2785 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8036   0.0000   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0445   0.0666   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.1132   0.0000   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0445   0.0000 &   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0407   0.0648   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5643   0.0000   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0407   0.0000 &   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0595   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7565   0.0000   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0430   0.0656   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5848   0.0000   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0430   0.0000 &   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0413   0.0651   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8098   0.0000   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.8098      0.0000     2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0413    0.0000 &   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0544    0.0337     2.6955 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.8634         0.0000     2.6955 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0544    0.0000 &   2.6955 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0334    0.0595     2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5580      0.0000     2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5580         0.0000     2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5580            0.0000     2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5580   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5580   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5580   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5580   0.0000   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0334   0.0000 &   2.7550 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0298   0.0532   2.8083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.1826   0.0000   2.8083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.1826   0.0000   2.8083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0298   0.0000 &   2.8083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0547   2.8630 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9053   0.0000   2.8630 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8630 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.9053   0.0000   2.8630 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8631 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0400   0.0570   2.9201 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.6826   0.0000   2.9201 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9201 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.6826   0.0000   2.9201 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0400   0.0000 &   2.9201 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0549   0.0741   2.9942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.3344   0.0000   2.9942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9942 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.3344        0.0000     2.9942 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0549    0.0001 &   2.9943 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0312    0.0549     3.0492 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.4315        0.0000     3.0492 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0492 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.4315              0.0000     3.0492 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0492 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.4315              0.0000     3.0492 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0312    0.0000 &   3.0492 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0526     3.1018 f
  core/be/be_mem/csr/n1115 (net)                4      11.5922              0.0000     3.1018 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.1018 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1164    0.0714     3.1732 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      11.0470              0.0000     3.1732 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1164    0.0001 &   3.1733 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1153    0.0645     3.2378 f
  core/be/be_mem/csr/n1202 (net)                3       7.3866              0.0000     3.2378 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1153    0.0000 &   3.2378 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4040    0.2684 @   3.5063 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     239.3543              0.0000     3.5063 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5063 f
  core/be/be_mem/trap_pkt_o[2] (net)                  239.3543              0.0000     3.5063 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5063 f
  core/be/n11 (net)                                   239.3543              0.0000     3.5063 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5063 f
  core/be/be_checker/trap_pkt_i[2] (net)              239.3543              0.0000     3.5063 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5063 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     239.3543              0.0000     3.5063 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4043    0.0012 @   3.5074 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1053    0.1433     3.6507 f
  core/be/be_checker/director/n145 (net)        4      32.4600              0.0000     3.6507 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1053    0.0005 &   3.6512 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1286    0.0686     3.7198 r
  core/be/be_checker/director/n4 (net)          5      17.2099              0.0000     3.7198 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1286    0.0001 &   3.7199 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1821    0.1807 @   3.9006 f
  core/be/be_checker/director/flush_o (net)     7      54.4089              0.0000     3.9006 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9006 f
  core/be/be_checker/flush_o (net)                     54.4089              0.0000     3.9006 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9006 f
  core/be/flush (net)                                  54.4089              0.0000     3.9006 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9006 f
  core/be/be_calculator/flush_i (net)                  54.4089              0.0000     3.9006 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1823    0.0179 @   3.9185 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1169    0.1317 @   4.0502 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  71.6262       0.0000     4.0502 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0502 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      71.6262              0.0000     4.0502 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1170    0.0039 @   4.0541 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1825    0.0744     4.1285 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.9393           0.0000     4.1285 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1285 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.9393              0.0000     4.1285 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1285 r
  core/be/mmu_cmd_v (net)                              21.9393              0.0000     4.1285 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1285 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.9393              0.0000     4.1285 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1825    0.0082 &   4.1367 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0973    0.1363     4.2730 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.9304              0.0000     4.2730 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2730 r
  core/be/be_mem/dcache/v_i (net)                      21.9304              0.0000     4.2730 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0973    0.0142 &   4.2873 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0876    0.1497 @   4.4370 f
  core/be/be_mem/dcache/n664 (net)              9      50.4456              0.0000     4.4370 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0883    0.0028 @   4.4398 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1953    0.0898     4.5296 r
  core/be/be_mem/dcache/n734 (net)             10      30.7811              0.0000     4.5296 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1953    0.0004 &   4.5300 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4176    0.2705     4.8005 f
  core/be/be_mem/dcache/n733 (net)             13      65.1314              0.0000     4.8005 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4176    0.0171 &   4.8176 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1223    0.0566     4.8742 r
  core/be/be_mem/dcache/n1037 (net)             1       3.9394              0.0000     4.8742 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1223    0.0000 &   4.8742 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1633    0.0960     4.9702 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.5464           0.0000     4.9702 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9702 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.5464              0.0000     4.9702 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9702 f
  core/be/data_mem_pkt_ready_o (net)                   10.5464              0.0000     4.9702 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9702 f
  core/data_mem_pkt_ready_o[1] (net)                   10.5464              0.0000     4.9702 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9702 f
  data_mem_pkt_ready_lo[1] (net)                       10.5464              0.0000     4.9702 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9702 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.5464              0.0000     4.9702 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1633    0.0001 &   4.9704 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1106    0.0708     5.0412 r
  uce_1__uce/n19 (net)                          2       5.2083              0.0000     5.0412 r
  uce_1__uce/U52/INP (INVX0)                                      0.1106    0.0000 &   5.0412 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0879    0.0640     5.1052 f
  uce_1__uce/n36 (net)                          4      10.9155              0.0000     5.1052 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0879    0.0000 &   5.1052 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0590    0.1019     5.2071 f
  uce_1__uce/cache_req_complete_o (net)         2       8.4907              0.0000     5.2071 f
  uce_1__uce/U72/INP (INVX0)                                      0.0590    0.0001 &   5.2072 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0653    0.0411     5.2483 r
  uce_1__uce/n106 (net)                         2       6.9617              0.0000     5.2483 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0653    0.0010 &   5.2494 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2637    0.2026 @   5.4519 f
  uce_1__uce/mem_resp_yumi_o (net)              3      94.1101              0.0000     5.4519 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4519 f
  mem_resp_yumi_lo[1] (net)                            94.1101              0.0000     5.4519 f
  U3128/IN2 (AO22X1)                                              0.2696    0.0374 @   5.4893 f
  U3128/Q (AO22X1)                                                0.0573    0.1171     5.6064 f
  io_resp_yumi_o (net)                          1       5.1100              0.0000     5.6064 f
  io_resp_yumi_o (out)                                            0.0573    0.0073 &   5.6136 f
  data arrival time                                                                    5.6136

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2864


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4530     0.4530
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.2188   0.0000   0.4530 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1850   0.2630 @   0.7160 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  54.5105   0.0000   0.7160 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7160 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   54.5105              0.0000     0.7160 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.7160 r
  core/be/be_calculator/csr_cmd_o[77] (net)            54.5105              0.0000     0.7160 r
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.7160 r
  core/be/csr_cmd[77] (net)                            54.5105              0.0000     0.7160 r
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.7160 r
  core/be/be_mem/csr_cmd_i[77] (net)                   54.5105              0.0000     0.7160 r
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.7160 r
  core/be/be_mem/csr/csr_cmd_i[77] (net)               54.5105              0.0000     0.7160 r
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1857    0.0182 @   0.7342 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1677    0.0962     0.8304 f
  core/be/be_mem/csr/n119 (net)                 1      12.2150              0.0000     0.8304 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1677    0.0270 &   0.8574 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7766    0.3754     1.2328 r
  core/be/be_mem/csr/n1592 (net)               22      94.0031              0.0000     1.2328 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7766    0.0843 &   1.3171 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3001    0.1752     1.4922 f
  core/be/be_mem/csr/n1130 (net)                4      20.7949              0.0000     1.4922 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3001    0.0101 &   1.5023 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1826    0.1012     1.6035 r
  core/be/be_mem/csr/n1825 (net)                3      11.4708              0.0000     1.6035 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1826    0.0072 &   1.6107 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1016    0.0758     1.6865 f
  core/be/be_mem/csr/n951 (net)                 2       5.6381              0.0000     1.6865 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1016    0.0000 &   1.6865 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0801    0.0506     1.7371 r
  core/be/be_mem/csr/n124 (net)                 1       3.9976              0.0000     1.7371 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0801    0.0025 &   1.7396 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1305    0.0917     1.8313 f
  core/be/be_mem/csr/n1286 (net)                4      16.2276              0.0000     1.8313 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1305    0.0002 &   1.8315 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0651    0.0413     1.8729 r
  core/be/be_mem/csr/n1295 (net)                1       2.8949              0.0000     1.8729 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0651    0.0000 &   1.8729 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0303    0.1021     1.9750 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.9702              0.0000     1.9750 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9750 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.9702              0.0000     1.9750 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0303    0.0000 &   1.9750 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0775    0.0330     2.0080 r
  core/be/be_mem/n8 (net)                       1       7.6658              0.0000     2.0080 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0775    0.0000 &   2.0081 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0729    0.0496     2.0577 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5435   0.0000   2.0577 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0577 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5435              0.0000     2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5435              0.0000     2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5435             0.0000     2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5435   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0729   0.0002 &   2.0579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0698   2.1277 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4339   0.0000   2.1277 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1277 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0468   0.0675   2.1952 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1031   0.0000   2.1952 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0468   0.0001 &   2.1953 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0654   2.2608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7947   0.0000   2.2608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3224 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8036   0.0000   2.3224 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3224 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0445   0.0666   2.3889 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.1132   0.0000   2.3889 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0445   0.0000 &   2.3890 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0407   0.0648   2.4538 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5643   0.0000   2.4538 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0407   0.0000 &   2.4539 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0595   2.5133 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7565   0.0000   2.5133 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5133 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0430   0.0656   2.5789 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5848   0.0000   2.5789 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0430   0.0000 &   2.5790 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0413   0.0651   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8098   0.0000   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0413   0.0000 &   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0263   0.0524   2.6965 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7148   0.0000   2.6965 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6965 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7148      0.0000     2.6965 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0263    0.0000 &   2.6965 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0585    0.0317     2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4706      0.0000     2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4706         0.0000     2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4706            0.0000     2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4706   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4706   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4706   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4706   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0264   0.0566   2.7848 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0211   0.0000   2.7848 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7848 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0211   0.0000   2.7848 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0264   0.0000 &   2.7849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0627   2.8476 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9053   0.0000   2.8476 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8476 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.9053   0.0000   2.8476 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8476 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0400   0.0570   2.9047 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.6826   0.0000   2.9047 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9047 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.6826   0.0000   2.9047 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0400   0.0000 &   2.9047 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0549   0.0741   2.9787 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.3344   0.0000   2.9787 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9787 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.3344        0.0000     2.9787 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0549    0.0001 &   2.9789 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0312    0.0549     3.0338 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.4315        0.0000     3.0338 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0338 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.4315              0.0000     3.0338 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0338 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.4315              0.0000     3.0338 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0312    0.0000 &   3.0338 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0526     3.0864 f
  core/be/be_mem/csr/n1115 (net)                4      11.5922              0.0000     3.0864 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0864 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1164    0.0714     3.1578 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      11.0470              0.0000     3.1578 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1164    0.0001 &   3.1579 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1153    0.0645     3.2224 f
  core/be/be_mem/csr/n1202 (net)                3       7.3866              0.0000     3.2224 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1153    0.0000 &   3.2224 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4040    0.2684 @   3.4909 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     239.3543              0.0000     3.4909 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4909 f
  core/be/be_mem/trap_pkt_o[2] (net)                  239.3543              0.0000     3.4909 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4909 f
  core/be/n11 (net)                                   239.3543              0.0000     3.4909 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4909 f
  core/be/be_checker/trap_pkt_i[2] (net)              239.3543              0.0000     3.4909 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4909 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     239.3543              0.0000     3.4909 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4043    0.0012 @   3.4920 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1053    0.1433     3.6353 f
  core/be/be_checker/director/n145 (net)        4      32.4600              0.0000     3.6353 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1053    0.0005 &   3.6358 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1286    0.0686     3.7044 r
  core/be/be_checker/director/n4 (net)          5      17.2099              0.0000     3.7044 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1286    0.0001 &   3.7045 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1821    0.1807 @   3.8852 f
  core/be/be_checker/director/flush_o (net)     7      54.4089              0.0000     3.8852 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8852 f
  core/be/be_checker/flush_o (net)                     54.4089              0.0000     3.8852 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8852 f
  core/be/flush (net)                                  54.4089              0.0000     3.8852 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8852 f
  core/be/be_calculator/flush_i (net)                  54.4089              0.0000     3.8852 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1823    0.0179 @   3.9031 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1169    0.1317 @   4.0348 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  71.6262       0.0000     4.0348 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0348 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      71.6262              0.0000     4.0348 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1170    0.0039 @   4.0387 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1825    0.0744     4.1131 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.9393           0.0000     4.1131 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1131 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.9393              0.0000     4.1131 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1131 r
  core/be/mmu_cmd_v (net)                              21.9393              0.0000     4.1131 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1131 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.9393              0.0000     4.1131 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1825    0.0082 &   4.1213 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0973    0.1363     4.2576 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.9304              0.0000     4.2576 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2576 r
  core/be/be_mem/dcache/v_i (net)                      21.9304              0.0000     4.2576 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0973    0.0142 &   4.2719 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0876    0.1497 @   4.4215 f
  core/be/be_mem/dcache/n664 (net)              9      50.4456              0.0000     4.4215 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0883    0.0028 @   4.4244 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1953    0.0898     4.5142 r
  core/be/be_mem/dcache/n734 (net)             10      30.7811              0.0000     4.5142 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1953    0.0004 &   4.5146 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4176    0.2705     4.7851 f
  core/be/be_mem/dcache/n733 (net)             13      65.1314              0.0000     4.7851 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4176    0.0171 &   4.8022 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1223    0.0566     4.8588 r
  core/be/be_mem/dcache/n1037 (net)             1       3.9394              0.0000     4.8588 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1223    0.0000 &   4.8588 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1633    0.0960     4.9548 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.5464           0.0000     4.9548 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9548 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.5464              0.0000     4.9548 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9548 f
  core/be/data_mem_pkt_ready_o (net)                   10.5464              0.0000     4.9548 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9548 f
  core/data_mem_pkt_ready_o[1] (net)                   10.5464              0.0000     4.9548 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9548 f
  data_mem_pkt_ready_lo[1] (net)                       10.5464              0.0000     4.9548 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9548 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.5464              0.0000     4.9548 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1633    0.0001 &   4.9549 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1106    0.0708     5.0257 r
  uce_1__uce/n19 (net)                          2       5.2083              0.0000     5.0257 r
  uce_1__uce/U52/INP (INVX0)                                      0.1106    0.0000 &   5.0257 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0879    0.0640     5.0897 f
  uce_1__uce/n36 (net)                          4      10.9155              0.0000     5.0897 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0879    0.0000 &   5.0898 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0590    0.1019     5.1917 f
  uce_1__uce/cache_req_complete_o (net)         2       8.4907              0.0000     5.1917 f
  uce_1__uce/U72/INP (INVX0)                                      0.0590    0.0001 &   5.1917 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0653    0.0411     5.2329 r
  uce_1__uce/n106 (net)                         2       6.9617              0.0000     5.2329 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0653    0.0010 &   5.2339 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2637    0.2026 @   5.4365 f
  uce_1__uce/mem_resp_yumi_o (net)              3      94.1101              0.0000     5.4365 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4365 f
  mem_resp_yumi_lo[1] (net)                            94.1101              0.0000     5.4365 f
  U3127/IN4 (OA221X1)                                             0.2696    0.0374 @   5.4739 f
  U3127/Q (OA221X1)                                               0.0564    0.1182     5.5921 f
  mem_resp_yumi_o (net)                         1       3.8837              0.0000     5.5921 f
  mem_resp_yumi_o (out)                                           0.0564    0.0214 &   5.6134 f
  data arrival time                                                                    5.6134

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2866


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4529     0.4529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2188   0.0000   0.4529 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.2099   0.2734 @   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  62.4898   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   62.4898              0.0000     0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (net)            62.4898              0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7263 r
  core/be/csr_cmd[76] (net)                            62.4898              0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (net)                   62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.2106    0.0095 @   0.7358 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1677    0.1123     0.8480 f
  core/be/be_mem/csr/n119 (net)                 1      12.2150              0.0000     0.8480 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1677    0.0270 &   0.8750 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7766    0.3754     1.2504 r
  core/be/be_mem/csr/n1592 (net)               22      94.0031              0.0000     1.2504 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7766    0.0843 &   1.3347 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3001    0.1752     1.5099 f
  core/be/be_mem/csr/n1130 (net)                4      20.7949              0.0000     1.5099 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3001    0.0101 &   1.5199 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1826    0.1012     1.6212 r
  core/be/be_mem/csr/n1825 (net)                3      11.4708              0.0000     1.6212 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1826    0.0072 &   1.6284 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1016    0.0758     1.7042 f
  core/be/be_mem/csr/n951 (net)                 2       5.6381              0.0000     1.7042 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1016    0.0000 &   1.7042 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0801    0.0506     1.7547 r
  core/be/be_mem/csr/n124 (net)                 1       3.9976              0.0000     1.7547 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0801    0.0025 &   1.7572 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1305    0.0917     1.8490 f
  core/be/be_mem/csr/n1286 (net)                4      16.2276              0.0000     1.8490 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1305    0.0002 &   1.8492 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0651    0.0413     1.8905 r
  core/be/be_mem/csr/n1295 (net)                1       2.8949              0.0000     1.8905 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0651    0.0000 &   1.8905 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0303    0.1021     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.9702              0.0000     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9926 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.9702              0.0000     1.9926 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0303    0.0000 &   1.9927 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0775    0.0330     2.0257 r
  core/be/be_mem/n8 (net)                       1       7.6658              0.0000     2.0257 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0775    0.0000 &   2.0257 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0729    0.0496     2.0754 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5435             0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0729   0.0002 &   2.0756 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0698   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4339   0.0000   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1454 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0468   0.0675   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1031   0.0000   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0468   0.0001 &   2.2130 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0654   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7947   0.0000   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2785 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8036   0.0000   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0445   0.0666   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.1132   0.0000   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0445   0.0000 &   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0407   0.0648   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5643   0.0000   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0407   0.0000 &   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0595   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7565   0.0000   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0430   0.0656   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5848   0.0000   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0430   0.0000 &   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0413   0.0651   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8098   0.0000   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0413   0.0000 &   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0263   0.0524   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7148   0.0000   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7148      0.0000     2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0263    0.0000 &   2.7142 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0350    0.0224     2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.1081         0.0000     2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0350    0.0000 &   2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0478    0.0379     2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1124      0.0000     2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1124         0.0000     2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1124            0.0000     2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1124   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1124   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1124   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1124   0.0000   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0478   0.0000 &   2.7745 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0272   0.0544   2.8289 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.1728   0.0000   2.8289 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.8289 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.1728   0.0000   2.8289 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0272   0.0000 &   2.8289 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0291   0.0506   2.8796 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0253   0.0000   2.8796 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8796 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0253   0.0000   2.8796 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0291   0.0000 &   2.8796 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0355   0.0596   2.9392 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.4850   0.0000   2.9392 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9392 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.4850   0.0000   2.9392 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0355   0.0000 &   2.9392 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0490   0.0740   3.0133 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.9251   0.0000   3.0133 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0133 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.9251        0.0000     3.0133 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0490    0.0001 &   3.0134 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0283    0.0535     3.0669 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.3675        0.0000     3.0669 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0669 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.3675              0.0000     3.0669 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0669 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.3675              0.0000     3.0669 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0283    0.0000 &   3.0669 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2073    0.0521     3.1190 r
  core/be/be_mem/csr/n1115 (net)                4      11.7959              0.0000     3.1190 r
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.2073    0.0000 &   3.1191 r
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1135    0.0779     3.1970 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8499              0.0000     3.1970 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1135    0.0001 &   3.1970 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1111    0.0622     3.2592 r
  core/be/be_mem/csr/n1202 (net)                3       7.4532              0.0000     3.2592 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1111    0.0000 &   3.2593 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3932    0.2444 @   3.5037 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     242.6531              0.0000     3.5037 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.5037 r
  core/be/be_mem/trap_pkt_o[2] (net)                  242.6531              0.0000     3.5037 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.5037 r
  core/be/n11 (net)                                   242.6531              0.0000     3.5037 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.5037 r
  core/be/be_checker/trap_pkt_i[2] (net)              242.6531              0.0000     3.5037 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.5037 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     242.6531              0.0000     3.5037 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.3936    0.0012 @   3.5049 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1257    0.1594     3.6643 r
  core/be/be_checker/director/n145 (net)        4      32.7571              0.0000     3.6643 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1257    0.0005 &   3.6648 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1264    0.0759     3.7407 f
  core/be/be_checker/director/n4 (net)          5      16.9742              0.0000     3.7407 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1264    0.0001 &   3.7408 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1787    0.1755 @   3.9163 r
  core/be/be_checker/director/flush_o (net)     7      55.0916              0.0000     3.9163 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9163 r
  core/be/be_checker/flush_o (net)                     55.0916              0.0000     3.9163 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9163 r
  core/be/flush (net)                                  55.0916              0.0000     3.9163 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9163 r
  core/be/be_calculator/flush_i (net)                  55.0916              0.0000     3.9163 r
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1790    0.0174 @   3.9337 r
  core/be/be_calculator/U23/Q (OR2X2)                             0.1305    0.1377 @   4.0715 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.0378       0.0000     4.0715 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0715 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.0378              0.0000     4.0715 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1306    0.0043 @   4.0757 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1632    0.0751     4.1508 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7281           0.0000     4.1508 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1508 f
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7281              0.0000     4.1508 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1508 f
  core/be/mmu_cmd_v (net)                              21.7281              0.0000     4.1508 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1508 f
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7281              0.0000     4.1508 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1632    0.0067 &   4.1575 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0926    0.1245     4.2820 f
  core/be/be_mem/dcache_pkt_v (net)             2      21.8557              0.0000     4.2820 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2820 f
  core/be/be_mem/dcache/v_i (net)                      21.8557              0.0000     4.2820 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0926    0.0127 &   4.2947 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0979    0.1472 @   4.4419 r
  core/be/be_mem/dcache/n664 (net)              9      50.9502              0.0000     4.4419 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0985    0.0030 @   4.4450 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1343    0.0822     4.5272 f
  core/be/be_mem/dcache/n734 (net)             10      30.5704              0.0000     4.5272 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1343    0.0004 &   4.5276 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.5488    0.2762     4.8038 r
  core/be/be_mem/dcache/n733 (net)             13      65.3872              0.0000     4.8038 r
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.5488    0.0233 &   4.8271 r
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1473    0.0657     4.8928 f
  core/be/be_mem/dcache/n1037 (net)             1       3.8369              0.0000     4.8928 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1473    0.0000 &   4.8928 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1639    0.0879     4.9807 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.7392           0.0000     4.9807 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9807 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.7392              0.0000     4.9807 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9807 r
  core/be/data_mem_pkt_ready_o (net)                   10.7392              0.0000     4.9807 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9807 r
  core/data_mem_pkt_ready_o[1] (net)                   10.7392              0.0000     4.9807 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9807 r
  data_mem_pkt_ready_lo[1] (net)                       10.7392              0.0000     4.9807 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9807 r
  uce_1__uce/data_mem_pkt_ready_i (net)                10.7392              0.0000     4.9807 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1639    0.0001 &   4.9808 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1007    0.0603     5.0411 f
  uce_1__uce/n19 (net)                          2       5.1254              0.0000     5.0411 f
  uce_1__uce/U52/INP (INVX0)                                      0.1007    0.0000 &   5.0411 f
  uce_1__uce/U52/ZN (INVX0)                                       0.0991    0.0614     5.1025 r
  uce_1__uce/n36 (net)                          4      11.0257              0.0000     5.1025 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0991    0.0000 &   5.1026 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0631    0.0870     5.1895 r
  uce_1__uce/cache_req_complete_o (net)         2       8.6191              0.0000     5.1895 r
  uce_1__uce/U72/INP (INVX0)                                      0.0631    0.0001 &   5.1896 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0560    0.0427     5.2323 f
  uce_1__uce/n106 (net)                         2       6.9002              0.0000     5.2323 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0560    0.0009 &   5.2332 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3095    0.2104 @   5.4435 r
  uce_1__uce/mem_resp_yumi_o (net)              3      94.2164              0.0000     5.4435 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4435 r
  mem_resp_yumi_lo[1] (net)                            94.2164              0.0000     5.4435 r
  U3128/IN2 (AO22X1)                                              0.3144    0.0399 @   5.4834 r
  U3128/Q (AO22X1)                                                0.0559    0.1219     5.6053 r
  io_resp_yumi_o (net)                          1       5.1100              0.0000     5.6053 r
  io_resp_yumi_o (out)                                            0.0559    0.0071 &   5.6125 r
  data arrival time                                                                    5.6125

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2875


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4530     0.4530
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.2188   0.0000   0.4530 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1850   0.2630 @   0.7160 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  54.5105   0.0000   0.7160 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7160 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   54.5105              0.0000     0.7160 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.7160 r
  core/be/be_calculator/csr_cmd_o[77] (net)            54.5105              0.0000     0.7160 r
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.7160 r
  core/be/csr_cmd[77] (net)                            54.5105              0.0000     0.7160 r
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.7160 r
  core/be/be_mem/csr_cmd_i[77] (net)                   54.5105              0.0000     0.7160 r
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.7160 r
  core/be/be_mem/csr/csr_cmd_i[77] (net)               54.5105              0.0000     0.7160 r
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1857    0.0182 @   0.7342 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1677    0.0962     0.8304 f
  core/be/be_mem/csr/n119 (net)                 1      12.2150              0.0000     0.8304 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1677    0.0270 &   0.8574 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7766    0.3754     1.2328 r
  core/be/be_mem/csr/n1592 (net)               22      94.0031              0.0000     1.2328 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7766    0.0843 &   1.3171 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3001    0.1752     1.4922 f
  core/be/be_mem/csr/n1130 (net)                4      20.7949              0.0000     1.4922 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3001    0.0101 &   1.5023 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1826    0.1012     1.6035 r
  core/be/be_mem/csr/n1825 (net)                3      11.4708              0.0000     1.6035 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1826    0.0072 &   1.6107 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1016    0.0758     1.6865 f
  core/be/be_mem/csr/n951 (net)                 2       5.6381              0.0000     1.6865 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1016    0.0000 &   1.6865 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0801    0.0506     1.7371 r
  core/be/be_mem/csr/n124 (net)                 1       3.9976              0.0000     1.7371 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0801    0.0025 &   1.7396 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1305    0.0917     1.8313 f
  core/be/be_mem/csr/n1286 (net)                4      16.2276              0.0000     1.8313 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1305    0.0002 &   1.8315 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0651    0.0413     1.8729 r
  core/be/be_mem/csr/n1295 (net)                1       2.8949              0.0000     1.8729 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0651    0.0000 &   1.8729 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0303    0.1021     1.9750 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.9702              0.0000     1.9750 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9750 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.9702              0.0000     1.9750 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0303    0.0000 &   1.9750 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0775    0.0330     2.0080 r
  core/be/be_mem/n8 (net)                       1       7.6658              0.0000     2.0080 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0775    0.0000 &   2.0081 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0729    0.0496     2.0577 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5435   0.0000   2.0577 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0577 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5435              0.0000     2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5435              0.0000     2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5435             0.0000     2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5435   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0729   0.0002 &   2.0579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0698   2.1277 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4339   0.0000   2.1277 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1277 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0468   0.0675   2.1952 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1031   0.0000   2.1952 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0468   0.0001 &   2.1953 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0654   2.2608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7947   0.0000   2.2608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3224 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8036   0.0000   2.3224 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3224 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0445   0.0666   2.3889 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.1132   0.0000   2.3889 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0445   0.0000 &   2.3890 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0407   0.0648   2.4538 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5643   0.0000   2.4538 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0407   0.0000 &   2.4539 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0595   2.5133 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7565   0.0000   2.5133 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5133 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0430   0.0656   2.5789 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5848   0.0000   2.5789 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0430   0.0000 &   2.5790 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0413   0.0651   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8098   0.0000   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.8098      0.0000     2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0413    0.0000 &   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0544    0.0337     2.6778 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.8634         0.0000     2.6778 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0544    0.0000 &   2.6779 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0334    0.0595     2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5580      0.0000     2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5580         0.0000     2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5580            0.0000     2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5580   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5580   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5580   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5580   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0334   0.0000 &   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0298   0.0532   2.7906 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.1826   0.0000   2.7906 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7906 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.1826   0.0000   2.7906 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0298   0.0000 &   2.7906 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0547   2.8454 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9053   0.0000   2.8454 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8454 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.9053   0.0000   2.8454 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8454 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0400   0.0570   2.9024 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.6826   0.0000   2.9024 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9024 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.6826   0.0000   2.9024 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0400   0.0000 &   2.9025 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0549   0.0741   2.9765 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.3344   0.0000   2.9765 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9765 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.3344        0.0000     2.9765 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0549    0.0001 &   2.9767 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0312    0.0549     3.0316 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.4315        0.0000     3.0316 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0316 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.4315              0.0000     3.0316 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0316 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.4315              0.0000     3.0316 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0312    0.0000 &   3.0316 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0526     3.0841 f
  core/be/be_mem/csr/n1115 (net)                4      11.5922              0.0000     3.0841 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0842 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1164    0.0714     3.1556 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      11.0470              0.0000     3.1556 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1164    0.0001 &   3.1557 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1153    0.0645     3.2201 f
  core/be/be_mem/csr/n1202 (net)                3       7.3866              0.0000     3.2201 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1153    0.0000 &   3.2202 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4040    0.2684 @   3.4886 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     239.3543              0.0000     3.4886 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4886 f
  core/be/be_mem/trap_pkt_o[2] (net)                  239.3543              0.0000     3.4886 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4886 f
  core/be/n11 (net)                                   239.3543              0.0000     3.4886 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4886 f
  core/be/be_checker/trap_pkt_i[2] (net)              239.3543              0.0000     3.4886 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4886 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     239.3543              0.0000     3.4886 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4043    0.0012 @   3.4898 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1053    0.1433     3.6331 f
  core/be/be_checker/director/n145 (net)        4      32.4600              0.0000     3.6331 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1053    0.0005 &   3.6336 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1286    0.0686     3.7022 r
  core/be/be_checker/director/n4 (net)          5      17.2099              0.0000     3.7022 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1286    0.0001 &   3.7022 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1821    0.1807 @   3.8830 f
  core/be/be_checker/director/flush_o (net)     7      54.4089              0.0000     3.8830 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8830 f
  core/be/be_checker/flush_o (net)                     54.4089              0.0000     3.8830 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8830 f
  core/be/flush (net)                                  54.4089              0.0000     3.8830 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8830 f
  core/be/be_calculator/flush_i (net)                  54.4089              0.0000     3.8830 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1823    0.0179 @   3.9009 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1169    0.1317 @   4.0326 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  71.6262       0.0000     4.0326 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0326 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      71.6262              0.0000     4.0326 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1170    0.0039 @   4.0365 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1825    0.0744     4.1109 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.9393           0.0000     4.1109 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1109 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.9393              0.0000     4.1109 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1109 r
  core/be/mmu_cmd_v (net)                              21.9393              0.0000     4.1109 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1109 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.9393              0.0000     4.1109 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1825    0.0082 &   4.1191 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0973    0.1363     4.2554 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.9304              0.0000     4.2554 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2554 r
  core/be/be_mem/dcache/v_i (net)                      21.9304              0.0000     4.2554 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0973    0.0142 &   4.2696 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0876    0.1497 @   4.4193 f
  core/be/be_mem/dcache/n664 (net)              9      50.4456              0.0000     4.4193 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0883    0.0028 @   4.4221 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1953    0.0898     4.5119 r
  core/be/be_mem/dcache/n734 (net)             10      30.7811              0.0000     4.5119 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1953    0.0004 &   4.5124 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4176    0.2705     4.7829 f
  core/be/be_mem/dcache/n733 (net)             13      65.1314              0.0000     4.7829 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4176    0.0171 &   4.8000 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1223    0.0566     4.8565 r
  core/be/be_mem/dcache/n1037 (net)             1       3.9394              0.0000     4.8565 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1223    0.0000 &   4.8566 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1633    0.0960     4.9526 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.5464           0.0000     4.9526 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9526 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.5464              0.0000     4.9526 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9526 f
  core/be/data_mem_pkt_ready_o (net)                   10.5464              0.0000     4.9526 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9526 f
  core/data_mem_pkt_ready_o[1] (net)                   10.5464              0.0000     4.9526 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9526 f
  data_mem_pkt_ready_lo[1] (net)                       10.5464              0.0000     4.9526 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9526 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.5464              0.0000     4.9526 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1633    0.0001 &   4.9527 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1106    0.0708     5.0235 r
  uce_1__uce/n19 (net)                          2       5.2083              0.0000     5.0235 r
  uce_1__uce/U52/INP (INVX0)                                      0.1106    0.0000 &   5.0235 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0879    0.0640     5.0875 f
  uce_1__uce/n36 (net)                          4      10.9155              0.0000     5.0875 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0879    0.0000 &   5.0875 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0590    0.1019     5.1894 f
  uce_1__uce/cache_req_complete_o (net)         2       8.4907              0.0000     5.1894 f
  uce_1__uce/U72/INP (INVX0)                                      0.0590    0.0001 &   5.1895 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0653    0.0411     5.2307 r
  uce_1__uce/n106 (net)                         2       6.9617              0.0000     5.2307 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0653    0.0010 &   5.2317 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2637    0.2026 @   5.4343 f
  uce_1__uce/mem_resp_yumi_o (net)              3      94.1101              0.0000     5.4343 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4343 f
  mem_resp_yumi_lo[1] (net)                            94.1101              0.0000     5.4343 f
  U3127/IN4 (OA221X1)                                             0.2696    0.0374 @   5.4717 f
  U3127/Q (OA221X1)                                               0.0564    0.1182     5.5898 f
  mem_resp_yumi_o (net)                         1       3.8837              0.0000     5.5898 f
  mem_resp_yumi_o (out)                                           0.0564    0.0214 &   5.6112 f
  data arrival time                                                                    5.6112

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2888


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4530     0.4530
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.2188   0.0000   0.4530 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1563   0.2822 @   0.7352 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  54.3102   0.0000   0.7352 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7352 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   54.3102              0.0000     0.7352 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.7352 f
  core/be/be_calculator/csr_cmd_o[77] (net)            54.3102              0.0000     0.7352 f
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.7352 f
  core/be/csr_cmd[77] (net)                            54.3102              0.0000     0.7352 f
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.7352 f
  core/be/be_mem/csr_cmd_i[77] (net)                   54.3102              0.0000     0.7352 f
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.7352 f
  core/be/be_mem/csr/csr_cmd_i[77] (net)               54.3102              0.0000     0.7352 f
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1571    0.0126 @   0.7479 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1633    0.1022     0.8501 r
  core/be/be_mem/csr/n119 (net)                 1      12.2853              0.0000     0.8501 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1633    0.0288 &   0.8789 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.5854    0.3566     1.2355 f
  core/be/be_mem/csr/n1592 (net)               22      93.2817              0.0000     1.2355 f
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.5854    0.0580 &   1.2935 f
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.2754    0.1566     1.4501 r
  core/be/be_mem/csr/n1130 (net)                4      21.1533              0.0000     1.4501 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.2754    0.0092 &   1.4593 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1462    0.1047     1.5640 f
  core/be/be_mem/csr/n1825 (net)                3      11.3368              0.0000     1.5640 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1462    0.0052 &   1.5691 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0957    0.0526     1.6217 r
  core/be/be_mem/csr/n951 (net)                 2       5.7104              0.0000     1.6217 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0957    0.0000 &   1.6217 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0751    0.0520     1.6737 f
  core/be/be_mem/csr/n124 (net)                 1       3.9273              0.0000     1.6737 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0751    0.0021 &   1.6758 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1673    0.0876     1.7634 r
  core/be/be_mem/csr/n1286 (net)                4      16.5329              0.0000     1.7634 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1673    0.0002 &   1.7636 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0586    0.0342     1.7978 f
  core/be/be_mem/csr/n1295 (net)                1       2.8705              0.0000     1.7978 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0586    0.0000 &   1.7978 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0336    0.1023     1.9001 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.0207              0.0000     1.9001 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9001 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.0207              0.0000     1.9001 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0336    0.0000 &   1.9002 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0649    0.0360     1.9362 f
  core/be/be_mem/n8 (net)                       1       7.6140              0.0000     1.9362 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0649    0.0000 &   1.9362 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0835    0.0455     1.9818 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9552   0.0000   1.9818 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9818 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9552              0.0000     1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9552              0.0000     1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9552             0.0000     1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9552   0.0000   1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0835   0.0002 &   1.9819 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0722   2.0541 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6649   0.0000   2.0541 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0000 &   2.0542 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0518   0.0741   2.1283 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.2899   0.0000   2.1283 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0518   0.0001 &   2.1284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0465   0.0724   2.2008 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9815   0.0000   2.2008 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0465   0.0000 &   2.2008 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2687 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9312   0.0000   2.2687 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2687 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0500   0.0716   2.3403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3442   0.0000   2.3403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0500   0.0000 &   2.3404 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0458   0.0716   2.4120 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7511   0.0000   2.4120 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0458   0.0000 &   2.4120 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.4779 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8841   0.0000   2.4779 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.4779 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0704   2.5483 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8158   0.0000   2.5483 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5484 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0465   0.0716   2.6200 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9966   0.0000   2.6200 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0465   0.0000 &   2.6200 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0305   0.0611   2.6810 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.0806   0.0000   2.6810 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6810 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.0806      0.0000     2.6810 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0305    0.0000 &   2.6811 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0334    0.0546     2.7357 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5580      0.0000     2.7357 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7357 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5580         0.0000     2.7357 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7357 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5580            0.0000     2.7357 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7357 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5580   0.0000   2.7357 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7357 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5580   0.0000   2.7357 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7357 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5580   0.0000   2.7357 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7357 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5580   0.0000   2.7357 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0334   0.0000 &   2.7357 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0298   0.0532   2.7889 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.1826   0.0000   2.7889 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7889 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.1826   0.0000   2.7889 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0298   0.0000 &   2.7890 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0547   2.8437 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9053   0.0000   2.8437 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8437 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.9053   0.0000   2.8437 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8437 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0400   0.0570   2.9008 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.6826   0.0000   2.9008 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9008 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.6826   0.0000   2.9008 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0400   0.0000 &   2.9008 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0549   0.0741   2.9748 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.3344   0.0000   2.9748 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9748 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.3344        0.0000     2.9748 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0549    0.0001 &   2.9750 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0312    0.0549     3.0299 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.4315        0.0000     3.0299 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0299 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.4315              0.0000     3.0299 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0299 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.4315              0.0000     3.0299 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0312    0.0000 &   3.0299 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0526     3.0825 f
  core/be/be_mem/csr/n1115 (net)                4      11.5922              0.0000     3.0825 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0825 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1164    0.0714     3.1539 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      11.0470              0.0000     3.1539 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1164    0.0001 &   3.1540 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1153    0.0645     3.2185 f
  core/be/be_mem/csr/n1202 (net)                3       7.3866              0.0000     3.2185 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1153    0.0000 &   3.2185 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4040    0.2684 @   3.4870 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     239.3543              0.0000     3.4870 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4870 f
  core/be/be_mem/trap_pkt_o[2] (net)                  239.3543              0.0000     3.4870 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4870 f
  core/be/n11 (net)                                   239.3543              0.0000     3.4870 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4870 f
  core/be/be_checker/trap_pkt_i[2] (net)              239.3543              0.0000     3.4870 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4870 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     239.3543              0.0000     3.4870 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4043    0.0012 @   3.4881 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1053    0.1433     3.6314 f
  core/be/be_checker/director/n145 (net)        4      32.4600              0.0000     3.6314 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1053    0.0005 &   3.6319 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1286    0.0686     3.7005 r
  core/be/be_checker/director/n4 (net)          5      17.2099              0.0000     3.7005 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1286    0.0001 &   3.7006 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1821    0.1807 @   3.8813 f
  core/be/be_checker/director/flush_o (net)     7      54.4089              0.0000     3.8813 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8813 f
  core/be/be_checker/flush_o (net)                     54.4089              0.0000     3.8813 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8813 f
  core/be/flush (net)                                  54.4089              0.0000     3.8813 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8813 f
  core/be/be_calculator/flush_i (net)                  54.4089              0.0000     3.8813 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1823    0.0179 @   3.8992 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1169    0.1317 @   4.0309 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  71.6262       0.0000     4.0309 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0309 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      71.6262              0.0000     4.0309 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1170    0.0039 @   4.0348 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1825    0.0744     4.1092 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.9393           0.0000     4.1092 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1092 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.9393              0.0000     4.1092 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1092 r
  core/be/mmu_cmd_v (net)                              21.9393              0.0000     4.1092 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1092 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.9393              0.0000     4.1092 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1825    0.0082 &   4.1174 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0973    0.1363     4.2537 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.9304              0.0000     4.2537 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2537 r
  core/be/be_mem/dcache/v_i (net)                      21.9304              0.0000     4.2537 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0973    0.0142 &   4.2680 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0876    0.1497 @   4.4177 f
  core/be/be_mem/dcache/n664 (net)              9      50.4456              0.0000     4.4177 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0883    0.0028 @   4.4205 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1953    0.0898     4.5103 r
  core/be/be_mem/dcache/n734 (net)             10      30.7811              0.0000     4.5103 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1953    0.0004 &   4.5107 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4176    0.2705     4.7812 f
  core/be/be_mem/dcache/n733 (net)             13      65.1314              0.0000     4.7812 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4176    0.0171 &   4.7983 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1223    0.0566     4.8549 r
  core/be/be_mem/dcache/n1037 (net)             1       3.9394              0.0000     4.8549 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1223    0.0000 &   4.8549 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1633    0.0960     4.9509 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.5464           0.0000     4.9509 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9509 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.5464              0.0000     4.9509 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9509 f
  core/be/data_mem_pkt_ready_o (net)                   10.5464              0.0000     4.9509 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9509 f
  core/data_mem_pkt_ready_o[1] (net)                   10.5464              0.0000     4.9509 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9509 f
  data_mem_pkt_ready_lo[1] (net)                       10.5464              0.0000     4.9509 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9509 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.5464              0.0000     4.9509 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1633    0.0001 &   4.9510 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1106    0.0708     5.0218 r
  uce_1__uce/n19 (net)                          2       5.2083              0.0000     5.0218 r
  uce_1__uce/U52/INP (INVX0)                                      0.1106    0.0000 &   5.0218 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0879    0.0640     5.0858 f
  uce_1__uce/n36 (net)                          4      10.9155              0.0000     5.0858 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0879    0.0000 &   5.0859 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0590    0.1019     5.1878 f
  uce_1__uce/cache_req_complete_o (net)         2       8.4907              0.0000     5.1878 f
  uce_1__uce/U72/INP (INVX0)                                      0.0590    0.0001 &   5.1879 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0653    0.0411     5.2290 r
  uce_1__uce/n106 (net)                         2       6.9617              0.0000     5.2290 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0653    0.0010 &   5.2300 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2637    0.2026 @   5.4326 f
  uce_1__uce/mem_resp_yumi_o (net)              3      94.1101              0.0000     5.4326 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4326 f
  mem_resp_yumi_lo[1] (net)                            94.1101              0.0000     5.4326 f
  U3127/IN4 (OA221X1)                                             0.2696    0.0374 @   5.4700 f
  U3127/Q (OA221X1)                                               0.0564    0.1182     5.5882 f
  mem_resp_yumi_o (net)                         1       3.8837              0.0000     5.5882 f
  mem_resp_yumi_o (out)                                           0.0564    0.0214 &   5.6095 f
  data arrival time                                                                    5.6095

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6095
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2905


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4529     0.4529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2188   0.0000   0.4529 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1765   0.2922 @   0.7451 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  62.1701   0.0000   0.7451 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7451 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   62.1701              0.0000     0.7451 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7451 f
  core/be/be_calculator/csr_cmd_o[76] (net)            62.1701              0.0000     0.7451 f
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7451 f
  core/be/csr_cmd[76] (net)                            62.1701              0.0000     0.7451 f
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7451 f
  core/be/be_mem/csr_cmd_i[76] (net)                   62.1701              0.0000     0.7451 f
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7451 f
  core/be/be_mem/csr/csr_cmd_i[76] (net)               62.1701              0.0000     0.7451 f
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1773    0.0083 @   0.7534 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1633    0.1015     0.8549 r
  core/be/be_mem/csr/n119 (net)                 1      12.2853              0.0000     0.8549 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1633    0.0288 &   0.8837 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.5854    0.3566     1.2403 f
  core/be/be_mem/csr/n1592 (net)               22      93.2817              0.0000     1.2403 f
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.5854    0.0580 &   1.2983 f
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.2754    0.1566     1.4549 r
  core/be/be_mem/csr/n1130 (net)                4      21.1533              0.0000     1.4549 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.2754    0.0092 &   1.4641 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1462    0.1047     1.5688 f
  core/be/be_mem/csr/n1825 (net)                3      11.3368              0.0000     1.5688 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1462    0.0052 &   1.5739 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0957    0.0526     1.6265 r
  core/be/be_mem/csr/n951 (net)                 2       5.7104              0.0000     1.6265 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0957    0.0000 &   1.6265 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0751    0.0520     1.6785 f
  core/be/be_mem/csr/n124 (net)                 1       3.9273              0.0000     1.6785 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0751    0.0021 &   1.6806 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1673    0.0876     1.7682 r
  core/be/be_mem/csr/n1286 (net)                4      16.5329              0.0000     1.7682 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1673    0.0002 &   1.7684 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0586    0.0342     1.8026 f
  core/be/be_mem/csr/n1295 (net)                1       2.8705              0.0000     1.8026 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0586    0.0000 &   1.8026 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0336    0.1023     1.9049 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.0207              0.0000     1.9049 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9049 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.0207              0.0000     1.9049 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0336    0.0000 &   1.9050 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0649    0.0360     1.9410 f
  core/be/be_mem/n8 (net)                       1       7.6140              0.0000     1.9410 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0649    0.0000 &   1.9410 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0835    0.0455     1.9866 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9552   0.0000   1.9866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9552              0.0000     1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9552              0.0000     1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9552             0.0000     1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9552   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0835   0.0002 &   1.9867 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0722   2.0589 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6649   0.0000   2.0589 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0000 &   2.0590 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0518   0.0741   2.1331 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.2899   0.0000   2.1331 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0518   0.0001 &   2.1332 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0465   0.0724   2.2056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9815   0.0000   2.2056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0465   0.0000 &   2.2056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9312   0.0000   2.2735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0500   0.0716   2.3451 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3442   0.0000   2.3451 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0500   0.0000 &   2.3452 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0458   0.0716   2.4168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7511   0.0000   2.4168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0458   0.0000 &   2.4168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.4827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8841   0.0000   2.4827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.4827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0704   2.5531 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8158   0.0000   2.5531 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5532 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0465   0.0716   2.6248 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9966   0.0000   2.6248 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0465   0.0000 &   2.6248 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0298   0.0563   2.6810 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.8337   0.0000   2.6810 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6810 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.8337      0.0000     2.6810 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0298    0.0000 &   2.6810 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0295    0.0236     2.7046 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0378         0.0000     2.7046 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0295    0.0000 &   2.7046 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0587    0.0342     2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1716      0.0000     2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1716         0.0000     2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1716            0.0000     2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1716   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1716   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1716   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1716   0.0000   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0587   0.0000 &   2.7388 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0310   0.0599   2.7987 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3667   0.0000   2.7987 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7987 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3667   0.0000   2.7987 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0310   0.0000 &   2.7987 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0332   0.0503   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.1214   0.0000   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.1214   0.0000   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0332   0.0000 &   2.8490 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0400   0.0640   2.9131 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.6826   0.0000   2.9131 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9131 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.6826   0.0000   2.9131 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0400   0.0000 &   2.9131 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0549   0.0741   2.9871 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.3344   0.0000   2.9871 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9871 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.3344        0.0000     2.9871 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0549    0.0001 &   2.9873 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0312    0.0549     3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.4315        0.0000     3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.4315              0.0000     3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0422 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.4315              0.0000     3.0422 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0312    0.0000 &   3.0422 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0526     3.0948 f
  core/be/be_mem/csr/n1115 (net)                4      11.5922              0.0000     3.0948 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0948 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1164    0.0714     3.1662 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      11.0470              0.0000     3.1662 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1164    0.0001 &   3.1663 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1153    0.0645     3.2308 f
  core/be/be_mem/csr/n1202 (net)                3       7.3866              0.0000     3.2308 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1153    0.0000 &   3.2308 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4040    0.2684 @   3.4993 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     239.3543              0.0000     3.4993 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4993 f
  core/be/be_mem/trap_pkt_o[2] (net)                  239.3543              0.0000     3.4993 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4993 f
  core/be/n11 (net)                                   239.3543              0.0000     3.4993 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4993 f
  core/be/be_checker/trap_pkt_i[2] (net)              239.3543              0.0000     3.4993 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4993 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     239.3543              0.0000     3.4993 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4043    0.0012 @   3.5004 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1053    0.1433     3.6437 f
  core/be/be_checker/director/n145 (net)        4      32.4600              0.0000     3.6437 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1053    0.0005 &   3.6442 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1286    0.0686     3.7128 r
  core/be/be_checker/director/n4 (net)          5      17.2099              0.0000     3.7128 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1286    0.0001 &   3.7129 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1821    0.1807 @   3.8936 f
  core/be/be_checker/director/flush_o (net)     7      54.4089              0.0000     3.8936 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8936 f
  core/be/be_checker/flush_o (net)                     54.4089              0.0000     3.8936 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8936 f
  core/be/flush (net)                                  54.4089              0.0000     3.8936 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8936 f
  core/be/be_calculator/flush_i (net)                  54.4089              0.0000     3.8936 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1823    0.0179 @   3.9115 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1169    0.1317 @   4.0432 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  71.6262       0.0000     4.0432 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0432 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      71.6262              0.0000     4.0432 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1170    0.0039 @   4.0471 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1825    0.0744     4.1215 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.9393           0.0000     4.1215 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1215 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.9393              0.0000     4.1215 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1215 r
  core/be/mmu_cmd_v (net)                              21.9393              0.0000     4.1215 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1215 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.9393              0.0000     4.1215 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1825    0.0082 &   4.1297 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0973    0.1363     4.2660 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.9304              0.0000     4.2660 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2660 r
  core/be/be_mem/dcache/v_i (net)                      21.9304              0.0000     4.2660 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0973    0.0142 &   4.2803 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0876    0.1497 @   4.4299 f
  core/be/be_mem/dcache/n664 (net)              9      50.4456              0.0000     4.4299 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0883    0.0028 @   4.4328 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1953    0.0898     4.5226 r
  core/be/be_mem/dcache/n734 (net)             10      30.7811              0.0000     4.5226 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1953    0.0004 &   4.5230 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4176    0.2705     4.7935 f
  core/be/be_mem/dcache/n733 (net)             13      65.1314              0.0000     4.7935 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4176    0.0171 &   4.8106 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1223    0.0566     4.8672 r
  core/be/be_mem/dcache/n1037 (net)             1       3.9394              0.0000     4.8672 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1223    0.0000 &   4.8672 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1633    0.0960     4.9632 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.5464           0.0000     4.9632 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9632 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.5464              0.0000     4.9632 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9632 f
  core/be/data_mem_pkt_ready_o (net)                   10.5464              0.0000     4.9632 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9632 f
  core/data_mem_pkt_ready_o[1] (net)                   10.5464              0.0000     4.9632 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9632 f
  data_mem_pkt_ready_lo[1] (net)                       10.5464              0.0000     4.9632 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9632 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.5464              0.0000     4.9632 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1633    0.0001 &   4.9633 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1106    0.0708     5.0341 r
  uce_1__uce/n19 (net)                          2       5.2083              0.0000     5.0341 r
  uce_1__uce/U52/INP (INVX0)                                      0.1106    0.0000 &   5.0341 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0879    0.0640     5.0981 f
  uce_1__uce/n36 (net)                          4      10.9155              0.0000     5.0981 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0879    0.0000 &   5.0982 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0590    0.1019     5.2001 f
  uce_1__uce/cache_req_complete_o (net)         2       8.4907              0.0000     5.2001 f
  uce_1__uce/U72/INP (INVX0)                                      0.0590    0.0001 &   5.2001 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0653    0.0411     5.2413 r
  uce_1__uce/n106 (net)                         2       6.9617              0.0000     5.2413 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0653    0.0010 &   5.2423 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2637    0.2026 @   5.4449 f
  uce_1__uce/mem_resp_yumi_o (net)              3      94.1101              0.0000     5.4449 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4449 f
  mem_resp_yumi_lo[1] (net)                            94.1101              0.0000     5.4449 f
  U3128/IN2 (AO22X1)                                              0.2696    0.0374 @   5.4823 f
  U3128/Q (AO22X1)                                                0.0573    0.1171     5.5993 f
  io_resp_yumi_o (net)                          1       5.1100              0.0000     5.5993 f
  io_resp_yumi_o (out)                                            0.0573    0.0073 &   5.6066 f
  data arrival time                                                                    5.6066

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2934


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4529     0.4529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2188   0.0000   0.4529 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.2099   0.2734 @   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  62.4898   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   62.4898              0.0000     0.7263 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (net)            62.4898              0.0000     0.7263 r
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7263 r
  core/be/csr_cmd[76] (net)                            62.4898              0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr_cmd_i[76] (net)                   62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7263 r
  core/be/be_mem/csr/csr_cmd_i[76] (net)               62.4898              0.0000     0.7263 r
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.2106    0.0095 @   0.7358 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1677    0.1123     0.8480 f
  core/be/be_mem/csr/n119 (net)                 1      12.2150              0.0000     0.8480 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1677    0.0270 &   0.8750 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7766    0.3754     1.2504 r
  core/be/be_mem/csr/n1592 (net)               22      94.0031              0.0000     1.2504 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7766    0.0843 &   1.3347 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3001    0.1752     1.5099 f
  core/be/be_mem/csr/n1130 (net)                4      20.7949              0.0000     1.5099 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3001    0.0101 &   1.5199 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1826    0.1012     1.6212 r
  core/be/be_mem/csr/n1825 (net)                3      11.4708              0.0000     1.6212 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1826    0.0072 &   1.6284 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1016    0.0758     1.7042 f
  core/be/be_mem/csr/n951 (net)                 2       5.6381              0.0000     1.7042 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1016    0.0000 &   1.7042 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0801    0.0506     1.7547 r
  core/be/be_mem/csr/n124 (net)                 1       3.9976              0.0000     1.7547 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0801    0.0025 &   1.7572 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1305    0.0917     1.8490 f
  core/be/be_mem/csr/n1286 (net)                4      16.2276              0.0000     1.8490 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1305    0.0002 &   1.8492 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0651    0.0413     1.8905 r
  core/be/be_mem/csr/n1295 (net)                1       2.8949              0.0000     1.8905 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0651    0.0000 &   1.8905 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0303    0.1021     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.9702              0.0000     1.9926 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9926 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.9702              0.0000     1.9926 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0303    0.0000 &   1.9927 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0775    0.0330     2.0257 r
  core/be/be_mem/n8 (net)                       1       7.6658              0.0000     2.0257 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0775    0.0000 &   2.0257 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0729    0.0496     2.0754 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0754 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5435              0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5435             0.0000     2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5435   0.0000   2.0754 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0729   0.0002 &   2.0756 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0698   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4339   0.0000   2.1453 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1454 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0468   0.0675   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1031   0.0000   2.2129 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0468   0.0001 &   2.2130 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0654   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7947   0.0000   2.2784 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2785 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8036   0.0000   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3400 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0445   0.0666   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.1132   0.0000   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0445   0.0000 &   2.4066 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0407   0.0648   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5643   0.0000   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0407   0.0000 &   2.4715 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0595   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7565   0.0000   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5310 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0430   0.0656   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5848   0.0000   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0430   0.0000 &   2.5966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0413   0.0651   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8098   0.0000   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0413   0.0000 &   2.6617 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0269   0.0544   2.7161 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.0606   0.0000   2.7161 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7161 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.0606      0.0000     2.7161 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0269    0.0000 &   2.7161 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0306    0.0519     2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.4988      0.0000     2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.4988         0.0000     2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.4988            0.0000     2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.4988   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.4988   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.4988   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4988   0.0000   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0306   0.0000 &   2.7680 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0261   0.0502   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9895   0.0000   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.9895   0.0000   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0261   0.0000 &   2.8183 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0358   0.0556   2.8738 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.7122   0.0000   2.8738 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8738 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.7122   0.0000   2.8738 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0358   0.0000 &   2.8739 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0355   0.0570   2.9309 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.4850   0.0000   2.9309 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9309 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.4850   0.0000   2.9309 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0355   0.0000 &   2.9309 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0490   0.0740   3.0049 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.9251   0.0000   3.0049 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0049 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.9251        0.0000     3.0049 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0490    0.0001 &   3.0051 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0283    0.0535     3.0586 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.3675        0.0000     3.0586 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0586 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.3675              0.0000     3.0586 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0586 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.3675              0.0000     3.0586 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0283    0.0000 &   3.0586 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2073    0.0521     3.1107 r
  core/be/be_mem/csr/n1115 (net)                4      11.7959              0.0000     3.1107 r
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.2073    0.0000 &   3.1107 r
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1135    0.0779     3.1886 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8499              0.0000     3.1886 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1135    0.0001 &   3.1887 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1111    0.0622     3.2509 r
  core/be/be_mem/csr/n1202 (net)                3       7.4532              0.0000     3.2509 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1111    0.0000 &   3.2509 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3932    0.2444 @   3.4954 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     242.6531              0.0000     3.4954 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4954 r
  core/be/be_mem/trap_pkt_o[2] (net)                  242.6531              0.0000     3.4954 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4954 r
  core/be/n11 (net)                                   242.6531              0.0000     3.4954 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4954 r
  core/be/be_checker/trap_pkt_i[2] (net)              242.6531              0.0000     3.4954 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4954 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     242.6531              0.0000     3.4954 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.3936    0.0012 @   3.4965 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1257    0.1594     3.6559 r
  core/be/be_checker/director/n145 (net)        4      32.7571              0.0000     3.6559 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1257    0.0005 &   3.6565 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1264    0.0759     3.7324 f
  core/be/be_checker/director/n4 (net)          5      16.9742              0.0000     3.7324 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1264    0.0001 &   3.7325 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1787    0.1755 @   3.9080 r
  core/be/be_checker/director/flush_o (net)     7      55.0916              0.0000     3.9080 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9080 r
  core/be/be_checker/flush_o (net)                     55.0916              0.0000     3.9080 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9080 r
  core/be/flush (net)                                  55.0916              0.0000     3.9080 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9080 r
  core/be/be_calculator/flush_i (net)                  55.0916              0.0000     3.9080 r
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1790    0.0174 @   3.9254 r
  core/be/be_calculator/U23/Q (OR2X2)                             0.1305    0.1377 @   4.0631 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.0378       0.0000     4.0631 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0631 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.0378              0.0000     4.0631 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1306    0.0043 @   4.0674 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1632    0.0751     4.1425 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7281           0.0000     4.1425 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1425 f
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7281              0.0000     4.1425 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1425 f
  core/be/mmu_cmd_v (net)                              21.7281              0.0000     4.1425 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1425 f
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7281              0.0000     4.1425 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1632    0.0067 &   4.1491 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0926    0.1245     4.2737 f
  core/be/be_mem/dcache_pkt_v (net)             2      21.8557              0.0000     4.2737 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2737 f
  core/be/be_mem/dcache/v_i (net)                      21.8557              0.0000     4.2737 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0926    0.0127 &   4.2863 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0979    0.1472 @   4.4336 r
  core/be/be_mem/dcache/n664 (net)              9      50.9502              0.0000     4.4336 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0985    0.0030 @   4.4366 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1343    0.0822     4.5189 f
  core/be/be_mem/dcache/n734 (net)             10      30.5704              0.0000     4.5189 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1343    0.0004 &   4.5193 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.5488    0.2762     4.7955 r
  core/be/be_mem/dcache/n733 (net)             13      65.3872              0.0000     4.7955 r
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.5488    0.0233 &   4.8187 r
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1473    0.0657     4.8845 f
  core/be/be_mem/dcache/n1037 (net)             1       3.8369              0.0000     4.8845 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1473    0.0000 &   4.8845 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1639    0.0879     4.9724 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.7392           0.0000     4.9724 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9724 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.7392              0.0000     4.9724 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9724 r
  core/be/data_mem_pkt_ready_o (net)                   10.7392              0.0000     4.9724 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9724 r
  core/data_mem_pkt_ready_o[1] (net)                   10.7392              0.0000     4.9724 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9724 r
  data_mem_pkt_ready_lo[1] (net)                       10.7392              0.0000     4.9724 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9724 r
  uce_1__uce/data_mem_pkt_ready_i (net)                10.7392              0.0000     4.9724 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1639    0.0001 &   4.9725 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1007    0.0603     5.0328 f
  uce_1__uce/n19 (net)                          2       5.1254              0.0000     5.0328 f
  uce_1__uce/U52/INP (INVX0)                                      0.1007    0.0000 &   5.0328 f
  uce_1__uce/U52/ZN (INVX0)                                       0.0991    0.0614     5.0942 r
  uce_1__uce/n36 (net)                          4      11.0257              0.0000     5.0942 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0991    0.0000 &   5.0942 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0631    0.0870     5.1812 r
  uce_1__uce/cache_req_complete_o (net)         2       8.6191              0.0000     5.1812 r
  uce_1__uce/U72/INP (INVX0)                                      0.0631    0.0001 &   5.1813 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0560    0.0427     5.2240 f
  uce_1__uce/n106 (net)                         2       6.9002              0.0000     5.2240 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0560    0.0009 &   5.2248 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3095    0.2104 @   5.4352 r
  uce_1__uce/mem_resp_yumi_o (net)              3      94.2164              0.0000     5.4352 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4352 r
  mem_resp_yumi_lo[1] (net)                            94.2164              0.0000     5.4352 r
  U3128/IN2 (AO22X1)                                              0.3144    0.0399 @   5.4751 r
  U3128/Q (AO22X1)                                                0.0559    0.1219     5.5970 r
  io_resp_yumi_o (net)                          1       5.1100              0.0000     5.5970 r
  io_resp_yumi_o (out)                                            0.0559    0.0071 &   5.6041 r
  data arrival time                                                                    5.6041

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2959


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4530     0.4530
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.2188   0.0000   0.4530 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1563   0.2822 @   0.7352 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  54.3102   0.0000   0.7352 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7352 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   54.3102              0.0000     0.7352 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.7352 f
  core/be/be_calculator/csr_cmd_o[77] (net)            54.3102              0.0000     0.7352 f
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.7352 f
  core/be/csr_cmd[77] (net)                            54.3102              0.0000     0.7352 f
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.7352 f
  core/be/be_mem/csr_cmd_i[77] (net)                   54.3102              0.0000     0.7352 f
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.7352 f
  core/be/be_mem/csr/csr_cmd_i[77] (net)               54.3102              0.0000     0.7352 f
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1571    0.0126 @   0.7479 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1633    0.1022     0.8501 r
  core/be/be_mem/csr/n119 (net)                 1      12.2853              0.0000     0.8501 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1633    0.0288 &   0.8789 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.5854    0.3566     1.2355 f
  core/be/be_mem/csr/n1592 (net)               22      93.2817              0.0000     1.2355 f
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.5854    0.0580 &   1.2935 f
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.2754    0.1566     1.4501 r
  core/be/be_mem/csr/n1130 (net)                4      21.1533              0.0000     1.4501 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.2754    0.0092 &   1.4593 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1462    0.1047     1.5640 f
  core/be/be_mem/csr/n1825 (net)                3      11.3368              0.0000     1.5640 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1462    0.0052 &   1.5691 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0957    0.0526     1.6217 r
  core/be/be_mem/csr/n951 (net)                 2       5.7104              0.0000     1.6217 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0957    0.0000 &   1.6217 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0751    0.0520     1.6737 f
  core/be/be_mem/csr/n124 (net)                 1       3.9273              0.0000     1.6737 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0751    0.0021 &   1.6758 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1673    0.0876     1.7634 r
  core/be/be_mem/csr/n1286 (net)                4      16.5329              0.0000     1.7634 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1673    0.0002 &   1.7636 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0586    0.0342     1.7978 f
  core/be/be_mem/csr/n1295 (net)                1       2.8705              0.0000     1.7978 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0586    0.0000 &   1.7978 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0336    0.1023     1.9001 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.0207              0.0000     1.9001 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9001 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.0207              0.0000     1.9001 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0336    0.0000 &   1.9002 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0649    0.0360     1.9362 f
  core/be/be_mem/n8 (net)                       1       7.6140              0.0000     1.9362 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0649    0.0000 &   1.9362 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0835    0.0455     1.9818 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9552   0.0000   1.9818 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9818 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9552              0.0000     1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9552              0.0000     1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9552             0.0000     1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9552   0.0000   1.9818 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0835   0.0002 &   1.9819 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0722   2.0541 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6649   0.0000   2.0541 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0000 &   2.0542 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0518   0.0741   2.1283 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.2899   0.0000   2.1283 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0518   0.0001 &   2.1284 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0465   0.0724   2.2008 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9815   0.0000   2.2008 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0465   0.0000 &   2.2008 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2687 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9312   0.0000   2.2687 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2687 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0500   0.0716   2.3403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3442   0.0000   2.3403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0500   0.0000 &   2.3404 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0458   0.0716   2.4120 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7511   0.0000   2.4120 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0458   0.0000 &   2.4120 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.4779 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8841   0.0000   2.4779 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.4779 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0704   2.5483 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8158   0.0000   2.5483 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5484 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0465   0.0716   2.6200 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9966   0.0000   2.6200 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0465   0.0000 &   2.6200 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0298   0.0563   2.6762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.8337   0.0000   2.6762 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6762 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.8337      0.0000     2.6762 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0298    0.0000 &   2.6762 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0295    0.0236     2.6998 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.0378         0.0000     2.6998 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0295    0.0000 &   2.6998 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0587    0.0342     2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1716      0.0000     2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1716         0.0000     2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1716            0.0000     2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1716   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1716   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1716   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1716   0.0000   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0587   0.0000 &   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0310   0.0599   2.7939 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3667   0.0000   2.7939 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7939 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3667   0.0000   2.7939 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0310   0.0000 &   2.7939 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0332   0.0503   2.8442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.1214   0.0000   2.8442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.1214   0.0000   2.8442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0332   0.0000 &   2.8442 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0400   0.0640   2.9083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.6826   0.0000   2.9083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.6826   0.0000   2.9083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0400   0.0000 &   2.9083 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0549   0.0741   2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.3344   0.0000   2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.3344        0.0000     2.9823 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0549    0.0001 &   2.9825 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0312    0.0549     3.0374 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.4315        0.0000     3.0374 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0374 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.4315              0.0000     3.0374 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0374 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.4315              0.0000     3.0374 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0312    0.0000 &   3.0374 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0526     3.0900 f
  core/be/be_mem/csr/n1115 (net)                4      11.5922              0.0000     3.0900 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0900 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1164    0.0714     3.1614 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      11.0470              0.0000     3.1614 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1164    0.0001 &   3.1615 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1153    0.0645     3.2260 f
  core/be/be_mem/csr/n1202 (net)                3       7.3866              0.0000     3.2260 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1153    0.0000 &   3.2260 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4040    0.2684 @   3.4945 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     239.3543              0.0000     3.4945 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4945 f
  core/be/be_mem/trap_pkt_o[2] (net)                  239.3543              0.0000     3.4945 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4945 f
  core/be/n11 (net)                                   239.3543              0.0000     3.4945 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4945 f
  core/be/be_checker/trap_pkt_i[2] (net)              239.3543              0.0000     3.4945 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4945 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     239.3543              0.0000     3.4945 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4043    0.0012 @   3.4956 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1053    0.1433     3.6389 f
  core/be/be_checker/director/n145 (net)        4      32.4600              0.0000     3.6389 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1053    0.0005 &   3.6394 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1286    0.0686     3.7080 r
  core/be/be_checker/director/n4 (net)          5      17.2099              0.0000     3.7080 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1286    0.0001 &   3.7081 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1821    0.1807 @   3.8888 f
  core/be/be_checker/director/flush_o (net)     7      54.4089              0.0000     3.8888 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8888 f
  core/be/be_checker/flush_o (net)                     54.4089              0.0000     3.8888 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8888 f
  core/be/flush (net)                                  54.4089              0.0000     3.8888 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8888 f
  core/be/be_calculator/flush_i (net)                  54.4089              0.0000     3.8888 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1823    0.0179 @   3.9067 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1169    0.1317 @   4.0384 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  71.6262       0.0000     4.0384 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0384 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      71.6262              0.0000     4.0384 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1170    0.0039 @   4.0423 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1825    0.0744     4.1167 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.9393           0.0000     4.1167 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1167 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.9393              0.0000     4.1167 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1167 r
  core/be/mmu_cmd_v (net)                              21.9393              0.0000     4.1167 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1167 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.9393              0.0000     4.1167 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1825    0.0082 &   4.1249 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0973    0.1363     4.2612 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.9304              0.0000     4.2612 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2612 r
  core/be/be_mem/dcache/v_i (net)                      21.9304              0.0000     4.2612 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0973    0.0142 &   4.2755 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0876    0.1497 @   4.4251 f
  core/be/be_mem/dcache/n664 (net)              9      50.4456              0.0000     4.4251 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0883    0.0028 @   4.4280 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1953    0.0898     4.5178 r
  core/be/be_mem/dcache/n734 (net)             10      30.7811              0.0000     4.5178 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1953    0.0004 &   4.5182 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4176    0.2705     4.7887 f
  core/be/be_mem/dcache/n733 (net)             13      65.1314              0.0000     4.7887 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4176    0.0171 &   4.8058 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1223    0.0566     4.8624 r
  core/be/be_mem/dcache/n1037 (net)             1       3.9394              0.0000     4.8624 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1223    0.0000 &   4.8624 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1633    0.0960     4.9584 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.5464           0.0000     4.9584 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9584 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.5464              0.0000     4.9584 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9584 f
  core/be/data_mem_pkt_ready_o (net)                   10.5464              0.0000     4.9584 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9584 f
  core/data_mem_pkt_ready_o[1] (net)                   10.5464              0.0000     4.9584 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9584 f
  data_mem_pkt_ready_lo[1] (net)                       10.5464              0.0000     4.9584 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9584 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.5464              0.0000     4.9584 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1633    0.0001 &   4.9585 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1106    0.0708     5.0293 r
  uce_1__uce/n19 (net)                          2       5.2083              0.0000     5.0293 r
  uce_1__uce/U52/INP (INVX0)                                      0.1106    0.0000 &   5.0293 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0879    0.0640     5.0933 f
  uce_1__uce/n36 (net)                          4      10.9155              0.0000     5.0933 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0879    0.0000 &   5.0934 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0590    0.1019     5.1953 f
  uce_1__uce/cache_req_complete_o (net)         2       8.4907              0.0000     5.1953 f
  uce_1__uce/U72/INP (INVX0)                                      0.0590    0.0001 &   5.1953 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0653    0.0411     5.2365 r
  uce_1__uce/n106 (net)                         2       6.9617              0.0000     5.2365 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0653    0.0010 &   5.2375 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2637    0.2026 @   5.4401 f
  uce_1__uce/mem_resp_yumi_o (net)              3      94.1101              0.0000     5.4401 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4401 f
  mem_resp_yumi_lo[1] (net)                            94.1101              0.0000     5.4401 f
  U3128/IN2 (AO22X1)                                              0.2696    0.0374 @   5.4775 f
  U3128/Q (AO22X1)                                                0.0573    0.1171     5.5945 f
  io_resp_yumi_o (net)                          1       5.1100              0.0000     5.5945 f
  io_resp_yumi_o (out)                                            0.0573    0.0073 &   5.6018 f
  data arrival time                                                                    5.6018

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2982


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4529     0.4529
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.2188   0.0000   0.4529 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/Q (DFFX1)   0.1765   0.2922 @   0.7451 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (net)     7  62.1701   0.0000   0.7451 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[76] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7451 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (net)   62.1701              0.0000     0.7451 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[76] (bp_be_pipe_mem_02_0)        0.0000     0.7451 f
  core/be/be_calculator/csr_cmd_o[76] (net)            62.1701              0.0000     0.7451 f
  core/be/be_calculator/csr_cmd_o[76] (bp_be_calculator_top_02_0)           0.0000     0.7451 f
  core/be/csr_cmd[76] (net)                            62.1701              0.0000     0.7451 f
  core/be/be_mem/csr_cmd_i[76] (bp_be_mem_top_02_0)                         0.0000     0.7451 f
  core/be/be_mem/csr_cmd_i[76] (net)                   62.1701              0.0000     0.7451 f
  core/be/be_mem/csr/csr_cmd_i[76] (bp_be_csr_02_0)                         0.0000     0.7451 f
  core/be/be_mem/csr/csr_cmd_i[76] (net)               62.1701              0.0000     0.7451 f
  core/be/be_mem/csr/U211/IN1 (NAND2X0)                           0.1773    0.0083 @   0.7534 f
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1633    0.1015     0.8549 r
  core/be/be_mem/csr/n119 (net)                 1      12.2853              0.0000     0.8549 r
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1633    0.0288 &   0.8837 r
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.5854    0.3566     1.2403 f
  core/be/be_mem/csr/n1592 (net)               22      93.2817              0.0000     1.2403 f
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.5854    0.0580 &   1.2983 f
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.2754    0.1566     1.4549 r
  core/be/be_mem/csr/n1130 (net)                4      21.1533              0.0000     1.4549 r
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.2754    0.0092 &   1.4641 r
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1462    0.1047     1.5688 f
  core/be/be_mem/csr/n1825 (net)                3      11.3368              0.0000     1.5688 f
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1462    0.0052 &   1.5739 f
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.0957    0.0526     1.6265 r
  core/be/be_mem/csr/n951 (net)                 2       5.7104              0.0000     1.6265 r
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.0957    0.0000 &   1.6265 r
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0751    0.0520     1.6785 f
  core/be/be_mem/csr/n124 (net)                 1       3.9273              0.0000     1.6785 f
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0751    0.0021 &   1.6806 f
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1673    0.0876     1.7682 r
  core/be/be_mem/csr/n1286 (net)                4      16.5329              0.0000     1.7682 r
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1673    0.0002 &   1.7684 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0586    0.0342     1.8026 f
  core/be/be_mem/csr/n1295 (net)                1       2.8705              0.0000     1.8026 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0586    0.0000 &   1.8026 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0336    0.1023     1.9049 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.0207              0.0000     1.9049 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9049 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.0207              0.0000     1.9049 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0336    0.0000 &   1.9050 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0649    0.0360     1.9410 f
  core/be/be_mem/n8 (net)                       1       7.6140              0.0000     1.9410 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0649    0.0000 &   1.9410 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0835    0.0455     1.9866 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.9552   0.0000   1.9866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.9552              0.0000     1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.9552              0.0000     1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.9552             0.0000     1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.9552   0.0000   1.9866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0835   0.0002 &   1.9867 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0509   0.0722   2.0589 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.6649   0.0000   2.0589 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0509   0.0000 &   2.0590 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0518   0.0741   2.1331 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.2899   0.0000   2.1331 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0518   0.0001 &   2.1332 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0465   0.0724   2.2056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.9815   0.0000   2.2056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0465   0.0000 &   2.2056 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0409   0.0679   2.2735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.9312   0.0000   2.2735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0409   0.0000 &   2.2735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0500   0.0716   2.3451 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.3442   0.0000   2.3451 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0500   0.0000 &   2.3452 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0458   0.0716   2.4168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7511   0.0000   2.4168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0458   0.0000 &   2.4168 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.4827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.8841   0.0000   2.4827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.4827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0485   0.0704   2.5531 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8158   0.0000   2.5531 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0485   0.0000 &   2.5532 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0465   0.0716   2.6248 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.9966   0.0000   2.6248 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0465   0.0000 &   2.6248 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0305   0.0611   2.6858 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.0806   0.0000   2.6858 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6858 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.0806      0.0000     2.6858 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0305    0.0000 &   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0334    0.0546     2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5580      0.0000     2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5580         0.0000     2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5580            0.0000     2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5580   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5580   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5580   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5580   0.0000   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0334   0.0000 &   2.7405 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0298   0.0532   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.1826   0.0000   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.1826   0.0000   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0298   0.0000 &   2.7938 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0547   2.8485 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9053   0.0000   2.8485 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8485 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.9053   0.0000   2.8485 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8485 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0400   0.0570   2.9056 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.6826   0.0000   2.9056 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9056 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.6826   0.0000   2.9056 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0400   0.0000 &   2.9056 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0549   0.0741   2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.3344   0.0000   2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.3344        0.0000     2.9796 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0549    0.0001 &   2.9798 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0312    0.0549     3.0347 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.4315        0.0000     3.0347 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0347 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.4315              0.0000     3.0347 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0347 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.4315              0.0000     3.0347 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0312    0.0000 &   3.0347 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0526     3.0873 f
  core/be/be_mem/csr/n1115 (net)                4      11.5922              0.0000     3.0873 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0873 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1164    0.0714     3.1587 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      11.0470              0.0000     3.1587 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1164    0.0001 &   3.1588 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1153    0.0645     3.2233 f
  core/be/be_mem/csr/n1202 (net)                3       7.3866              0.0000     3.2233 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1153    0.0000 &   3.2233 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4040    0.2684 @   3.4918 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     239.3543              0.0000     3.4918 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4918 f
  core/be/be_mem/trap_pkt_o[2] (net)                  239.3543              0.0000     3.4918 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4918 f
  core/be/n11 (net)                                   239.3543              0.0000     3.4918 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4918 f
  core/be/be_checker/trap_pkt_i[2] (net)              239.3543              0.0000     3.4918 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4918 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     239.3543              0.0000     3.4918 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4043    0.0012 @   3.4929 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1053    0.1433     3.6362 f
  core/be/be_checker/director/n145 (net)        4      32.4600              0.0000     3.6362 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1053    0.0005 &   3.6367 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1286    0.0686     3.7053 r
  core/be/be_checker/director/n4 (net)          5      17.2099              0.0000     3.7053 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1286    0.0001 &   3.7054 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1821    0.1807 @   3.8861 f
  core/be/be_checker/director/flush_o (net)     7      54.4089              0.0000     3.8861 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8861 f
  core/be/be_checker/flush_o (net)                     54.4089              0.0000     3.8861 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8861 f
  core/be/flush (net)                                  54.4089              0.0000     3.8861 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8861 f
  core/be/be_calculator/flush_i (net)                  54.4089              0.0000     3.8861 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1823    0.0179 @   3.9040 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1169    0.1317 @   4.0357 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  71.6262       0.0000     4.0357 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0357 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      71.6262              0.0000     4.0357 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1170    0.0039 @   4.0396 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1825    0.0744     4.1140 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.9393           0.0000     4.1140 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1140 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.9393              0.0000     4.1140 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1140 r
  core/be/mmu_cmd_v (net)                              21.9393              0.0000     4.1140 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1140 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.9393              0.0000     4.1140 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1825    0.0082 &   4.1222 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0973    0.1363     4.2585 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.9304              0.0000     4.2585 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2585 r
  core/be/be_mem/dcache/v_i (net)                      21.9304              0.0000     4.2585 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0973    0.0142 &   4.2728 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0876    0.1497 @   4.4225 f
  core/be/be_mem/dcache/n664 (net)              9      50.4456              0.0000     4.4225 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0883    0.0028 @   4.4253 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1953    0.0898     4.5151 r
  core/be/be_mem/dcache/n734 (net)             10      30.7811              0.0000     4.5151 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1953    0.0004 &   4.5155 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4176    0.2705     4.7860 f
  core/be/be_mem/dcache/n733 (net)             13      65.1314              0.0000     4.7860 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4176    0.0171 &   4.8031 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1223    0.0566     4.8597 r
  core/be/be_mem/dcache/n1037 (net)             1       3.9394              0.0000     4.8597 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1223    0.0000 &   4.8597 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1633    0.0960     4.9557 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.5464           0.0000     4.9557 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9557 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.5464              0.0000     4.9557 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9557 f
  core/be/data_mem_pkt_ready_o (net)                   10.5464              0.0000     4.9557 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9557 f
  core/data_mem_pkt_ready_o[1] (net)                   10.5464              0.0000     4.9557 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9557 f
  data_mem_pkt_ready_lo[1] (net)                       10.5464              0.0000     4.9557 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9557 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.5464              0.0000     4.9557 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1633    0.0001 &   4.9558 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1106    0.0708     5.0266 r
  uce_1__uce/n19 (net)                          2       5.2083              0.0000     5.0266 r
  uce_1__uce/U52/INP (INVX0)                                      0.1106    0.0000 &   5.0266 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0879    0.0640     5.0906 f
  uce_1__uce/n36 (net)                          4      10.9155              0.0000     5.0906 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0879    0.0000 &   5.0907 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0590    0.1019     5.1926 f
  uce_1__uce/cache_req_complete_o (net)         2       8.4907              0.0000     5.1926 f
  uce_1__uce/U72/INP (INVX0)                                      0.0590    0.0001 &   5.1927 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0653    0.0411     5.2338 r
  uce_1__uce/n106 (net)                         2       6.9617              0.0000     5.2338 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0653    0.0010 &   5.2348 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2637    0.2026 @   5.4374 f
  uce_1__uce/mem_resp_yumi_o (net)              3      94.1101              0.0000     5.4374 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4374 f
  mem_resp_yumi_lo[1] (net)                            94.1101              0.0000     5.4374 f
  U3128/IN2 (AO22X1)                                              0.2696    0.0374 @   5.4748 f
  U3128/Q (AO22X1)                                                0.0573    0.1171     5.5918 f
  io_resp_yumi_o (net)                          1       5.1100              0.0000     5.5918 f
  io_resp_yumi_o (out)                                            0.0573    0.0073 &   5.5991 f
  data arrival time                                                                    5.5991

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.5991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.3009


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4530     0.4530
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.2188   0.0000   0.4530 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1850   0.2630 @   0.7160 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  54.5105   0.0000   0.7160 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7160 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   54.5105              0.0000     0.7160 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.7160 r
  core/be/be_calculator/csr_cmd_o[77] (net)            54.5105              0.0000     0.7160 r
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.7160 r
  core/be/csr_cmd[77] (net)                            54.5105              0.0000     0.7160 r
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.7160 r
  core/be/be_mem/csr_cmd_i[77] (net)                   54.5105              0.0000     0.7160 r
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.7160 r
  core/be/be_mem/csr/csr_cmd_i[77] (net)               54.5105              0.0000     0.7160 r
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1857    0.0182 @   0.7342 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1677    0.0962     0.8304 f
  core/be/be_mem/csr/n119 (net)                 1      12.2150              0.0000     0.8304 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1677    0.0270 &   0.8574 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7766    0.3754     1.2328 r
  core/be/be_mem/csr/n1592 (net)               22      94.0031              0.0000     1.2328 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7766    0.0843 &   1.3171 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3001    0.1752     1.4922 f
  core/be/be_mem/csr/n1130 (net)                4      20.7949              0.0000     1.4922 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3001    0.0101 &   1.5023 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1826    0.1012     1.6035 r
  core/be/be_mem/csr/n1825 (net)                3      11.4708              0.0000     1.6035 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1826    0.0072 &   1.6107 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1016    0.0758     1.6865 f
  core/be/be_mem/csr/n951 (net)                 2       5.6381              0.0000     1.6865 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1016    0.0000 &   1.6865 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0801    0.0506     1.7371 r
  core/be/be_mem/csr/n124 (net)                 1       3.9976              0.0000     1.7371 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0801    0.0025 &   1.7396 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1305    0.0917     1.8313 f
  core/be/be_mem/csr/n1286 (net)                4      16.2276              0.0000     1.8313 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1305    0.0002 &   1.8315 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0651    0.0413     1.8729 r
  core/be/be_mem/csr/n1295 (net)                1       2.8949              0.0000     1.8729 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0651    0.0000 &   1.8729 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0303    0.1021     1.9750 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.9702              0.0000     1.9750 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9750 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.9702              0.0000     1.9750 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0303    0.0000 &   1.9750 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0775    0.0330     2.0080 r
  core/be/be_mem/n8 (net)                       1       7.6658              0.0000     2.0080 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0775    0.0000 &   2.0081 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0729    0.0496     2.0577 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5435   0.0000   2.0577 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0577 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5435              0.0000     2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5435              0.0000     2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5435             0.0000     2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5435   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0729   0.0002 &   2.0579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0698   2.1277 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4339   0.0000   2.1277 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1277 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0468   0.0675   2.1952 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1031   0.0000   2.1952 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0468   0.0001 &   2.1953 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0654   2.2608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7947   0.0000   2.2608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3224 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8036   0.0000   2.3224 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3224 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0445   0.0666   2.3889 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.1132   0.0000   2.3889 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0445   0.0000 &   2.3890 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0407   0.0648   2.4538 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5643   0.0000   2.4538 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0407   0.0000 &   2.4539 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0595   2.5133 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7565   0.0000   2.5133 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5133 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0430   0.0656   2.5789 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5848   0.0000   2.5789 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0430   0.0000 &   2.5790 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0413   0.0651   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8098   0.0000   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0413   0.0000 &   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0263   0.0524   2.6965 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7148   0.0000   2.6965 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6965 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7148      0.0000     2.6965 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0263    0.0000 &   2.6965 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0585    0.0317     2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4706      0.0000     2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4706         0.0000     2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4706            0.0000     2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4706   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4706   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4706   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4706   0.0000   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.7282 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0264   0.0566   2.7848 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0211   0.0000   2.7848 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7848 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0211   0.0000   2.7848 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0264   0.0000 &   2.7849 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0627   2.8476 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9053   0.0000   2.8476 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8476 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.9053   0.0000   2.8476 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8476 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0400   0.0570   2.9047 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.6826   0.0000   2.9047 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9047 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.6826   0.0000   2.9047 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0400   0.0000 &   2.9047 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0549   0.0741   2.9787 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.3344   0.0000   2.9787 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9787 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.3344        0.0000     2.9787 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0549    0.0001 &   2.9789 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0312    0.0549     3.0338 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.4315        0.0000     3.0338 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0338 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.4315              0.0000     3.0338 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0338 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.4315              0.0000     3.0338 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0312    0.0000 &   3.0338 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0526     3.0864 f
  core/be/be_mem/csr/n1115 (net)                4      11.5922              0.0000     3.0864 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0864 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1164    0.0714     3.1578 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      11.0470              0.0000     3.1578 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1164    0.0001 &   3.1579 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1153    0.0645     3.2224 f
  core/be/be_mem/csr/n1202 (net)                3       7.3866              0.0000     3.2224 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1153    0.0000 &   3.2224 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4040    0.2684 @   3.4909 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     239.3543              0.0000     3.4909 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4909 f
  core/be/be_mem/trap_pkt_o[2] (net)                  239.3543              0.0000     3.4909 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4909 f
  core/be/n11 (net)                                   239.3543              0.0000     3.4909 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4909 f
  core/be/be_checker/trap_pkt_i[2] (net)              239.3543              0.0000     3.4909 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4909 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     239.3543              0.0000     3.4909 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4043    0.0012 @   3.4920 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1053    0.1433     3.6353 f
  core/be/be_checker/director/n145 (net)        4      32.4600              0.0000     3.6353 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1053    0.0005 &   3.6358 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1286    0.0686     3.7044 r
  core/be/be_checker/director/n4 (net)          5      17.2099              0.0000     3.7044 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1286    0.0001 &   3.7045 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1821    0.1807 @   3.8852 f
  core/be/be_checker/director/flush_o (net)     7      54.4089              0.0000     3.8852 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8852 f
  core/be/be_checker/flush_o (net)                     54.4089              0.0000     3.8852 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8852 f
  core/be/flush (net)                                  54.4089              0.0000     3.8852 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8852 f
  core/be/be_calculator/flush_i (net)                  54.4089              0.0000     3.8852 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1823    0.0179 @   3.9031 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1169    0.1317 @   4.0348 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  71.6262       0.0000     4.0348 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0348 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      71.6262              0.0000     4.0348 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1170    0.0039 @   4.0387 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1825    0.0744     4.1131 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.9393           0.0000     4.1131 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1131 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.9393              0.0000     4.1131 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1131 r
  core/be/mmu_cmd_v (net)                              21.9393              0.0000     4.1131 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1131 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.9393              0.0000     4.1131 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1825    0.0082 &   4.1213 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0973    0.1363     4.2576 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.9304              0.0000     4.2576 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2576 r
  core/be/be_mem/dcache/v_i (net)                      21.9304              0.0000     4.2576 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0973    0.0142 &   4.2719 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0876    0.1497 @   4.4215 f
  core/be/be_mem/dcache/n664 (net)              9      50.4456              0.0000     4.4215 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0883    0.0028 @   4.4244 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1953    0.0898     4.5142 r
  core/be/be_mem/dcache/n734 (net)             10      30.7811              0.0000     4.5142 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1953    0.0004 &   4.5146 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4176    0.2705     4.7851 f
  core/be/be_mem/dcache/n733 (net)             13      65.1314              0.0000     4.7851 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4176    0.0171 &   4.8022 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1223    0.0566     4.8588 r
  core/be/be_mem/dcache/n1037 (net)             1       3.9394              0.0000     4.8588 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1223    0.0000 &   4.8588 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1633    0.0960     4.9548 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.5464           0.0000     4.9548 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9548 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.5464              0.0000     4.9548 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9548 f
  core/be/data_mem_pkt_ready_o (net)                   10.5464              0.0000     4.9548 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9548 f
  core/data_mem_pkt_ready_o[1] (net)                   10.5464              0.0000     4.9548 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9548 f
  data_mem_pkt_ready_lo[1] (net)                       10.5464              0.0000     4.9548 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9548 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.5464              0.0000     4.9548 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1633    0.0001 &   4.9549 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1106    0.0708     5.0257 r
  uce_1__uce/n19 (net)                          2       5.2083              0.0000     5.0257 r
  uce_1__uce/U52/INP (INVX0)                                      0.1106    0.0000 &   5.0257 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0879    0.0640     5.0897 f
  uce_1__uce/n36 (net)                          4      10.9155              0.0000     5.0897 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0879    0.0000 &   5.0898 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0590    0.1019     5.1917 f
  uce_1__uce/cache_req_complete_o (net)         2       8.4907              0.0000     5.1917 f
  uce_1__uce/U72/INP (INVX0)                                      0.0590    0.0001 &   5.1917 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0653    0.0411     5.2329 r
  uce_1__uce/n106 (net)                         2       6.9617              0.0000     5.2329 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0653    0.0010 &   5.2339 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2637    0.2026 @   5.4365 f
  uce_1__uce/mem_resp_yumi_o (net)              3      94.1101              0.0000     5.4365 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4365 f
  mem_resp_yumi_lo[1] (net)                            94.1101              0.0000     5.4365 f
  U3128/IN2 (AO22X1)                                              0.2696    0.0374 @   5.4739 f
  U3128/Q (AO22X1)                                                0.0573    0.1171     5.5909 f
  io_resp_yumi_o (net)                          1       5.1100              0.0000     5.5909 f
  io_resp_yumi_o (out)                                            0.0573    0.0073 &   5.5982 f
  data arrival time                                                                    5.5982

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.5982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.3018


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4530     0.4530
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.2188   0.0000   0.4530 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1850   0.2630 @   0.7160 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  54.5105   0.0000   0.7160 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7160 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   54.5105              0.0000     0.7160 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.7160 r
  core/be/be_calculator/csr_cmd_o[77] (net)            54.5105              0.0000     0.7160 r
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.7160 r
  core/be/csr_cmd[77] (net)                            54.5105              0.0000     0.7160 r
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.7160 r
  core/be/be_mem/csr_cmd_i[77] (net)                   54.5105              0.0000     0.7160 r
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.7160 r
  core/be/be_mem/csr/csr_cmd_i[77] (net)               54.5105              0.0000     0.7160 r
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1857    0.0182 @   0.7342 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1677    0.0962     0.8304 f
  core/be/be_mem/csr/n119 (net)                 1      12.2150              0.0000     0.8304 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1677    0.0270 &   0.8574 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7766    0.3754     1.2328 r
  core/be/be_mem/csr/n1592 (net)               22      94.0031              0.0000     1.2328 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7766    0.0843 &   1.3171 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3001    0.1752     1.4922 f
  core/be/be_mem/csr/n1130 (net)                4      20.7949              0.0000     1.4922 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3001    0.0101 &   1.5023 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1826    0.1012     1.6035 r
  core/be/be_mem/csr/n1825 (net)                3      11.4708              0.0000     1.6035 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1826    0.0072 &   1.6107 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1016    0.0758     1.6865 f
  core/be/be_mem/csr/n951 (net)                 2       5.6381              0.0000     1.6865 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1016    0.0000 &   1.6865 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0801    0.0506     1.7371 r
  core/be/be_mem/csr/n124 (net)                 1       3.9976              0.0000     1.7371 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0801    0.0025 &   1.7396 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1305    0.0917     1.8313 f
  core/be/be_mem/csr/n1286 (net)                4      16.2276              0.0000     1.8313 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1305    0.0002 &   1.8315 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0651    0.0413     1.8729 r
  core/be/be_mem/csr/n1295 (net)                1       2.8949              0.0000     1.8729 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0651    0.0000 &   1.8729 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0303    0.1021     1.9750 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.9702              0.0000     1.9750 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9750 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.9702              0.0000     1.9750 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0303    0.0000 &   1.9750 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0775    0.0330     2.0080 r
  core/be/be_mem/n8 (net)                       1       7.6658              0.0000     2.0080 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0775    0.0000 &   2.0081 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0729    0.0496     2.0577 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5435   0.0000   2.0577 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0577 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5435              0.0000     2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5435              0.0000     2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5435             0.0000     2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5435   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0729   0.0002 &   2.0579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0698   2.1277 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4339   0.0000   2.1277 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1277 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0468   0.0675   2.1952 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1031   0.0000   2.1952 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0468   0.0001 &   2.1953 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0654   2.2608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7947   0.0000   2.2608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3224 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8036   0.0000   2.3224 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3224 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0445   0.0666   2.3889 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.1132   0.0000   2.3889 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0445   0.0000 &   2.3890 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0407   0.0648   2.4538 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5643   0.0000   2.4538 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0407   0.0000 &   2.4539 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0595   2.5133 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7565   0.0000   2.5133 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5133 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0430   0.0656   2.5789 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5848   0.0000   2.5789 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0430   0.0000 &   2.5790 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0413   0.0651   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8098   0.0000   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.8098      0.0000     2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0413    0.0000 &   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0544    0.0337     2.6778 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.8634         0.0000     2.6778 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0544    0.0000 &   2.6779 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0334    0.0595     2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.5580      0.0000     2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.5580         0.0000     2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.5580            0.0000     2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.5580   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.5580   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.5580   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.5580   0.0000   2.7373 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0334   0.0000 &   2.7374 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0298   0.0532   2.7906 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.1826   0.0000   2.7906 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7906 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.1826   0.0000   2.7906 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0298   0.0000 &   2.7906 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0407   0.0547   2.8454 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9053   0.0000   2.8454 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8454 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   6.9053   0.0000   2.8454 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0407   0.0000 &   2.8454 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0400   0.0570   2.9024 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.6826   0.0000   2.9024 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9024 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.6826   0.0000   2.9024 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0400   0.0000 &   2.9025 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0549   0.0741   2.9765 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  22.3344   0.0000   2.9765 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9765 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  22.3344        0.0000     2.9765 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0549    0.0001 &   2.9767 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0312    0.0549     3.0316 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.4315        0.0000     3.0316 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0316 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.4315              0.0000     3.0316 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0316 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.4315              0.0000     3.0316 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0312    0.0000 &   3.0316 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1655    0.0526     3.0841 f
  core/be/be_mem/csr/n1115 (net)                4      11.5922              0.0000     3.0841 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1655    0.0000 &   3.0842 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1164    0.0714     3.1556 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      11.0470              0.0000     3.1556 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1164    0.0001 &   3.1557 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1153    0.0645     3.2201 f
  core/be/be_mem/csr/n1202 (net)                3       7.3866              0.0000     3.2201 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1153    0.0000 &   3.2202 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.4040    0.2684 @   3.4886 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     239.3543              0.0000     3.4886 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4886 f
  core/be/be_mem/trap_pkt_o[2] (net)                  239.3543              0.0000     3.4886 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4886 f
  core/be/n11 (net)                                   239.3543              0.0000     3.4886 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4886 f
  core/be/be_checker/trap_pkt_i[2] (net)              239.3543              0.0000     3.4886 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4886 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     239.3543              0.0000     3.4886 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.4043    0.0012 @   3.4898 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1053    0.1433     3.6331 f
  core/be/be_checker/director/n145 (net)        4      32.4600              0.0000     3.6331 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1053    0.0005 &   3.6336 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1286    0.0686     3.7022 r
  core/be/be_checker/director/n4 (net)          5      17.2099              0.0000     3.7022 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1286    0.0001 &   3.7022 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1821    0.1807 @   3.8830 f
  core/be/be_checker/director/flush_o (net)     7      54.4089              0.0000     3.8830 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8830 f
  core/be/be_checker/flush_o (net)                     54.4089              0.0000     3.8830 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8830 f
  core/be/flush (net)                                  54.4089              0.0000     3.8830 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8830 f
  core/be/be_calculator/flush_i (net)                  54.4089              0.0000     3.8830 f
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1823    0.0179 @   3.9009 f
  core/be/be_calculator/U23/Q (OR2X2)                             0.1169    0.1317 @   4.0326 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  71.6262       0.0000     4.0326 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0326 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      71.6262              0.0000     4.0326 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1170    0.0039 @   4.0365 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1825    0.0744     4.1109 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.9393           0.0000     4.1109 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1109 r
  core/be/be_calculator/mmu_cmd_v_o (net)              21.9393              0.0000     4.1109 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1109 r
  core/be/mmu_cmd_v (net)                              21.9393              0.0000     4.1109 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1109 r
  core/be/be_mem/mmu_cmd_v_i (net)                     21.9393              0.0000     4.1109 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1825    0.0082 &   4.1191 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0973    0.1363     4.2554 r
  core/be/be_mem/dcache_pkt_v (net)             2      21.9304              0.0000     4.2554 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2554 r
  core/be/be_mem/dcache/v_i (net)                      21.9304              0.0000     4.2554 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0973    0.0142 &   4.2696 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0876    0.1497 @   4.4193 f
  core/be/be_mem/dcache/n664 (net)              9      50.4456              0.0000     4.4193 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0883    0.0028 @   4.4221 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1953    0.0898     4.5119 r
  core/be/be_mem/dcache/n734 (net)             10      30.7811              0.0000     4.5119 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1953    0.0004 &   4.5124 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.4176    0.2705     4.7829 f
  core/be/be_mem/dcache/n733 (net)             13      65.1314              0.0000     4.7829 f
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.4176    0.0171 &   4.8000 f
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1223    0.0566     4.8565 r
  core/be/be_mem/dcache/n1037 (net)             1       3.9394              0.0000     4.8565 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1223    0.0000 &   4.8566 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1633    0.0960     4.9526 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.5464           0.0000     4.9526 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9526 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.5464              0.0000     4.9526 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9526 f
  core/be/data_mem_pkt_ready_o (net)                   10.5464              0.0000     4.9526 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9526 f
  core/data_mem_pkt_ready_o[1] (net)                   10.5464              0.0000     4.9526 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9526 f
  data_mem_pkt_ready_lo[1] (net)                       10.5464              0.0000     4.9526 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9526 f
  uce_1__uce/data_mem_pkt_ready_i (net)                10.5464              0.0000     4.9526 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1633    0.0001 &   4.9527 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1106    0.0708     5.0235 r
  uce_1__uce/n19 (net)                          2       5.2083              0.0000     5.0235 r
  uce_1__uce/U52/INP (INVX0)                                      0.1106    0.0000 &   5.0235 r
  uce_1__uce/U52/ZN (INVX0)                                       0.0879    0.0640     5.0875 f
  uce_1__uce/n36 (net)                          4      10.9155              0.0000     5.0875 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0879    0.0000 &   5.0875 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0590    0.1019     5.1894 f
  uce_1__uce/cache_req_complete_o (net)         2       8.4907              0.0000     5.1894 f
  uce_1__uce/U72/INP (INVX0)                                      0.0590    0.0001 &   5.1895 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0653    0.0411     5.2307 r
  uce_1__uce/n106 (net)                         2       6.9617              0.0000     5.2307 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0653    0.0010 &   5.2317 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2637    0.2026 @   5.4343 f
  uce_1__uce/mem_resp_yumi_o (net)              3      94.1101              0.0000     5.4343 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4343 f
  mem_resp_yumi_lo[1] (net)                            94.1101              0.0000     5.4343 f
  U3128/IN2 (AO22X1)                                              0.2696    0.0374 @   5.4716 f
  U3128/Q (AO22X1)                                                0.0573    0.1171     5.5887 f
  io_resp_yumi_o (net)                          1       5.1100              0.0000     5.5887 f
  io_resp_yumi_o (out)                                            0.0573    0.0073 &   5.5960 f
  data arrival time                                                                    5.5960

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.5960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.3040


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4530     0.4530
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.2188   0.0000   0.4530 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/Q (DFFX1)   0.1850   0.2630 @   0.7160 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (net)     5  54.5105   0.0000   0.7160 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[77] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7160 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (net)   54.5105              0.0000     0.7160 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[77] (bp_be_pipe_mem_02_0)        0.0000     0.7160 r
  core/be/be_calculator/csr_cmd_o[77] (net)            54.5105              0.0000     0.7160 r
  core/be/be_calculator/csr_cmd_o[77] (bp_be_calculator_top_02_0)           0.0000     0.7160 r
  core/be/csr_cmd[77] (net)                            54.5105              0.0000     0.7160 r
  core/be/be_mem/csr_cmd_i[77] (bp_be_mem_top_02_0)                         0.0000     0.7160 r
  core/be/be_mem/csr_cmd_i[77] (net)                   54.5105              0.0000     0.7160 r
  core/be/be_mem/csr/csr_cmd_i[77] (bp_be_csr_02_0)                         0.0000     0.7160 r
  core/be/be_mem/csr/csr_cmd_i[77] (net)               54.5105              0.0000     0.7160 r
  core/be/be_mem/csr/U211/IN2 (NAND2X0)                           0.1857    0.0182 @   0.7342 r
  core/be/be_mem/csr/U211/QN (NAND2X0)                            0.1677    0.0962     0.8304 f
  core/be/be_mem/csr/n119 (net)                 1      12.2150              0.0000     0.8304 f
  core/be/be_mem/csr/U212/IN2 (NOR2X0)                            0.1677    0.0270 &   0.8574 f
  core/be/be_mem/csr/U212/QN (NOR2X0)                             0.7766    0.3754     1.2328 r
  core/be/be_mem/csr/n1592 (net)               22      94.0031              0.0000     1.2328 r
  core/be/be_mem/csr/icc_place127/INP (INVX0)                     0.7766    0.0843 &   1.3171 r
  core/be/be_mem/csr/icc_place127/ZN (INVX0)                      0.3001    0.1752     1.4922 f
  core/be/be_mem/csr/n1130 (net)                4      20.7949              0.0000     1.4922 f
  core/be/be_mem/csr/U214/IN1 (NOR2X0)                            0.3001    0.0101 &   1.5023 f
  core/be/be_mem/csr/U214/QN (NOR2X0)                             0.1826    0.1012     1.6035 r
  core/be/be_mem/csr/n1825 (net)                3      11.4708              0.0000     1.6035 r
  core/be/be_mem/csr/U215/IN2 (NOR2X0)                            0.1826    0.0072 &   1.6107 r
  core/be/be_mem/csr/U215/QN (NOR2X0)                             0.1016    0.0758     1.6865 f
  core/be/be_mem/csr/n951 (net)                 2       5.6381              0.0000     1.6865 f
  core/be/be_mem/csr/U220/IN1 (NAND2X0)                           0.1016    0.0000 &   1.6865 f
  core/be/be_mem/csr/U220/QN (NAND2X0)                            0.0801    0.0506     1.7371 r
  core/be/be_mem/csr/n124 (net)                 1       3.9976              0.0000     1.7371 r
  core/be/be_mem/csr/U221/IN2 (NOR2X0)                            0.0801    0.0025 &   1.7396 r
  core/be/be_mem/csr/U221/QN (NOR2X0)                             0.1305    0.0917     1.8313 f
  core/be/be_mem/csr/n1286 (net)                4      16.2276              0.0000     1.8313 f
  core/be/be_mem/csr/U1699/IN2 (NAND2X1)                          0.1305    0.0002 &   1.8315 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0651    0.0413     1.8729 r
  core/be/be_mem/csr/n1295 (net)                1       2.8949              0.0000     1.8729 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0651    0.0000 &   1.8729 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0303    0.1021     1.9750 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.9702              0.0000     1.9750 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9750 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.9702              0.0000     1.9750 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0303    0.0000 &   1.9750 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0775    0.0330     2.0080 r
  core/be/be_mem/n8 (net)                       1       7.6658              0.0000     2.0080 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0775    0.0000 &   2.0081 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0729    0.0496     2.0577 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  22.5435   0.0000   2.0577 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0577 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    22.5435              0.0000     2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   22.5435              0.0000     2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  22.5435             0.0000     2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  22.5435   0.0000   2.0577 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0729   0.0002 &   2.0579 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0698   2.1277 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.4339   0.0000   2.1277 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0000 &   2.1277 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0468   0.0675   2.1952 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1031   0.0000   2.1952 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0468   0.0001 &   2.1953 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0417   0.0654   2.2608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.7947   0.0000   2.2608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0417   0.0000 &   2.2608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0369   0.0616   2.3224 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.8036   0.0000   2.3224 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0369   0.0000 &   2.3224 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0445   0.0666   2.3889 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.1132   0.0000   2.3889 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0445   0.0000 &   2.3890 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0407   0.0648   2.4538 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.5643   0.0000   2.4538 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0407   0.0000 &   2.4539 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0595   2.5133 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7565   0.0000   2.5133 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5133 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0430   0.0656   2.5789 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5848   0.0000   2.5789 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0430   0.0000 &   2.5790 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0413   0.0651   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.8098   0.0000   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0413   0.0000 &   2.6441 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0263   0.0524   2.6965 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7148   0.0000   2.6965 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6965 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7148      0.0000     2.6965 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0263    0.0000 &   2.6965 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0350    0.0224     2.7189 r
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.1081         0.0000     2.7189 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0350    0.0000 &   2.7189 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0478    0.0379     2.7568 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.1124      0.0000     2.7568 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7568 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.1124         0.0000     2.7568 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7568 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.1124            0.0000     2.7568 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7568 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.1124   0.0000   2.7568 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7568 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.1124   0.0000   2.7568 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7568 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.1124   0.0000   2.7568 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7568 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.1124   0.0000   2.7568 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0478   0.0000 &   2.7569 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0272   0.0544   2.8113 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.1728   0.0000   2.8113 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.8113 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.1728   0.0000   2.8113 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0272   0.0000 &   2.8113 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0291   0.0506   2.8619 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0253   0.0000   2.8619 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8619 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0253   0.0000   2.8619 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0291   0.0000 &   2.8620 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0355   0.0596   2.9216 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   6.4850   0.0000   2.9216 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9216 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   6.4850   0.0000   2.9216 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0355   0.0000 &   2.9216 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0490   0.0740   2.9956 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  21.9251   0.0000   2.9956 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9956 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  21.9251        0.0000     2.9956 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0490    0.0001 &   2.9958 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0283    0.0535     3.0492 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.3675        0.0000     3.0492 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0492 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.3675              0.0000     3.0492 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0492 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.3675              0.0000     3.0492 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0283    0.0000 &   3.0492 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2073    0.0521     3.1014 r
  core/be/be_mem/csr/n1115 (net)                4      11.7959              0.0000     3.1014 r
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.2073    0.0000 &   3.1014 r
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1135    0.0779     3.1793 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      10.8499              0.0000     3.1793 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1135    0.0001 &   3.1794 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1111    0.0622     3.2416 r
  core/be/be_mem/csr/n1202 (net)                3       7.4532              0.0000     3.2416 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1111    0.0000 &   3.2416 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3932    0.2444 @   3.4860 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     242.6531              0.0000     3.4860 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4860 r
  core/be/be_mem/trap_pkt_o[2] (net)                  242.6531              0.0000     3.4860 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4860 r
  core/be/n11 (net)                                   242.6531              0.0000     3.4860 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4860 r
  core/be/be_checker/trap_pkt_i[2] (net)              242.6531              0.0000     3.4860 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4860 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     242.6531              0.0000     3.4860 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.3936    0.0012 @   3.4872 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.1257    0.1594     3.6466 r
  core/be/be_checker/director/n145 (net)        4      32.7571              0.0000     3.6466 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1257    0.0005 &   3.6471 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1264    0.0759     3.7231 f
  core/be/be_checker/director/n4 (net)          5      16.9742              0.0000     3.7231 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1264    0.0001 &   3.7232 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1787    0.1755 @   3.8986 r
  core/be/be_checker/director/flush_o (net)     7      55.0916              0.0000     3.8986 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8986 r
  core/be/be_checker/flush_o (net)                     55.0916              0.0000     3.8986 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8986 r
  core/be/flush (net)                                  55.0916              0.0000     3.8986 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8986 r
  core/be/be_calculator/flush_i (net)                  55.0916              0.0000     3.8986 r
  core/be/be_calculator/U23/IN1 (OR2X2)                           0.1790    0.0174 @   3.9161 r
  core/be/be_calculator/U23/Q (OR2X2)                             0.1305    0.1377 @   4.0538 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  72.0378       0.0000     4.0538 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0538 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      72.0378              0.0000     4.0538 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1306    0.0043 @   4.0581 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1632    0.0751     4.1332 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  21.7281           0.0000     4.1332 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1332 f
  core/be/be_calculator/mmu_cmd_v_o (net)              21.7281              0.0000     4.1332 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1332 f
  core/be/mmu_cmd_v (net)                              21.7281              0.0000     4.1332 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1332 f
  core/be/be_mem/mmu_cmd_v_i (net)                     21.7281              0.0000     4.1332 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1632    0.0067 &   4.1398 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.0926    0.1245     4.2644 f
  core/be/be_mem/dcache_pkt_v (net)             2      21.8557              0.0000     4.2644 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2644 f
  core/be/be_mem/dcache/v_i (net)                      21.8557              0.0000     4.2644 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.0926    0.0127 &   4.2770 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0979    0.1472 @   4.4243 r
  core/be/be_mem/dcache/n664 (net)              9      50.9502              0.0000     4.4243 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0985    0.0030 @   4.4273 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1343    0.0822     4.5095 f
  core/be/be_mem/dcache/n734 (net)             10      30.5704              0.0000     4.5095 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1343    0.0004 &   4.5100 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.5488    0.2762     4.7861 r
  core/be/be_mem/dcache/n733 (net)             13      65.3872              0.0000     4.7861 r
  core/be/be_mem/dcache/icc_place169/INP (INVX0)                  0.5488    0.0233 &   4.8094 r
  core/be/be_mem/dcache/icc_place169/ZN (INVX0)                   0.1473    0.0657     4.8751 f
  core/be/be_mem/dcache/n1037 (net)             1       3.8369              0.0000     4.8751 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.1473    0.0000 &   4.8752 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1639    0.0879     4.9631 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  10.7392           0.0000     4.9631 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9631 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            10.7392              0.0000     4.9631 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9631 r
  core/be/data_mem_pkt_ready_o (net)                   10.7392              0.0000     4.9631 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9631 r
  core/data_mem_pkt_ready_o[1] (net)                   10.7392              0.0000     4.9631 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9631 r
  data_mem_pkt_ready_lo[1] (net)                       10.7392              0.0000     4.9631 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9631 r
  uce_1__uce/data_mem_pkt_ready_i (net)                10.7392              0.0000     4.9631 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1639    0.0001 &   4.9632 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1007    0.0603     5.0234 f
  uce_1__uce/n19 (net)                          2       5.1254              0.0000     5.0234 f
  uce_1__uce/U52/INP (INVX0)                                      0.1007    0.0000 &   5.0235 f
  uce_1__uce/U52/ZN (INVX0)                                       0.0991    0.0614     5.0848 r
  uce_1__uce/n36 (net)                          4      11.0257              0.0000     5.0848 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0991    0.0000 &   5.0849 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0631    0.0870     5.1719 r
  uce_1__uce/cache_req_complete_o (net)         2       8.6191              0.0000     5.1719 r
  uce_1__uce/U72/INP (INVX0)                                      0.0631    0.0001 &   5.1719 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0560    0.0427     5.2146 f
  uce_1__uce/n106 (net)                         2       6.9002              0.0000     5.2146 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0560    0.0009 &   5.2155 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3095    0.2104 @   5.4259 r
  uce_1__uce/mem_resp_yumi_o (net)              3      94.2164              0.0000     5.4259 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4259 r
  mem_resp_yumi_lo[1] (net)                            94.2164              0.0000     5.4259 r
  U3128/IN2 (AO22X1)                                              0.3144    0.0399 @   5.4658 r
  U3128/Q (AO22X1)                                                0.0559    0.1219     5.5877 r
  io_resp_yumi_o (net)                          1       5.1100              0.0000     5.5877 r
  io_resp_yumi_o (out)                                            0.0559    0.0071 &   5.5948 r
  data arrival time                                                                    5.5948

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.5948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.3052


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1828/S (MUX21X1)                                               0.4840    0.0370 @   1.1565 f
  U1828/Q (MUX21X1)                                               0.2285    0.2199 @   1.3764 r
  n2646 (net)                                   1      64.2008              0.0000     1.3764 r
  icc_place1905/INP (NBUFFX2)                                     0.2297    0.0494 @   1.4258 r
  icc_place1905/Z (NBUFFX2)                                       0.3166    0.1885 @   1.6143 r
  mem_cmd_o[36] (net)                           5     178.4414              0.0000     1.6143 r
  U1989/IN1 (NOR4X0)                                              0.3394    0.0481 @   1.6624 r
  U1989/QN (NOR4X0)                                               0.1758    0.0928     1.7552 f
  n37 (net)                                     1       5.8419              0.0000     1.7552 f
  U1991/IN2 (NAND4X0)                                             0.1758    0.0036 &   1.7587 f
  U1991/QN (NAND4X0)                                              0.1626    0.0660     1.8247 r
  n39 (net)                                     1       4.4778              0.0000     1.8247 r
  U1992/IN3 (NOR3X0)                                              0.1626    0.0000 &   1.8247 r
  U1992/QN (NOR3X0)                                               0.2322    0.1248     1.9495 f
  n238 (net)                                    2      14.0402              0.0000     1.9495 f
  U1995/IN1 (NAND2X0)                                             0.2322    0.0313 &   1.9808 f
  U1995/QN (NAND2X0)                                              0.1943    0.1205     2.1013 r
  n236 (net)                                    2      14.2812              0.0000     2.1013 r
  U3122/IN2 (NOR2X0)                                              0.1943    0.0083 &   2.1096 r
  U3122/QN (NOR2X0)                                               0.1099    0.0694     2.1790 f
  io_cmd_v_o (net)                              1       3.8188              0.0000     2.1790 f
  io_cmd_v_o (out)                                                0.1099    0.0107 &   2.1897 f
  data arrival time                                                                    2.1897

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7103


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1828/S (MUX21X1)                                               0.5071    0.0376 @   1.1474 r
  U1828/Q (MUX21X1)                                               0.2285    0.2228 @   1.3702 r
  n2646 (net)                                   1      64.2008              0.0000     1.3702 r
  icc_place1905/INP (NBUFFX2)                                     0.2297    0.0494 @   1.4197 r
  icc_place1905/Z (NBUFFX2)                                       0.3166    0.1885 @   1.6082 r
  mem_cmd_o[36] (net)                           5     178.4414              0.0000     1.6082 r
  U1989/IN1 (NOR4X0)                                              0.3394    0.0481 @   1.6563 r
  U1989/QN (NOR4X0)                                               0.1758    0.0928     1.7490 f
  n37 (net)                                     1       5.8419              0.0000     1.7490 f
  U1991/IN2 (NAND4X0)                                             0.1758    0.0036 &   1.7526 f
  U1991/QN (NAND4X0)                                              0.1626    0.0660     1.8186 r
  n39 (net)                                     1       4.4778              0.0000     1.8186 r
  U1992/IN3 (NOR3X0)                                              0.1626    0.0000 &   1.8186 r
  U1992/QN (NOR3X0)                                               0.2322    0.1248     1.9433 f
  n238 (net)                                    2      14.0402              0.0000     1.9433 f
  U1995/IN1 (NAND2X0)                                             0.2322    0.0313 &   1.9747 f
  U1995/QN (NAND2X0)                                              0.1943    0.1205     2.0952 r
  n236 (net)                                    2      14.2812              0.0000     2.0952 r
  U3122/IN2 (NOR2X0)                                              0.1943    0.0083 &   2.1035 r
  U3122/QN (NOR2X0)                                               0.1099    0.0694     2.1729 f
  io_cmd_v_o (net)                              1       3.8188              0.0000     2.1729 f
  io_cmd_v_o (out)                                                0.1099    0.0107 &   2.1836 f
  data arrival time                                                                    2.1836

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7164


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1828/S (MUX21X1)                                               0.4840    0.0370 @   1.1565 f
  U1828/Q (MUX21X1)                                               0.2199    0.1976 @   1.3540 f
  n2646 (net)                                   1      64.1416              0.0000     1.3540 f
  icc_place1905/INP (NBUFFX2)                                     0.2212    0.0470 @   1.4010 f
  icc_place1905/Z (NBUFFX2)                                       0.3020    0.1835 @   1.5845 f
  mem_cmd_o[36] (net)                           5     178.0745              0.0000     1.5845 f
  U1989/IN1 (NOR4X0)                                              0.3257    0.0477 @   1.6322 f
  U1989/QN (NOR4X0)                                               0.1995    0.0961     1.7284 r
  n37 (net)                                     1       5.8500              0.0000     1.7284 r
  U1991/IN2 (NAND4X0)                                             0.1995    0.0047 &   1.7331 r
  U1991/QN (NAND4X0)                                              0.1415    0.0577     1.7908 f
  n39 (net)                                     1       4.3931              0.0000     1.7908 f
  U1992/IN3 (NOR3X0)                                              0.1415    0.0000 &   1.7908 f
  U1992/QN (NOR3X0)                                               0.2442    0.0987     1.8895 r
  n238 (net)                                    2      14.1571              0.0000     1.8895 r
  U1995/IN1 (NAND2X0)                                             0.2442    0.0346 &   1.9241 r
  U1995/QN (NAND2X0)                                              0.1915    0.1281     2.0522 f
  n236 (net)                                    2      14.1406              0.0000     2.0522 f
  U3122/IN2 (NOR2X0)                                              0.1915    0.0077 &   2.0599 f
  U3122/QN (NOR2X0)                                               0.1194    0.0460     2.1058 r
  io_cmd_v_o (net)                              1       3.8188              0.0000     2.1058 r
  io_cmd_v_o (out)                                                0.1194    0.0128 &   2.1186 r
  data arrival time                                                                    2.1186

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7814


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1828/S (MUX21X1)                                               0.5071    0.0376 @   1.1474 r
  U1828/Q (MUX21X1)                                               0.2199    0.1989 @   1.3463 f
  n2646 (net)                                   1      64.1416              0.0000     1.3463 f
  icc_place1905/INP (NBUFFX2)                                     0.2212    0.0470 @   1.3933 f
  icc_place1905/Z (NBUFFX2)                                       0.3020    0.1835 @   1.5768 f
  mem_cmd_o[36] (net)                           5     178.0745              0.0000     1.5768 f
  U1989/IN1 (NOR4X0)                                              0.3257    0.0477 @   1.6245 f
  U1989/QN (NOR4X0)                                               0.1995    0.0961     1.7206 r
  n37 (net)                                     1       5.8500              0.0000     1.7206 r
  U1991/IN2 (NAND4X0)                                             0.1995    0.0047 &   1.7254 r
  U1991/QN (NAND4X0)                                              0.1415    0.0577     1.7831 f
  n39 (net)                                     1       4.3931              0.0000     1.7831 f
  U1992/IN3 (NOR3X0)                                              0.1415    0.0000 &   1.7831 f
  U1992/QN (NOR3X0)                                               0.2442    0.0987     1.8818 r
  n238 (net)                                    2      14.1571              0.0000     1.8818 r
  U1995/IN1 (NAND2X0)                                             0.2442    0.0346 &   1.9163 r
  U1995/QN (NAND2X0)                                              0.1915    0.1281     2.0445 f
  n236 (net)                                    2      14.1406              0.0000     2.0445 f
  U3122/IN2 (NOR2X0)                                              0.1915    0.0077 &   2.0521 f
  U3122/QN (NOR2X0)                                               0.1194    0.0460     2.0981 r
  io_cmd_v_o (net)                              1       3.8188              0.0000     2.0981 r
  io_cmd_v_o (out)                                                0.1194    0.0128 &   2.1109 r
  data arrival time                                                                    2.1109

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7891


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)   0.0000   1.1194 f
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (net)         301.8166              0.0000     1.1194 f
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1194 f
  mem_arbiter/enc/i[1] (net)                          301.8166              0.0000     1.1194 f
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1194 f
  mem_arbiter/enc/genblk1_scan/i[1] (net)             301.8166              0.0000     1.1194 f
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.4842    0.0298 @   1.1492 f
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0420    0.0673     1.2165 f
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1       2.8241              0.0000     1.2165 f
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.2165 f
  mem_arbiter/enc/scan_lo_0_ (net)                      2.8241              0.0000     1.2165 f
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0420    0.0000 &   1.2165 f
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.0425    0.0274     1.2439 r
  mem_arbiter/enc/n1 (net)                      1       3.6674              0.0000     1.2439 r
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.0425    0.0000 &   1.2439 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1676    0.0348     1.2787 f
  mem_arbiter/enc/o[0] (net)                    1       3.3242              0.0000     1.2787 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.2787 f
  mem_arbiter/grants_unmasked_lo[0] (net)               3.3242              0.0000     1.2787 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1676    0.0061 &   1.2848 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0527    0.0903     1.3751 f
  mem_arbiter/grants_o[0] (net)                 2       8.0175              0.0000     1.3751 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.3751 f
  fifo_yumi_li[0] (net)                                 8.0175              0.0000     1.3751 f
  U1993/IN2 (NOR2X0)                                              0.0527    0.0000 &   1.3751 f
  U1993/QN (NOR2X0)                                               0.5356    0.2563     1.6314 r
  n237 (net)                                    2      64.3237              0.0000     1.6314 r
  U1994/INP (INVX0)                                               0.5356    0.2009 &   1.8323 r
  U1994/ZN (INVX0)                                                0.1317    0.0530     1.8853 f
  n40 (net)                                     1       2.3634              0.0000     1.8853 f
  U1995/IN2 (NAND2X0)                                             0.1317    0.0000 &   1.8853 f
  U1995/QN (NAND2X0)                                              0.1943    0.1054     1.9907 r
  n236 (net)                                    2      14.2812              0.0000     1.9907 r
  U3122/IN2 (NOR2X0)                                              0.1943    0.0083 &   1.9990 r
  U3122/QN (NOR2X0)                                               0.1099    0.0694     2.0684 f
  io_cmd_v_o (net)                              1       3.8188              0.0000     2.0684 f
  io_cmd_v_o (out)                                                0.1099    0.0107 &   2.0791 f
  data arrival time                                                                    2.0791

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8209


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1828/S (MUX21X1)                                               0.4840    0.0370 @   1.1565 f
  U1828/Q (MUX21X1)                                               0.2285    0.2199 @   1.3764 r
  n2646 (net)                                   1      64.2008              0.0000     1.3764 r
  icc_place1905/INP (NBUFFX2)                                     0.2297    0.0494 @   1.4258 r
  icc_place1905/Z (NBUFFX2)                                       0.3166    0.1885 @   1.6143 r
  mem_cmd_o[36] (net)                           5     178.4414              0.0000     1.6143 r
  U1989/IN1 (NOR4X0)                                              0.3394    0.0481 @   1.6624 r
  U1989/QN (NOR4X0)                                               0.1758    0.0928     1.7552 f
  n37 (net)                                     1       5.8419              0.0000     1.7552 f
  U1991/IN2 (NAND4X0)                                             0.1758    0.0036 &   1.7587 f
  U1991/QN (NAND4X0)                                              0.1626    0.0660     1.8247 r
  n39 (net)                                     1       4.4778              0.0000     1.8247 r
  U1992/IN3 (NOR3X0)                                              0.1626    0.0000 &   1.8247 r
  U1992/QN (NOR3X0)                                               0.2322    0.1248     1.9495 f
  n238 (net)                                    2      14.0402              0.0000     1.9495 f
  U3123/IN1 (NOR2X0)                                              0.2322    0.0313 &   1.9808 f
  U3123/QN (NOR2X0)                                               0.1490    0.0688     2.0497 r
  mem_cmd_v_o (net)                             1       6.2369              0.0000     2.0497 r
  mem_cmd_v_o (out)                                               0.1490    0.0001 &   2.0498 r
  data arrival time                                                                    2.0498

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8502


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1828/S (MUX21X1)                                               0.5071    0.0376 @   1.1474 r
  U1828/Q (MUX21X1)                                               0.2285    0.2228 @   1.3702 r
  n2646 (net)                                   1      64.2008              0.0000     1.3702 r
  icc_place1905/INP (NBUFFX2)                                     0.2297    0.0494 @   1.4197 r
  icc_place1905/Z (NBUFFX2)                                       0.3166    0.1885 @   1.6082 r
  mem_cmd_o[36] (net)                           5     178.4414              0.0000     1.6082 r
  U1989/IN1 (NOR4X0)                                              0.3394    0.0481 @   1.6563 r
  U1989/QN (NOR4X0)                                               0.1758    0.0928     1.7490 f
  n37 (net)                                     1       5.8419              0.0000     1.7490 f
  U1991/IN2 (NAND4X0)                                             0.1758    0.0036 &   1.7526 f
  U1991/QN (NAND4X0)                                              0.1626    0.0660     1.8186 r
  n39 (net)                                     1       4.4778              0.0000     1.8186 r
  U1992/IN3 (NOR3X0)                                              0.1626    0.0000 &   1.8186 r
  U1992/QN (NOR3X0)                                               0.2322    0.1248     1.9433 f
  n238 (net)                                    2      14.0402              0.0000     1.9433 f
  U3123/IN1 (NOR2X0)                                              0.2322    0.0313 &   1.9747 f
  U3123/QN (NOR2X0)                                               0.1490    0.0688     2.0435 r
  mem_cmd_v_o (net)                             1       6.2369              0.0000     2.0435 r
  mem_cmd_v_o (out)                                               0.1490    0.0001 &   2.0436 r
  data arrival time                                                                    2.0436

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8564


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)   0.0000   1.1098 r
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (net)         306.1526              0.0000     1.1098 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1098 r
  mem_arbiter/enc/i[1] (net)                          306.1526              0.0000     1.1098 r
  mem_arbiter/enc/U2/IN2 (NOR2X0)                                 0.5073    0.0303 @   1.1401 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1676    0.1021     1.2422 f
  mem_arbiter/enc/o[0] (net)                    1       3.3242              0.0000     1.2422 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.2422 f
  mem_arbiter/grants_unmasked_lo[0] (net)               3.3242              0.0000     1.2422 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1676    0.0061 &   1.2484 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0527    0.0903     1.3387 f
  mem_arbiter/grants_o[0] (net)                 2       8.0175              0.0000     1.3387 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.3387 f
  fifo_yumi_li[0] (net)                                 8.0175              0.0000     1.3387 f
  U1993/IN2 (NOR2X0)                                              0.0527    0.0000 &   1.3387 f
  U1993/QN (NOR2X0)                                               0.5356    0.2563     1.5950 r
  n237 (net)                                    2      64.3237              0.0000     1.5950 r
  U1994/INP (INVX0)                                               0.5356    0.2009 &   1.7959 r
  U1994/ZN (INVX0)                                                0.1317    0.0530     1.8489 f
  n40 (net)                                     1       2.3634              0.0000     1.8489 f
  U1995/IN2 (NAND2X0)                                             0.1317    0.0000 &   1.8489 f
  U1995/QN (NAND2X0)                                              0.1943    0.1054     1.9542 r
  n236 (net)                                    2      14.2812              0.0000     1.9542 r
  U3122/IN2 (NOR2X0)                                              0.1943    0.0083 &   1.9625 r
  U3122/QN (NOR2X0)                                               0.1099    0.0694     2.0319 f
  io_cmd_v_o (net)                              1       3.8188              0.0000     2.0319 f
  io_cmd_v_o (out)                                                0.1099    0.0107 &   2.0426 f
  data arrival time                                                                    2.0426

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8574


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1830/S (MUX21X1)                                               0.4840    0.0311 @   1.1505 f
  U1830/Q (MUX21X1)                                               0.3517    0.2649 @   1.4154 r
  io_cmd_o[37] (net)                            5     103.5684              0.0000     1.4154 r
  U1990/IN3 (NOR4X0)                                              0.3563    0.0646 @   1.4800 r
  U1990/QN (NOR4X0)                                               0.1571    0.1113     1.5913 f
  n36 (net)                                     1       2.9052              0.0000     1.5913 f
  U1991/IN3 (NAND4X0)                                             0.1571    0.0000 &   1.5913 f
  U1991/QN (NAND4X0)                                              0.1626    0.0622     1.6535 r
  n39 (net)                                     1       4.4778              0.0000     1.6535 r
  U1992/IN3 (NOR3X0)                                              0.1626    0.0000 &   1.6535 r
  U1992/QN (NOR3X0)                                               0.2322    0.1248     1.7782 f
  n238 (net)                                    2      14.0402              0.0000     1.7782 f
  U1995/IN1 (NAND2X0)                                             0.2322    0.0313 &   1.8096 f
  U1995/QN (NAND2X0)                                              0.1943    0.1205     1.9301 r
  n236 (net)                                    2      14.2812              0.0000     1.9301 r
  U3122/IN2 (NOR2X0)                                              0.1943    0.0083 &   1.9384 r
  U3122/QN (NOR2X0)                                               0.1099    0.0694     2.0078 f
  io_cmd_v_o (net)                              1       3.8188              0.0000     2.0078 f
  io_cmd_v_o (out)                                                0.1099    0.0107 &   2.0185 f
  data arrival time                                                                    2.0185

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8815


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1838/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1838/Q (MUX21X1)                                               0.3492    0.2667 @   1.4171 r
  io_cmd_o[41] (net)                            5     103.7164              0.0000     1.4171 r
  U1990/IN2 (NOR4X0)                                              0.3525    0.0728 @   1.4899 r
  U1990/QN (NOR4X0)                                               0.1571    0.0970     1.5869 f
  n36 (net)                                     1       2.9052              0.0000     1.5869 f
  U1991/IN3 (NAND4X0)                                             0.1571    0.0000 &   1.5869 f
  U1991/QN (NAND4X0)                                              0.1626    0.0622     1.6490 r
  n39 (net)                                     1       4.4778              0.0000     1.6490 r
  U1992/IN3 (NOR3X0)                                              0.1626    0.0000 &   1.6491 r
  U1992/QN (NOR3X0)                                               0.2322    0.1248     1.7738 f
  n238 (net)                                    2      14.0402              0.0000     1.7738 f
  U1995/IN1 (NAND2X0)                                             0.2322    0.0313 &   1.8052 f
  U1995/QN (NAND2X0)                                              0.1943    0.1205     1.9256 r
  n236 (net)                                    2      14.2812              0.0000     1.9256 r
  U3122/IN2 (NOR2X0)                                              0.1943    0.0083 &   1.9339 r
  U3122/QN (NOR2X0)                                               0.1099    0.0694     2.0034 f
  io_cmd_v_o (net)                              1       3.8188              0.0000     2.0034 f
  io_cmd_v_o (out)                                                0.1099    0.0107 &   2.0141 f
  data arrival time                                                                    2.0141

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8859


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1830/S (MUX21X1)                                               0.5071    0.0316 @   1.1414 r
  U1830/Q (MUX21X1)                                               0.3517    0.2679 @   1.4092 r
  io_cmd_o[37] (net)                            5     103.5684              0.0000     1.4092 r
  U1990/IN3 (NOR4X0)                                              0.3563    0.0646 @   1.4738 r
  U1990/QN (NOR4X0)                                               0.1571    0.1113     1.5851 f
  n36 (net)                                     1       2.9052              0.0000     1.5851 f
  U1991/IN3 (NAND4X0)                                             0.1571    0.0000 &   1.5851 f
  U1991/QN (NAND4X0)                                              0.1626    0.0622     1.6473 r
  n39 (net)                                     1       4.4778              0.0000     1.6473 r
  U1992/IN3 (NOR3X0)                                              0.1626    0.0000 &   1.6473 r
  U1992/QN (NOR3X0)                                               0.2322    0.1248     1.7721 f
  n238 (net)                                    2      14.0402              0.0000     1.7721 f
  U1995/IN1 (NAND2X0)                                             0.2322    0.0313 &   1.8034 f
  U1995/QN (NAND2X0)                                              0.1943    0.1205     1.9239 r
  n236 (net)                                    2      14.2812              0.0000     1.9239 r
  U3122/IN2 (NOR2X0)                                              0.1943    0.0083 &   1.9322 r
  U3122/QN (NOR2X0)                                               0.1099    0.0694     2.0016 f
  io_cmd_v_o (net)                              1       3.8188              0.0000     2.0016 f
  io_cmd_v_o (out)                                                0.1099    0.0107 &   2.0123 f
  data arrival time                                                                    2.0123

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8877


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1838/S (MUX21X1)                                               0.5072    0.0314 @   1.1412 r
  U1838/Q (MUX21X1)                                               0.3492    0.2697 @   1.4109 r
  io_cmd_o[41] (net)                            5     103.7164              0.0000     1.4109 r
  U1990/IN2 (NOR4X0)                                              0.3525    0.0728 @   1.4837 r
  U1990/QN (NOR4X0)                                               0.1571    0.0970     1.5807 f
  n36 (net)                                     1       2.9052              0.0000     1.5807 f
  U1991/IN3 (NAND4X0)                                             0.1571    0.0000 &   1.5807 f
  U1991/QN (NAND4X0)                                              0.1626    0.0622     1.6429 r
  n39 (net)                                     1       4.4778              0.0000     1.6429 r
  U1992/IN3 (NOR3X0)                                              0.1626    0.0000 &   1.6429 r
  U1992/QN (NOR3X0)                                               0.2322    0.1248     1.7676 f
  n238 (net)                                    2      14.0402              0.0000     1.7676 f
  U1995/IN1 (NAND2X0)                                             0.2322    0.0313 &   1.7990 f
  U1995/QN (NAND2X0)                                              0.1943    0.1205     1.9195 r
  n236 (net)                                    2      14.2812              0.0000     1.9195 r
  U3122/IN2 (NOR2X0)                                              0.1943    0.0083 &   1.9278 r
  U3122/QN (NOR2X0)                                               0.1099    0.0694     1.9972 f
  io_cmd_v_o (net)                              1       3.8188              0.0000     1.9972 f
  io_cmd_v_o (out)                                                0.1099    0.0107 &   2.0079 f
  data arrival time                                                                    2.0079

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8921


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1828/S (MUX21X1)                                               0.4840    0.0370 @   1.1565 f
  U1828/Q (MUX21X1)                                               0.2199    0.1976 @   1.3540 f
  n2646 (net)                                   1      64.1416              0.0000     1.3540 f
  icc_place1905/INP (NBUFFX2)                                     0.2212    0.0470 @   1.4010 f
  icc_place1905/Z (NBUFFX2)                                       0.3020    0.1835 @   1.5845 f
  mem_cmd_o[36] (net)                           5     178.0745              0.0000     1.5845 f
  U1989/IN1 (NOR4X0)                                              0.3257    0.0477 @   1.6322 f
  U1989/QN (NOR4X0)                                               0.1995    0.0961     1.7284 r
  n37 (net)                                     1       5.8500              0.0000     1.7284 r
  U1991/IN2 (NAND4X0)                                             0.1995    0.0047 &   1.7331 r
  U1991/QN (NAND4X0)                                              0.1415    0.0577     1.7908 f
  n39 (net)                                     1       4.3931              0.0000     1.7908 f
  U1992/IN3 (NOR3X0)                                              0.1415    0.0000 &   1.7908 f
  U1992/QN (NOR3X0)                                               0.2442    0.0987     1.8895 r
  n238 (net)                                    2      14.1571              0.0000     1.8895 r
  U3123/IN1 (NOR2X0)                                              0.2442    0.0346 &   1.9241 r
  U3123/QN (NOR2X0)                                               0.1945    0.0765     2.0006 f
  mem_cmd_v_o (net)                             1       6.2369              0.0000     2.0006 f
  mem_cmd_v_o (out)                                               0.1945    0.0001 &   2.0007 f
  data arrival time                                                                    2.0007

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8993


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1828/S (MUX21X1)                                               0.5071    0.0376 @   1.1474 r
  U1828/Q (MUX21X1)                                               0.2199    0.1989 @   1.3463 f
  n2646 (net)                                   1      64.1416              0.0000     1.3463 f
  icc_place1905/INP (NBUFFX2)                                     0.2212    0.0470 @   1.3933 f
  icc_place1905/Z (NBUFFX2)                                       0.3020    0.1835 @   1.5768 f
  mem_cmd_o[36] (net)                           5     178.0745              0.0000     1.5768 f
  U1989/IN1 (NOR4X0)                                              0.3257    0.0477 @   1.6245 f
  U1989/QN (NOR4X0)                                               0.1995    0.0961     1.7206 r
  n37 (net)                                     1       5.8500              0.0000     1.7206 r
  U1991/IN2 (NAND4X0)                                             0.1995    0.0047 &   1.7254 r
  U1991/QN (NAND4X0)                                              0.1415    0.0577     1.7831 f
  n39 (net)                                     1       4.3931              0.0000     1.7831 f
  U1992/IN3 (NOR3X0)                                              0.1415    0.0000 &   1.7831 f
  U1992/QN (NOR3X0)                                               0.2442    0.0987     1.8818 r
  n238 (net)                                    2      14.1571              0.0000     1.8818 r
  U3123/IN1 (NOR2X0)                                              0.2442    0.0346 &   1.9163 r
  U3123/QN (NOR2X0)                                               0.1945    0.0765     1.9929 f
  mem_cmd_v_o (net)                             1       6.2369              0.0000     1.9929 f
  mem_cmd_v_o (out)                                               0.1945    0.0001 &   1.9930 f
  data arrival time                                                                    1.9930

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9070


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)   0.0000   1.1194 f
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (net)         301.8166              0.0000     1.1194 f
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1194 f
  mem_arbiter/enc/i[1] (net)                          301.8166              0.0000     1.1194 f
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1194 f
  mem_arbiter/enc/genblk1_scan/i[1] (net)             301.8166              0.0000     1.1194 f
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.4842    0.0298 @   1.1492 f
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0420    0.0673     1.2165 f
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1       2.8241              0.0000     1.2165 f
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.2165 f
  mem_arbiter/enc/scan_lo_0_ (net)                      2.8241              0.0000     1.2165 f
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0420    0.0000 &   1.2165 f
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.0425    0.0274     1.2439 r
  mem_arbiter/enc/n1 (net)                      1       3.6674              0.0000     1.2439 r
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.0425    0.0000 &   1.2439 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1676    0.0348     1.2787 f
  mem_arbiter/enc/o[0] (net)                    1       3.3242              0.0000     1.2787 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.2787 f
  mem_arbiter/grants_unmasked_lo[0] (net)               3.3242              0.0000     1.2787 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1676    0.0061 &   1.2848 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0527    0.0903     1.3751 f
  mem_arbiter/grants_o[0] (net)                 2       8.0175              0.0000     1.3751 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.3751 f
  fifo_yumi_li[0] (net)                                 8.0175              0.0000     1.3751 f
  U1993/IN2 (NOR2X0)                                              0.0527    0.0000 &   1.3751 f
  U1993/QN (NOR2X0)                                               0.5356    0.2563     1.6314 r
  n237 (net)                                    2      64.3237              0.0000     1.6314 r
  U3123/IN2 (NOR2X0)                                              0.5356    0.2009 &   1.8323 r
  U3123/QN (NOR2X0)                                               0.1945    0.1225     1.9548 f
  mem_cmd_v_o (net)                             1       6.2369              0.0000     1.9548 f
  mem_cmd_v_o (out)                                               0.1945    0.0001 &   1.9550 f
  data arrival time                                                                    1.9550

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9450


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)   0.0000   1.1098 r
  mem_arbiter/reqs_i[1]_hfs_netlink_273 (net)         306.1526              0.0000     1.1098 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1098 r
  mem_arbiter/enc/i[1] (net)                          306.1526              0.0000     1.1098 r
  mem_arbiter/enc/U2/IN2 (NOR2X0)                                 0.5073    0.0303 @   1.1401 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1676    0.1021     1.2422 f
  mem_arbiter/enc/o[0] (net)                    1       3.3242              0.0000     1.2422 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.2422 f
  mem_arbiter/grants_unmasked_lo[0] (net)               3.3242              0.0000     1.2422 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1676    0.0061 &   1.2484 f
  mem_arbiter/U2/Q (AND2X1)                                       0.0527    0.0903     1.3387 f
  mem_arbiter/grants_o[0] (net)                 2       8.0175              0.0000     1.3387 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.3387 f
  fifo_yumi_li[0] (net)                                 8.0175              0.0000     1.3387 f
  U1993/IN2 (NOR2X0)                                              0.0527    0.0000 &   1.3387 f
  U1993/QN (NOR2X0)                                               0.5356    0.2563     1.5950 r
  n237 (net)                                    2      64.3237              0.0000     1.5950 r
  U3123/IN2 (NOR2X0)                                              0.5356    0.2009 &   1.7959 r
  U3123/QN (NOR2X0)                                               0.1945    0.1225     1.9184 f
  mem_cmd_v_o (net)                             1       6.2369              0.0000     1.9184 f
  mem_cmd_v_o (out)                                               0.1945    0.0001 &   1.9185 f
  data arrival time                                                                    1.9185

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9815


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1830/S (MUX21X1)                                               0.4840    0.0311 @   1.1505 f
  U1830/Q (MUX21X1)                                               0.3517    0.2649 @   1.4154 r
  io_cmd_o[37] (net)                            5     103.5684              0.0000     1.4154 r
  U1990/IN3 (NOR4X0)                                              0.3563    0.0646 @   1.4800 r
  U1990/QN (NOR4X0)                                               0.1571    0.1113     1.5913 f
  n36 (net)                                     1       2.9052              0.0000     1.5913 f
  U1991/IN3 (NAND4X0)                                             0.1571    0.0000 &   1.5913 f
  U1991/QN (NAND4X0)                                              0.1626    0.0622     1.6535 r
  n39 (net)                                     1       4.4778              0.0000     1.6535 r
  U1992/IN3 (NOR3X0)                                              0.1626    0.0000 &   1.6535 r
  U1992/QN (NOR3X0)                                               0.2322    0.1248     1.7782 f
  n238 (net)                                    2      14.0402              0.0000     1.7782 f
  U3123/IN1 (NOR2X0)                                              0.2322    0.0313 &   1.8096 f
  U3123/QN (NOR2X0)                                               0.1490    0.0688     1.8784 r
  mem_cmd_v_o (net)                             1       6.2369              0.0000     1.8784 r
  mem_cmd_v_o (out)                                               0.1490    0.0001 &   1.8785 r
  data arrival time                                                                    1.8785

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0215


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1838/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1838/Q (MUX21X1)                                               0.3492    0.2667 @   1.4171 r
  io_cmd_o[41] (net)                            5     103.7164              0.0000     1.4171 r
  U1990/IN2 (NOR4X0)                                              0.3525    0.0728 @   1.4899 r
  U1990/QN (NOR4X0)                                               0.1571    0.0970     1.5869 f
  n36 (net)                                     1       2.9052              0.0000     1.5869 f
  U1991/IN3 (NAND4X0)                                             0.1571    0.0000 &   1.5869 f
  U1991/QN (NAND4X0)                                              0.1626    0.0622     1.6490 r
  n39 (net)                                     1       4.4778              0.0000     1.6490 r
  U1992/IN3 (NOR3X0)                                              0.1626    0.0000 &   1.6491 r
  U1992/QN (NOR3X0)                                               0.2322    0.1248     1.7738 f
  n238 (net)                                    2      14.0402              0.0000     1.7738 f
  U3123/IN1 (NOR2X0)                                              0.2322    0.0313 &   1.8051 f
  U3123/QN (NOR2X0)                                               0.1490    0.0688     1.8740 r
  mem_cmd_v_o (net)                             1       6.2369              0.0000     1.8740 r
  mem_cmd_v_o (out)                                               0.1490    0.0001 &   1.8741 r
  data arrival time                                                                    1.8741

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0259


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1830/S (MUX21X1)                                               0.5071    0.0316 @   1.1414 r
  U1830/Q (MUX21X1)                                               0.3517    0.2679 @   1.4092 r
  io_cmd_o[37] (net)                            5     103.5684              0.0000     1.4092 r
  U1990/IN3 (NOR4X0)                                              0.3563    0.0646 @   1.4738 r
  U1990/QN (NOR4X0)                                               0.1571    0.1113     1.5851 f
  n36 (net)                                     1       2.9052              0.0000     1.5851 f
  U1991/IN3 (NAND4X0)                                             0.1571    0.0000 &   1.5851 f
  U1991/QN (NAND4X0)                                              0.1626    0.0622     1.6473 r
  n39 (net)                                     1       4.4778              0.0000     1.6473 r
  U1992/IN3 (NOR3X0)                                              0.1626    0.0000 &   1.6473 r
  U1992/QN (NOR3X0)                                               0.2322    0.1248     1.7721 f
  n238 (net)                                    2      14.0402              0.0000     1.7721 f
  U3123/IN1 (NOR2X0)                                              0.2322    0.0313 &   1.8034 f
  U3123/QN (NOR2X0)                                               0.1490    0.0688     1.8722 r
  mem_cmd_v_o (net)                             1       6.2369              0.0000     1.8722 r
  mem_cmd_v_o (out)                                               0.1490    0.0001 &   1.8724 r
  data arrival time                                                                    1.8724

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0276


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1838/S (MUX21X1)                                               0.5072    0.0314 @   1.1412 r
  U1838/Q (MUX21X1)                                               0.3492    0.2697 @   1.4109 r
  io_cmd_o[41] (net)                            5     103.7164              0.0000     1.4109 r
  U1990/IN2 (NOR4X0)                                              0.3525    0.0728 @   1.4837 r
  U1990/QN (NOR4X0)                                               0.1571    0.0970     1.5807 f
  n36 (net)                                     1       2.9052              0.0000     1.5807 f
  U1991/IN3 (NAND4X0)                                             0.1571    0.0000 &   1.5807 f
  U1991/QN (NAND4X0)                                              0.1626    0.0622     1.6429 r
  n39 (net)                                     1       4.4778              0.0000     1.6429 r
  U1992/IN3 (NOR3X0)                                              0.1626    0.0000 &   1.6429 r
  U1992/QN (NOR3X0)                                               0.2322    0.1248     1.7676 f
  n238 (net)                                    2      14.0402              0.0000     1.7676 f
  U3123/IN1 (NOR2X0)                                              0.2322    0.0313 &   1.7990 f
  U3123/QN (NOR2X0)                                               0.1490    0.0688     1.8678 r
  mem_cmd_v_o (net)                             1       6.2369              0.0000     1.8678 r
  mem_cmd_v_o (out)                                               0.1490    0.0001 &   1.8679 r
  data arrival time                                                                    1.8679

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0321


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1814/S (MUX21X1)                                               0.4840    0.0370 @   1.1565 f
  U1814/Q (MUX21X1)                                               0.2293    0.2211 @   1.3776 r
  n2648 (net)                                   1      64.9089              0.0000     1.3776 r
  icc_place1907/INP (NBUFFX2)                                     0.2297    0.0600 @   1.4376 r
  icc_place1907/Z (NBUFFX2)                                       0.3357    0.1926 @   1.6302 r
  mem_cmd_o[29] (net)                           4     191.8192              0.0000     1.6302 r
  icc_place1985/INP (NBUFFX2)                                     0.3619    0.1176 @   1.7478 r
  icc_place1985/Z (NBUFFX2)                                       0.0455    0.1028     1.8506 r
  io_cmd_o[29] (net)                            1       4.8501              0.0000     1.8506 r
  io_cmd_o[29] (out)                                              0.0455    0.0001 &   1.8507 r
  data arrival time                                                                    1.8507

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8507
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0493


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1814/S (MUX21X1)                                               0.5071    0.0376 @   1.1474 r
  U1814/Q (MUX21X1)                                               0.2293    0.2240 @   1.3714 r
  n2648 (net)                                   1      64.9089              0.0000     1.3714 r
  icc_place1907/INP (NBUFFX2)                                     0.2297    0.0600 @   1.4314 r
  icc_place1907/Z (NBUFFX2)                                       0.3357    0.1926 @   1.6240 r
  mem_cmd_o[29] (net)                           4     191.8192              0.0000     1.6240 r
  icc_place1985/INP (NBUFFX2)                                     0.3619    0.1176 @   1.7416 r
  icc_place1985/Z (NBUFFX2)                                       0.0455    0.1028     1.8445 r
  io_cmd_o[29] (net)                            1       4.8501              0.0000     1.8445 r
  io_cmd_o[29] (out)                                              0.0455    0.0001 &   1.8446 r
  data arrival time                                                                    1.8446

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8446
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0554


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1780/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1780/Q (MUX21X1)                                               0.2883    0.2419 @   1.3921 r
  n2649 (net)                                   1      83.7125              0.0000     1.3921 r
  icc_place1909/INP (NBUFFX2)                                     0.2906    0.0516 @   1.4437 r
  icc_place1909/Z (NBUFFX2)                                       0.3564    0.2009 @   1.6446 r
  mem_cmd_o[12] (net)                           4     200.5784              0.0000     1.6446 r
  icc_place1987/INP (NBUFFX2)                                     0.3930    0.0881 @   1.7327 r
  icc_place1987/Z (NBUFFX2)                                       0.0481    0.1073     1.8401 r
  io_cmd_o[12] (net)                            1       5.6860              0.0000     1.8401 r
  io_cmd_o[12] (out)                                              0.0481    0.0014 &   1.8415 r
  data arrival time                                                                    1.8415

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0585


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1780/S (MUX21X1)                                               0.5072    0.0313 @   1.1412 r
  U1780/Q (MUX21X1)                                               0.2883    0.2448 @   1.3859 r
  n2649 (net)                                   1      83.7125              0.0000     1.3859 r
  icc_place1909/INP (NBUFFX2)                                     0.2906    0.0516 @   1.4375 r
  icc_place1909/Z (NBUFFX2)                                       0.3564    0.2009 @   1.6384 r
  mem_cmd_o[12] (net)                           4     200.5784              0.0000     1.6384 r
  icc_place1987/INP (NBUFFX2)                                     0.3930    0.0881 @   1.7265 r
  icc_place1987/Z (NBUFFX2)                                       0.0481    0.1073     1.8338 r
  io_cmd_o[12] (net)                            1       5.6860              0.0000     1.8338 r
  io_cmd_o[12] (out)                                              0.0481    0.0014 &   1.8353 r
  data arrival time                                                                    1.8353

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0647


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1790/S (MUX21X1)                                               0.4841    0.0291 @   1.1485 f
  U1790/Q (MUX21X1)                                               0.4677    0.3033 @   1.4518 r
  io_cmd_o[17] (net)                            4     138.6050              0.0000     1.4518 r
  U1791/INP (NBUFFX2)                                             0.4784    0.0830 @   1.5348 r
  U1791/Z (NBUFFX2)                                               0.1477    0.1682 @   1.7030 r
  mem_cmd_o[17] (net)                           1      71.1712              0.0000     1.7030 r
  mem_cmd_o[17] (out)                                             0.1495    0.1155 @   1.8185 r
  data arrival time                                                                    1.8185

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0815


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1790/S (MUX21X1)                                               0.5072    0.0295 @   1.1393 r
  U1790/Q (MUX21X1)                                               0.4677    0.3062 @   1.4456 r
  io_cmd_o[17] (net)                            4     138.6050              0.0000     1.4456 r
  U1791/INP (NBUFFX2)                                             0.4784    0.0830 @   1.5286 r
  U1791/Z (NBUFFX2)                                               0.1477    0.1682 @   1.6968 r
  mem_cmd_o[17] (net)                           1      71.1712              0.0000     1.6968 r
  mem_cmd_o[17] (out)                                             0.1495    0.1155 @   1.8123 r
  data arrival time                                                                    1.8123

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0877


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1814/S (MUX21X1)                                               0.4840    0.0370 @   1.1565 f
  U1814/Q (MUX21X1)                                               0.2181    0.1994 @   1.3558 f
  n2648 (net)                                   1      64.8497              0.0000     1.3558 f
  icc_place1907/INP (NBUFFX2)                                     0.2185    0.0558 @   1.4116 f
  icc_place1907/Z (NBUFFX2)                                       0.3236    0.1900 @   1.6016 f
  mem_cmd_o[29] (net)                           4     191.5945              0.0000     1.6016 f
  icc_place1985/INP (NBUFFX2)                                     0.3508    0.1153 @   1.7168 f
  icc_place1985/Z (NBUFFX2)                                       0.0395    0.0825     1.7994 f
  io_cmd_o[29] (net)                            1       4.8501              0.0000     1.7994 f
  io_cmd_o[29] (out)                                              0.0395    0.0001 &   1.7995 f
  data arrival time                                                                    1.7995

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1005


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1814/S (MUX21X1)                                               0.5071    0.0376 @   1.1474 r
  U1814/Q (MUX21X1)                                               0.2181    0.2007 @   1.3481 f
  n2648 (net)                                   1      64.8497              0.0000     1.3481 f
  icc_place1907/INP (NBUFFX2)                                     0.2185    0.0558 @   1.4039 f
  icc_place1907/Z (NBUFFX2)                                       0.3236    0.1900 @   1.5938 f
  mem_cmd_o[29] (net)                           4     191.5945              0.0000     1.5938 f
  icc_place1985/INP (NBUFFX2)                                     0.3508    0.1153 @   1.7091 f
  icc_place1985/Z (NBUFFX2)                                       0.0395    0.0825     1.7916 f
  io_cmd_o[29] (net)                            1       4.8501              0.0000     1.7916 f
  io_cmd_o[29] (out)                                              0.0395    0.0001 &   1.7917 f
  data arrival time                                                                    1.7917

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1083


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1780/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1780/Q (MUX21X1)                                               0.2782    0.2220 @   1.3723 f
  n2649 (net)                                   1      83.6533              0.0000     1.3723 f
  icc_place1909/INP (NBUFFX2)                                     0.2806    0.0490 @   1.4213 f
  icc_place1909/Z (NBUFFX2)                                       0.3429    0.1944 @   1.6157 f
  mem_cmd_o[12] (net)                           4     200.3537              0.0000     1.6157 f
  icc_place1987/INP (NBUFFX2)                                     0.3808    0.0858 @   1.7015 f
  icc_place1987/Z (NBUFFX2)                                       0.0418    0.0852     1.7867 f
  io_cmd_o[12] (net)                            1       5.6860              0.0000     1.7867 f
  io_cmd_o[12] (out)                                              0.0418    0.0001 &   1.7868 f
  data arrival time                                                                    1.7868

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1132


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1816/S (MUX21X1)                                               0.4841    0.0370 @   1.1564 f
  U1816/Q (MUX21X1)                                               0.2779    0.2431 @   1.3995 r
  n2647 (net)                                   1      81.4567              0.0000     1.3995 r
  icc_place1906/INP (NBUFFX2)                                     0.2786    0.0733 @   1.4728 r
  icc_place1906/Z (NBUFFX2)                                       0.2744    0.1859 @   1.6587 r
  mem_cmd_o[30] (net)                           4     154.0347              0.0000     1.6587 r
  icc_place1984/INP (NBUFFX2)                                     0.2872    0.0306 @   1.6893 r
  icc_place1984/Z (NBUFFX2)                                       0.0439    0.0963     1.7856 r
  io_cmd_o[30] (net)                            1       6.4724              0.0000     1.7856 r
  io_cmd_o[30] (out)                                              0.0439    0.0001 &   1.7857 r
  data arrival time                                                                    1.7857

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1143


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1816/S (MUX21X1)                                               0.5072    0.0376 @   1.1474 r
  U1816/Q (MUX21X1)                                               0.2779    0.2460 @   1.3934 r
  n2647 (net)                                   1      81.4567              0.0000     1.3934 r
  icc_place1906/INP (NBUFFX2)                                     0.2786    0.0733 @   1.4667 r
  icc_place1906/Z (NBUFFX2)                                       0.2744    0.1859 @   1.6526 r
  mem_cmd_o[30] (net)                           4     154.0347              0.0000     1.6526 r
  icc_place1984/INP (NBUFFX2)                                     0.2872    0.0306 @   1.6832 r
  icc_place1984/Z (NBUFFX2)                                       0.0439    0.0963     1.7795 r
  io_cmd_o[30] (net)                            1       6.4724              0.0000     1.7795 r
  io_cmd_o[30] (out)                                              0.0439    0.0001 &   1.7796 r
  data arrival time                                                                    1.7796

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1204


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1780/S (MUX21X1)                                               0.5072    0.0313 @   1.1412 r
  U1780/Q (MUX21X1)                                               0.2782    0.2233 @   1.3645 f
  n2649 (net)                                   1      83.6533              0.0000     1.3645 f
  icc_place1909/INP (NBUFFX2)                                     0.2806    0.0490 @   1.4135 f
  icc_place1909/Z (NBUFFX2)                                       0.3429    0.1944 @   1.6079 f
  mem_cmd_o[12] (net)                           4     200.3537              0.0000     1.6079 f
  icc_place1987/INP (NBUFFX2)                                     0.3808    0.0858 @   1.6937 f
  icc_place1987/Z (NBUFFX2)                                       0.0418    0.0852     1.7789 f
  io_cmd_o[12] (net)                            1       5.6860              0.0000     1.7789 f
  io_cmd_o[12] (out)                                              0.0418    0.0001 &   1.7790 f
  data arrival time                                                                    1.7790

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1210


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1780/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1780/Q (MUX21X1)                                               0.2883    0.2419 @   1.3921 r
  n2649 (net)                                   1      83.7125              0.0000     1.3921 r
  icc_place1909/INP (NBUFFX2)                                     0.2906    0.0516 @   1.4437 r
  icc_place1909/Z (NBUFFX2)                                       0.3564    0.2009 @   1.6446 r
  mem_cmd_o[12] (net)                           4     200.5784              0.0000     1.6446 r
  mem_cmd_o[12] (out)                                             0.3972    0.1340 @   1.7786 r
  data arrival time                                                                    1.7786

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1214


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1822/S (MUX21X1)                                               0.4841    0.0296 @   1.1491 f
  U1822/Q (MUX21X1)                                               0.4751    0.3049 @   1.4540 r
  io_cmd_o[33] (net)                            4     140.6152              0.0000     1.4540 r
  U1823/INP (NBUFFX2)                                             0.4867    0.0903 @   1.5443 r
  U1823/Z (NBUFFX2)                                               0.1390    0.1653 @   1.7096 r
  mem_cmd_o[33] (net)                           1      64.8674              0.0000     1.7096 r
  mem_cmd_o[33] (out)                                             0.1407    0.0664 @   1.7760 r
  data arrival time                                                                    1.7760

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7760
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1240


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1780/S (MUX21X1)                                               0.5072    0.0313 @   1.1412 r
  U1780/Q (MUX21X1)                                               0.2883    0.2448 @   1.3859 r
  n2649 (net)                                   1      83.7125              0.0000     1.3859 r
  icc_place1909/INP (NBUFFX2)                                     0.2906    0.0516 @   1.4375 r
  icc_place1909/Z (NBUFFX2)                                       0.3564    0.2009 @   1.6384 r
  mem_cmd_o[12] (net)                           4     200.5784              0.0000     1.6384 r
  mem_cmd_o[12] (out)                                             0.3972    0.1340 @   1.7724 r
  data arrival time                                                                    1.7724

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1276


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1812/S (MUX21X1)                                               0.4841    0.0307 @   1.1502 f
  U1812/Q (MUX21X1)                                               0.2336    0.2190 @   1.3692 r
  n4553 (net)                                   1      65.5288              0.0000     1.3692 r
  icc_place1908/INP (NBUFFX2)                                     0.2347    0.0631 @   1.4323 r
  icc_place1908/Z (NBUFFX2)                                       0.2784    0.1777 @   1.6100 r
  mem_cmd_o[28] (net)                           4     156.5112              0.0000     1.6100 r
  icc_place1986/INP (NBUFFX2)                                     0.2998    0.0562 @   1.6663 r
  icc_place1986/Z (NBUFFX2)                                       0.0383    0.0921     1.7583 r
  io_cmd_o[28] (net)                            1       1.5065              0.0000     1.7583 r
  io_cmd_o[28] (out)                                              0.0383    0.0123 &   1.7706 r
  data arrival time                                                                    1.7706

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1294


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1822/S (MUX21X1)                                               0.5072    0.0301 @   1.1399 r
  U1822/Q (MUX21X1)                                               0.4751    0.3079 @   1.4478 r
  io_cmd_o[33] (net)                            4     140.6152              0.0000     1.4478 r
  U1823/INP (NBUFFX2)                                             0.4867    0.0903 @   1.5381 r
  U1823/Z (NBUFFX2)                                               0.1390    0.1653 @   1.7034 r
  mem_cmd_o[33] (net)                           1      64.8674              0.0000     1.7034 r
  mem_cmd_o[33] (out)                                             0.1407    0.0664 @   1.7698 r
  data arrival time                                                                    1.7698

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7698
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1302


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1790/S (MUX21X1)                                               0.4841    0.0291 @   1.1485 f
  U1790/Q (MUX21X1)                                               0.4523    0.2912 @   1.4397 f
  io_cmd_o[17] (net)                            4     138.3802              0.0000     1.4397 f
  U1791/INP (NBUFFX2)                                             0.4634    0.0810 @   1.5207 f
  U1791/Z (NBUFFX2)                                               0.1376    0.1435 @   1.6642 f
  mem_cmd_o[17] (net)                           1      71.1712              0.0000     1.6642 f
  mem_cmd_o[17] (out)                                             0.1396    0.1022 @   1.7663 f
  data arrival time                                                                    1.7663

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1337


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1812/S (MUX21X1)                                               0.5072    0.0312 @   1.1410 r
  U1812/Q (MUX21X1)                                               0.2336    0.2219 @   1.3630 r
  n4553 (net)                                   1      65.5288              0.0000     1.3630 r
  icc_place1908/INP (NBUFFX2)                                     0.2347    0.0631 @   1.4260 r
  icc_place1908/Z (NBUFFX2)                                       0.2784    0.1777 @   1.6038 r
  mem_cmd_o[28] (net)                           4     156.5112              0.0000     1.6038 r
  icc_place1986/INP (NBUFFX2)                                     0.2998    0.0562 @   1.6600 r
  icc_place1986/Z (NBUFFX2)                                       0.0383    0.0921     1.7521 r
  io_cmd_o[28] (net)                            1       1.5065              0.0000     1.7521 r
  io_cmd_o[28] (out)                                              0.0383    0.0123 &   1.7644 r
  data arrival time                                                                    1.7644

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1356


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1814/S (MUX21X1)                                               0.4840    0.0370 @   1.1565 f
  U1814/Q (MUX21X1)                                               0.2293    0.2211 @   1.3776 r
  n2648 (net)                                   1      64.9089              0.0000     1.3776 r
  icc_place1907/INP (NBUFFX2)                                     0.2297    0.0600 @   1.4376 r
  icc_place1907/Z (NBUFFX2)                                       0.3357    0.1926 @   1.6302 r
  mem_cmd_o[29] (net)                           4     191.8192              0.0000     1.6302 r
  mem_cmd_o[29] (out)                                             0.3639    0.1320 @   1.7622 r
  data arrival time                                                                    1.7622

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1378


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1790/S (MUX21X1)                                               0.5072    0.0295 @   1.1393 r
  U1790/Q (MUX21X1)                                               0.4523    0.2925 @   1.4319 f
  io_cmd_o[17] (net)                            4     138.3802              0.0000     1.4319 f
  U1791/INP (NBUFFX2)                                             0.4634    0.0810 @   1.5128 f
  U1791/Z (NBUFFX2)                                               0.1376    0.1435 @   1.6563 f
  mem_cmd_o[17] (net)                           1      71.1712              0.0000     1.6563 f
  mem_cmd_o[17] (out)                                             0.1396    0.1022 @   1.7585 f
  data arrival time                                                                    1.7585

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1415


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1828/S (MUX21X1)                                               0.4840    0.0370 @   1.1565 f
  U1828/Q (MUX21X1)                                               0.2285    0.2199 @   1.3764 r
  n2646 (net)                                   1      64.2008              0.0000     1.3764 r
  icc_place1905/INP (NBUFFX2)                                     0.2297    0.0494 @   1.4258 r
  icc_place1905/Z (NBUFFX2)                                       0.3166    0.1885 @   1.6143 r
  mem_cmd_o[36] (net)                           5     178.4414              0.0000     1.6143 r
  icc_place1983/INP (NBUFFX2)                                     0.3385    0.0440 @   1.6583 r
  icc_place1983/Z (NBUFFX2)                                       0.0439    0.0998     1.7580 r
  io_cmd_o[36] (net)                            1       4.4745              0.0000     1.7580 r
  io_cmd_o[36] (out)                                              0.0439    0.0001 &   1.7581 r
  data arrival time                                                                    1.7581

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1419


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1814/S (MUX21X1)                                               0.5071    0.0376 @   1.1474 r
  U1814/Q (MUX21X1)                                               0.2293    0.2240 @   1.3714 r
  n2648 (net)                                   1      64.9089              0.0000     1.3714 r
  icc_place1907/INP (NBUFFX2)                                     0.2297    0.0600 @   1.4314 r
  icc_place1907/Z (NBUFFX2)                                       0.3357    0.1926 @   1.6240 r
  mem_cmd_o[29] (net)                           4     191.8192              0.0000     1.6240 r
  mem_cmd_o[29] (out)                                             0.3639    0.1320 @   1.7560 r
  data arrival time                                                                    1.7560

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1440


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1828/S (MUX21X1)                                               0.5071    0.0376 @   1.1474 r
  U1828/Q (MUX21X1)                                               0.2285    0.2228 @   1.3702 r
  n2646 (net)                                   1      64.2008              0.0000     1.3702 r
  icc_place1905/INP (NBUFFX2)                                     0.2297    0.0494 @   1.4197 r
  icc_place1905/Z (NBUFFX2)                                       0.3166    0.1885 @   1.6082 r
  mem_cmd_o[36] (net)                           5     178.4414              0.0000     1.6082 r
  icc_place1983/INP (NBUFFX2)                                     0.3385    0.0440 @   1.6521 r
  icc_place1983/Z (NBUFFX2)                                       0.0439    0.0998     1.7519 r
  io_cmd_o[36] (net)                            1       4.4745              0.0000     1.7519 r
  io_cmd_o[36] (out)                                              0.0439    0.0001 &   1.7520 r
  data arrival time                                                                    1.7520

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1480


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1780/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1780/Q (MUX21X1)                                               0.2782    0.2220 @   1.3723 f
  n2649 (net)                                   1      83.6533              0.0000     1.3723 f
  icc_place1909/INP (NBUFFX2)                                     0.2806    0.0490 @   1.4213 f
  icc_place1909/Z (NBUFFX2)                                       0.3429    0.1944 @   1.6157 f
  mem_cmd_o[12] (net)                           4     200.3537              0.0000     1.6157 f
  mem_cmd_o[12] (out)                                             0.3851    0.1262 @   1.7419 f
  data arrival time                                                                    1.7419

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7419
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1581


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1816/S (MUX21X1)                                               0.4841    0.0370 @   1.1564 f
  U1816/Q (MUX21X1)                                               0.2649    0.2245 @   1.3809 f
  n2647 (net)                                   1      81.3976              0.0000     1.3809 f
  icc_place1906/INP (NBUFFX2)                                     0.2656    0.0644 @   1.4452 f
  icc_place1906/Z (NBUFFX2)                                       0.2635    0.1790 @   1.6243 f
  mem_cmd_o[30] (net)                           4     153.8099              0.0000     1.6243 f
  icc_place1984/INP (NBUFFX2)                                     0.2768    0.0304 @   1.6547 f
  icc_place1984/Z (NBUFFX2)                                       0.0384    0.0802     1.7349 f
  io_cmd_o[30] (net)                            1       6.4724              0.0000     1.7349 f
  io_cmd_o[30] (out)                                              0.0384    0.0001 &   1.7350 f
  data arrival time                                                                    1.7350

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1650


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1780/S (MUX21X1)                                               0.5072    0.0313 @   1.1412 r
  U1780/Q (MUX21X1)                                               0.2782    0.2233 @   1.3645 f
  n2649 (net)                                   1      83.6533              0.0000     1.3645 f
  icc_place1909/INP (NBUFFX2)                                     0.2806    0.0490 @   1.4135 f
  icc_place1909/Z (NBUFFX2)                                       0.3429    0.1944 @   1.6079 f
  mem_cmd_o[12] (net)                           4     200.3537              0.0000     1.6079 f
  mem_cmd_o[12] (out)                                             0.3851    0.1262 @   1.7341 f
  data arrival time                                                                    1.7341

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1659


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1814/S (MUX21X1)                                               0.4840    0.0370 @   1.1565 f
  U1814/Q (MUX21X1)                                               0.2181    0.1994 @   1.3558 f
  n2648 (net)                                   1      64.8497              0.0000     1.3558 f
  icc_place1907/INP (NBUFFX2)                                     0.2185    0.0558 @   1.4116 f
  icc_place1907/Z (NBUFFX2)                                       0.3236    0.1900 @   1.6016 f
  mem_cmd_o[29] (net)                           4     191.5945              0.0000     1.6016 f
  mem_cmd_o[29] (out)                                             0.3528    0.1297 @   1.7313 f
  data arrival time                                                                    1.7313

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7313
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1687


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1822/S (MUX21X1)                                               0.4841    0.0296 @   1.1491 f
  U1822/Q (MUX21X1)                                               0.4595    0.2930 @   1.4421 f
  io_cmd_o[33] (net)                            4     140.3904              0.0000     1.4421 f
  U1823/INP (NBUFFX2)                                             0.4715    0.0882 @   1.5303 f
  U1823/Z (NBUFFX2)                                               0.1291    0.1396 @   1.6699 f
  mem_cmd_o[33] (net)                           1      64.8674              0.0000     1.6699 f
  mem_cmd_o[33] (out)                                             0.1310    0.0590 @   1.7289 f
  data arrival time                                                                    1.7289

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1711


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1816/S (MUX21X1)                                               0.5072    0.0376 @   1.1474 r
  U1816/Q (MUX21X1)                                               0.2649    0.2258 @   1.3732 f
  n2647 (net)                                   1      81.3976              0.0000     1.3732 f
  icc_place1906/INP (NBUFFX2)                                     0.2656    0.0644 @   1.4375 f
  icc_place1906/Z (NBUFFX2)                                       0.2635    0.1790 @   1.6165 f
  mem_cmd_o[30] (net)                           4     153.8099              0.0000     1.6165 f
  icc_place1984/INP (NBUFFX2)                                     0.2768    0.0304 @   1.6470 f
  icc_place1984/Z (NBUFFX2)                                       0.0384    0.0802     1.7272 f
  io_cmd_o[30] (net)                            1       6.4724              0.0000     1.7272 f
  io_cmd_o[30] (out)                                              0.0384    0.0001 &   1.7273 f
  data arrival time                                                                    1.7273

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1727


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1814/S (MUX21X1)                                               0.5071    0.0376 @   1.1474 r
  U1814/Q (MUX21X1)                                               0.2181    0.2007 @   1.3481 f
  n2648 (net)                                   1      64.8497              0.0000     1.3481 f
  icc_place1907/INP (NBUFFX2)                                     0.2185    0.0558 @   1.4039 f
  icc_place1907/Z (NBUFFX2)                                       0.3236    0.1900 @   1.5938 f
  mem_cmd_o[29] (net)                           4     191.5945              0.0000     1.5938 f
  mem_cmd_o[29] (out)                                             0.3528    0.1297 @   1.7236 f
  data arrival time                                                                    1.7236

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1764


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1812/S (MUX21X1)                                               0.4841    0.0307 @   1.1502 f
  U1812/Q (MUX21X1)                                               0.2231    0.1997 @   1.3499 f
  n4553 (net)                                   1      65.4696              0.0000     1.3499 f
  icc_place1908/INP (NBUFFX2)                                     0.2242    0.0599 @   1.4098 f
  icc_place1908/Z (NBUFFX2)                                       0.2679    0.1732 @   1.5830 f
  mem_cmd_o[28] (net)                           4     156.2864              0.0000     1.5830 f
  icc_place1986/INP (NBUFFX2)                                     0.2902    0.0544 @   1.6374 f
  icc_place1986/Z (NBUFFX2)                                       0.0329    0.0753     1.7127 f
  io_cmd_o[28] (net)                            1       1.5065              0.0000     1.7127 f
  io_cmd_o[28] (out)                                              0.0329    0.0105 &   1.7232 f
  data arrival time                                                                    1.7232

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7232
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1768


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1822/S (MUX21X1)                                               0.5072    0.0301 @   1.1399 r
  U1822/Q (MUX21X1)                                               0.4595    0.2944 @   1.4343 f
  io_cmd_o[33] (net)                            4     140.3904              0.0000     1.4343 f
  U1823/INP (NBUFFX2)                                             0.4715    0.0882 @   1.5224 f
  U1823/Z (NBUFFX2)                                               0.1291    0.1396 @   1.6621 f
  mem_cmd_o[33] (net)                           1      64.8674              0.0000     1.6621 f
  mem_cmd_o[33] (out)                                             0.1310    0.0590 @   1.7211 f
  data arrival time                                                                    1.7211

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1789


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1812/S (MUX21X1)                                               0.5072    0.0312 @   1.1410 r
  U1812/Q (MUX21X1)                                               0.2231    0.2010 @   1.3420 f
  n4553 (net)                                   1      65.4696              0.0000     1.3420 f
  icc_place1908/INP (NBUFFX2)                                     0.2242    0.0599 @   1.4019 f
  icc_place1908/Z (NBUFFX2)                                       0.2679    0.1732 @   1.5751 f
  mem_cmd_o[28] (net)                           4     156.2864              0.0000     1.5751 f
  icc_place1986/INP (NBUFFX2)                                     0.2902    0.0544 @   1.6296 f
  icc_place1986/Z (NBUFFX2)                                       0.0329    0.0753     1.7049 f
  io_cmd_o[28] (net)                            1       1.5065              0.0000     1.7049 f
  io_cmd_o[28] (out)                                              0.0329    0.0105 &   1.7154 f
  data arrival time                                                                    1.7154

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1846


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1768/S (MUX21X1)                                               0.4844    0.0351 @   1.1545 f
  U1768/Q (MUX21X1)                                               0.4942    0.3134 @   1.4679 r
  io_cmd_o[6] (net)                             4     147.0602              0.0000     1.4679 r
  U1769/INP (NBUFFX2)                                             0.5057    0.0681 @   1.5360 r
  U1769/Z (NBUFFX2)                                               0.0938    0.1476 @   1.6836 r
  mem_cmd_o[6] (net)                            1      34.5071              0.0000     1.6836 r
  mem_cmd_o[6] (out)                                              0.0942    0.0289 @   1.7125 r
  data arrival time                                                                    1.7125

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1875


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1832/S (MUX21X1)                                               0.4840    0.0311 @   1.1505 f
  U1832/Q (MUX21X1)                                               0.4485    0.3008 @   1.4513 r
  io_cmd_o[38] (net)                            5     134.0886              0.0000     1.4513 r
  U1833/INP (NBUFFX2)                                             0.4571    0.1034 @   1.5547 r
  U1833/Z (NBUFFX2)                                               0.0726    0.1334 @   1.6882 r
  mem_cmd_o[38] (net)                           1      23.8961              0.0000     1.6882 r
  mem_cmd_o[38] (out)                                             0.0727    0.0224 @   1.7106 r
  data arrival time                                                                    1.7106

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1894


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1828/S (MUX21X1)                                               0.4840    0.0370 @   1.1565 f
  U1828/Q (MUX21X1)                                               0.2199    0.1976 @   1.3540 f
  n2646 (net)                                   1      64.1416              0.0000     1.3540 f
  icc_place1905/INP (NBUFFX2)                                     0.2212    0.0470 @   1.4010 f
  icc_place1905/Z (NBUFFX2)                                       0.3020    0.1835 @   1.5845 f
  mem_cmd_o[36] (net)                           5     178.0745              0.0000     1.5845 f
  icc_place1983/INP (NBUFFX2)                                     0.3248    0.0436 @   1.6281 f
  icc_place1983/Z (NBUFFX2)                                       0.0380    0.0806     1.7088 f
  io_cmd_o[36] (net)                            1       4.4745              0.0000     1.7088 f
  io_cmd_o[36] (out)                                              0.0380    0.0001 &   1.7088 f
  data arrival time                                                                    1.7088

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1912


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1768/S (MUX21X1)                                               0.5075    0.0356 @   1.1455 r
  U1768/Q (MUX21X1)                                               0.4942    0.3163 @   1.4618 r
  io_cmd_o[6] (net)                             4     147.0602              0.0000     1.4618 r
  U1769/INP (NBUFFX2)                                             0.5057    0.0681 @   1.5299 r
  U1769/Z (NBUFFX2)                                               0.0938    0.1476 @   1.6775 r
  mem_cmd_o[6] (net)                            1      34.5071              0.0000     1.6775 r
  mem_cmd_o[6] (out)                                              0.0942    0.0289 @   1.7064 r
  data arrival time                                                                    1.7064

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1936


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1832/S (MUX21X1)                                               0.5071    0.0315 @   1.1414 r
  U1832/Q (MUX21X1)                                               0.4485    0.3038 @   1.4451 r
  io_cmd_o[38] (net)                            5     134.0886              0.0000     1.4451 r
  U1833/INP (NBUFFX2)                                             0.4571    0.1034 @   1.5486 r
  U1833/Z (NBUFFX2)                                               0.0726    0.1334 @   1.6820 r
  mem_cmd_o[38] (net)                           1      23.8961              0.0000     1.6820 r
  mem_cmd_o[38] (out)                                             0.0727    0.0224 @   1.7044 r
  data arrival time                                                                    1.7044

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1956


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1828/S (MUX21X1)                                               0.5071    0.0376 @   1.1474 r
  U1828/Q (MUX21X1)                                               0.2199    0.1989 @   1.3463 f
  n2646 (net)                                   1      64.1416              0.0000     1.3463 f
  icc_place1905/INP (NBUFFX2)                                     0.2212    0.0470 @   1.3933 f
  icc_place1905/Z (NBUFFX2)                                       0.3020    0.1835 @   1.5768 f
  mem_cmd_o[36] (net)                           5     178.0745              0.0000     1.5768 f
  icc_place1983/INP (NBUFFX2)                                     0.3248    0.0436 @   1.6204 f
  icc_place1983/Z (NBUFFX2)                                       0.0380    0.0806     1.7010 f
  io_cmd_o[36] (net)                            1       4.4745              0.0000     1.7010 f
  io_cmd_o[36] (out)                                              0.0380    0.0001 &   1.7011 f
  data arrival time                                                                    1.7011

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1989


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1816/S (MUX21X1)                                               0.4841    0.0370 @   1.1564 f
  U1816/Q (MUX21X1)                                               0.2779    0.2431 @   1.3995 r
  n2647 (net)                                   1      81.4567              0.0000     1.3995 r
  icc_place1906/INP (NBUFFX2)                                     0.2786    0.0733 @   1.4728 r
  icc_place1906/Z (NBUFFX2)                                       0.2744    0.1859 @   1.6587 r
  mem_cmd_o[30] (net)                           4     154.0347              0.0000     1.6587 r
  mem_cmd_o[30] (out)                                             0.2890    0.0421 @   1.7008 r
  data arrival time                                                                    1.7008

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1992


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1854/S (MUX21X1)                                               0.4841    0.0308 @   1.1502 f
  U1854/Q (MUX21X1)                                               0.1394    0.1826     1.3328 r
  n2645 (net)                                   1      35.9264              0.0000     1.3328 r
  icc_place1910/INP (NBUFFX2)                                     0.1394    0.0171 &   1.3499 r
  icc_place1910/Z (NBUFFX2)                                       0.2828    0.1624 @   1.5123 r
  mem_cmd_o[53] (net)                           4     161.4775              0.0000     1.5123 r
  icc_place1982/INP (NBUFFX2)                                     0.3068    0.0858 @   1.5981 r
  icc_place1982/Z (NBUFFX2)                                       0.0435    0.0973     1.6954 r
  io_cmd_o[53] (net)                            1       5.4069              0.0000     1.6954 r
  io_cmd_o[53] (out)                                              0.0435    0.0026 &   1.6980 r
  data arrival time                                                                    1.6980

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2020


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1812/S (MUX21X1)                                               0.4841    0.0307 @   1.1502 f
  U1812/Q (MUX21X1)                                               0.2336    0.2190 @   1.3692 r
  n4553 (net)                                   1      65.5288              0.0000     1.3692 r
  icc_place1908/INP (NBUFFX2)                                     0.2347    0.0631 @   1.4323 r
  icc_place1908/Z (NBUFFX2)                                       0.2784    0.1777 @   1.6100 r
  mem_cmd_o[28] (net)                           4     156.5112              0.0000     1.6100 r
  mem_cmd_o[28] (out)                                             0.3051    0.0850 @   1.6950 r
  data arrival time                                                                    1.6950

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2050


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1816/S (MUX21X1)                                               0.5072    0.0376 @   1.1474 r
  U1816/Q (MUX21X1)                                               0.2779    0.2460 @   1.3934 r
  n2647 (net)                                   1      81.4567              0.0000     1.3934 r
  icc_place1906/INP (NBUFFX2)                                     0.2786    0.0733 @   1.4667 r
  icc_place1906/Z (NBUFFX2)                                       0.2744    0.1859 @   1.6526 r
  mem_cmd_o[30] (net)                           4     154.0347              0.0000     1.6526 r
  mem_cmd_o[30] (out)                                             0.2890    0.0421 @   1.6947 r
  data arrival time                                                                    1.6947

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2053


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1854/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1854/Q (MUX21X1)                                               0.1394    0.1854     1.3265 r
  n2645 (net)                                   1      35.9264              0.0000     1.3265 r
  icc_place1910/INP (NBUFFX2)                                     0.1394    0.0171 &   1.3436 r
  icc_place1910/Z (NBUFFX2)                                       0.2828    0.1624 @   1.5060 r
  mem_cmd_o[53] (net)                           4     161.4775              0.0000     1.5060 r
  icc_place1982/INP (NBUFFX2)                                     0.3068    0.0858 @   1.5918 r
  icc_place1982/Z (NBUFFX2)                                       0.0435    0.0973     1.6891 r
  io_cmd_o[53] (net)                            1       5.4069              0.0000     1.6891 r
  io_cmd_o[53] (out)                                              0.0435    0.0026 &   1.6916 r
  data arrival time                                                                    1.6916

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2084


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1812/S (MUX21X1)                                               0.5072    0.0312 @   1.1410 r
  U1812/Q (MUX21X1)                                               0.2336    0.2219 @   1.3630 r
  n4553 (net)                                   1      65.5288              0.0000     1.3630 r
  icc_place1908/INP (NBUFFX2)                                     0.2347    0.0631 @   1.4260 r
  icc_place1908/Z (NBUFFX2)                                       0.2784    0.1777 @   1.6038 r
  mem_cmd_o[28] (net)                           4     156.5112              0.0000     1.6038 r
  mem_cmd_o[28] (out)                                             0.3051    0.0850 @   1.6888 r
  data arrival time                                                                    1.6888

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2112


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1804/S (MUX21X1)                                               0.4844    0.0366 @   1.1560 f
  U1804/Q (MUX21X1)                                               0.4463    0.2982 @   1.4542 r
  io_cmd_o[24] (net)                            5     132.7233              0.0000     1.4542 r
  U1805/INP (NBUFFX2)                                             0.4542    0.0423 @   1.4965 r
  U1805/Z (NBUFFX2)                                               0.0769    0.1363 @   1.6328 r
  mem_cmd_o[24] (net)                           1      27.6305              0.0000     1.6328 r
  mem_cmd_o[24] (out)                                             0.0771    0.0488 @   1.6816 r
  data arrival time                                                                    1.6816

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2184


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1804/S (MUX21X1)                                               0.5075    0.0371 @   1.1470 r
  U1804/Q (MUX21X1)                                               0.4463    0.3011 @   1.4481 r
  io_cmd_o[24] (net)                            5     132.7233              0.0000     1.4481 r
  U1805/INP (NBUFFX2)                                             0.4542    0.0423 @   1.4904 r
  U1805/Z (NBUFFX2)                                               0.0769    0.1363 @   1.6267 r
  mem_cmd_o[24] (net)                           1      27.6305              0.0000     1.6267 r
  mem_cmd_o[24] (out)                                             0.0771    0.0488 @   1.6755 r
  data arrival time                                                                    1.6755

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2245


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1766/S (MUX21X1)                                               0.4841    0.0307 @   1.1502 f
  U1766/Q (MUX21X1)                                               0.4405    0.2976 @   1.4478 r
  io_cmd_o[5] (net)                             4     131.4834              0.0000     1.4478 r
  U1767/INP (NBUFFX2)                                             0.4492    0.1053 @   1.5531 r
  U1767/Z (NBUFFX2)                                               0.0585    0.1213     1.6744 r
  mem_cmd_o[5] (net)                            1      12.0162              0.0000     1.6744 r
  mem_cmd_o[5] (out)                                              0.0585    0.0005 &   1.6749 r
  data arrival time                                                                    1.6749

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6749
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2251


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1828/S (MUX21X1)                                               0.4840    0.0370 @   1.1565 f
  U1828/Q (MUX21X1)                                               0.2285    0.2199 @   1.3764 r
  n2646 (net)                                   1      64.2008              0.0000     1.3764 r
  icc_place1905/INP (NBUFFX2)                                     0.2297    0.0494 @   1.4258 r
  icc_place1905/Z (NBUFFX2)                                       0.3166    0.1885 @   1.6143 r
  mem_cmd_o[36] (net)                           5     178.4414              0.0000     1.6143 r
  mem_cmd_o[36] (out)                                             0.3406    0.0560 @   1.6703 r
  data arrival time                                                                    1.6703

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2297


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1766/S (MUX21X1)                                               0.5072    0.0312 @   1.1410 r
  U1766/Q (MUX21X1)                                               0.4405    0.3006 @   1.4416 r
  io_cmd_o[5] (net)                             4     131.4834              0.0000     1.4416 r
  U1767/INP (NBUFFX2)                                             0.4492    0.1053 @   1.5469 r
  U1767/Z (NBUFFX2)                                               0.0585    0.1213     1.6682 r
  mem_cmd_o[5] (net)                            1      12.0162              0.0000     1.6682 r
  mem_cmd_o[5] (out)                                              0.0585    0.0005 &   1.6687 r
  data arrival time                                                                    1.6687

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2313


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1768/S (MUX21X1)                                               0.4844    0.0351 @   1.1545 f
  U1768/Q (MUX21X1)                                               0.4780    0.3026 @   1.4571 f
  io_cmd_o[6] (net)                             4     146.8355              0.0000     1.4571 f
  U1769/INP (NBUFFX2)                                             0.4899    0.0669 @   1.5241 f
  U1769/Z (NBUFFX2)                                               0.0859    0.1193 @   1.6434 f
  mem_cmd_o[6] (net)                            1      34.5071              0.0000     1.6434 f
  mem_cmd_o[6] (out)                                              0.0862    0.0244 @   1.6678 f
  data arrival time                                                                    1.6678

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2322


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1812/S (MUX21X1)                                               0.4841    0.0307 @   1.1502 f
  U1812/Q (MUX21X1)                                               0.2231    0.1997 @   1.3499 f
  n4553 (net)                                   1      65.4696              0.0000     1.3499 f
  icc_place1908/INP (NBUFFX2)                                     0.2242    0.0599 @   1.4098 f
  icc_place1908/Z (NBUFFX2)                                       0.2679    0.1732 @   1.5830 f
  mem_cmd_o[28] (net)                           4     156.2864              0.0000     1.5830 f
  mem_cmd_o[28] (out)                                             0.2957    0.0832 @   1.6662 f
  data arrival time                                                                    1.6662

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2338


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1816/S (MUX21X1)                                               0.4841    0.0370 @   1.1564 f
  U1816/Q (MUX21X1)                                               0.2649    0.2245 @   1.3809 f
  n2647 (net)                                   1      81.3976              0.0000     1.3809 f
  icc_place1906/INP (NBUFFX2)                                     0.2656    0.0644 @   1.4452 f
  icc_place1906/Z (NBUFFX2)                                       0.2635    0.1790 @   1.6243 f
  mem_cmd_o[30] (net)                           4     153.8099              0.0000     1.6243 f
  mem_cmd_o[30] (out)                                             0.2787    0.0419 @   1.6662 f
  data arrival time                                                                    1.6662

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2338


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1832/S (MUX21X1)                                               0.4840    0.0311 @   1.1505 f
  U1832/Q (MUX21X1)                                               0.4333    0.2884 @   1.4389 f
  io_cmd_o[38] (net)                            5     133.7613              0.0000     1.4389 f
  U1833/INP (NBUFFX2)                                             0.4422    0.0995 @   1.5383 f
  U1833/Z (NBUFFX2)                                               0.0654    0.1075 @   1.6459 f
  mem_cmd_o[38] (net)                           1      23.8961              0.0000     1.6459 f
  mem_cmd_o[38] (out)                                             0.0655    0.0183 @   1.6642 f
  data arrival time                                                                    1.6642

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2358


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1828/S (MUX21X1)                                               0.5071    0.0376 @   1.1474 r
  U1828/Q (MUX21X1)                                               0.2285    0.2228 @   1.3702 r
  n2646 (net)                                   1      64.2008              0.0000     1.3702 r
  icc_place1905/INP (NBUFFX2)                                     0.2297    0.0494 @   1.4197 r
  icc_place1905/Z (NBUFFX2)                                       0.3166    0.1885 @   1.6082 r
  mem_cmd_o[36] (net)                           5     178.4414              0.0000     1.6082 r
  mem_cmd_o[36] (out)                                             0.3406    0.0560 @   1.6641 r
  data arrival time                                                                    1.6641

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2359


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1768/S (MUX21X1)                                               0.5075    0.0356 @   1.1455 r
  U1768/Q (MUX21X1)                                               0.4780    0.3039 @   1.4494 f
  io_cmd_o[6] (net)                             4     146.8355              0.0000     1.4494 f
  U1769/INP (NBUFFX2)                                             0.4899    0.0669 @   1.5163 f
  U1769/Z (NBUFFX2)                                               0.0859    0.1193 @   1.6357 f
  mem_cmd_o[6] (net)                            1      34.5071              0.0000     1.6357 f
  mem_cmd_o[6] (out)                                              0.0862    0.0244 @   1.6601 f
  data arrival time                                                                    1.6601

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2399


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1816/S (MUX21X1)                                               0.5072    0.0376 @   1.1474 r
  U1816/Q (MUX21X1)                                               0.2649    0.2258 @   1.3732 f
  n2647 (net)                                   1      81.3976              0.0000     1.3732 f
  icc_place1906/INP (NBUFFX2)                                     0.2656    0.0644 @   1.4375 f
  icc_place1906/Z (NBUFFX2)                                       0.2635    0.1790 @   1.6165 f
  mem_cmd_o[30] (net)                           4     153.8099              0.0000     1.6165 f
  mem_cmd_o[30] (out)                                             0.2787    0.0419 @   1.6585 f
  data arrival time                                                                    1.6585

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2415


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1812/S (MUX21X1)                                               0.5072    0.0312 @   1.1410 r
  U1812/Q (MUX21X1)                                               0.2231    0.2010 @   1.3420 f
  n4553 (net)                                   1      65.4696              0.0000     1.3420 f
  icc_place1908/INP (NBUFFX2)                                     0.2242    0.0599 @   1.4019 f
  icc_place1908/Z (NBUFFX2)                                       0.2679    0.1732 @   1.5751 f
  mem_cmd_o[28] (net)                           4     156.2864              0.0000     1.5751 f
  mem_cmd_o[28] (out)                                             0.2957    0.0832 @   1.6584 f
  data arrival time                                                                    1.6584

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6584
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2416


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1832/S (MUX21X1)                                               0.5071    0.0315 @   1.1414 r
  U1832/Q (MUX21X1)                                               0.4333    0.2897 @   1.4310 f
  io_cmd_o[38] (net)                            5     133.7613              0.0000     1.4310 f
  U1833/INP (NBUFFX2)                                             0.4422    0.0995 @   1.5305 f
  U1833/Z (NBUFFX2)                                               0.0654    0.1075 @   1.6380 f
  mem_cmd_o[38] (net)                           1      23.8961              0.0000     1.6380 f
  mem_cmd_o[38] (out)                                             0.0655    0.0183 @   1.6564 f
  data arrival time                                                                    1.6564

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2436


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1854/S (MUX21X1)                                               0.4841    0.0308 @   1.1502 f
  U1854/Q (MUX21X1)                                               0.1334    0.1550     1.3052 f
  n2645 (net)                                   1      35.8672              0.0000     1.3052 f
  icc_place1910/INP (NBUFFX2)                                     0.1334    0.0156 &   1.3208 f
  icc_place1910/Z (NBUFFX2)                                       0.2722    0.1644 @   1.4852 f
  mem_cmd_o[53] (net)                           4     161.2527              0.0000     1.4852 f
  icc_place1982/INP (NBUFFX2)                                     0.2983    0.0826 @   1.5678 f
  icc_place1982/Z (NBUFFX2)                                       0.0380    0.0802     1.6480 f
  io_cmd_o[53] (net)                            1       5.4069              0.0000     1.6480 f
  io_cmd_o[53] (out)                                              0.0380    0.0019 &   1.6500 f
  data arrival time                                                                    1.6500

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2500


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1854/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1854/Q (MUX21X1)                                               0.1334    0.1562     1.2973 f
  n2645 (net)                                   1      35.8672              0.0000     1.2973 f
  icc_place1910/INP (NBUFFX2)                                     0.1334    0.0156 &   1.3129 f
  icc_place1910/Z (NBUFFX2)                                       0.2722    0.1644 @   1.4773 f
  mem_cmd_o[53] (net)                           4     161.2527              0.0000     1.4773 f
  icc_place1982/INP (NBUFFX2)                                     0.2983    0.0826 @   1.5599 f
  icc_place1982/Z (NBUFFX2)                                       0.0380    0.0802     1.6401 f
  io_cmd_o[53] (net)                            1       5.4069              0.0000     1.6401 f
  io_cmd_o[53] (out)                                              0.0380    0.0019 &   1.6421 f
  data arrival time                                                                    1.6421

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6421
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2579


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1794/S (MUX21X1)                                               0.4842    0.0301 @   1.1495 f
  U1794/Q (MUX21X1)                                               0.3586    0.2705 @   1.4200 r
  io_cmd_o[19] (net)                            4     106.7839              0.0000     1.4200 r
  U1795/INP (NBUFFX2)                                             0.3617    0.1130 @   1.5331 r
  U1795/Z (NBUFFX2)                                               0.0478    0.1050     1.6381 r
  mem_cmd_o[19] (net)                           1       6.7047              0.0000     1.6381 r
  mem_cmd_o[19] (out)                                             0.0478    0.0040 &   1.6420 r
  data arrival time                                                                    1.6420

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6420
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2580


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1848/S (MUX21X1)                                               0.4840    0.0292 @   1.1487 f
  U1848/Q (MUX21X1)                                               0.2749    0.2386 @   1.3872 r
  io_cmd_o[46] (net)                            4      80.2641              0.0000     1.3872 r
  U1849/INP (NBUFFX2)                                             0.2771    0.1558 @   1.5431 r
  U1849/Z (NBUFFX2)                                               0.0376    0.0899     1.6330 r
  mem_cmd_o[46] (net)                           1       1.8431              0.0000     1.6330 r
  mem_cmd_o[46] (out)                                             0.0376    0.0076 &   1.6405 r
  data arrival time                                                                    1.6405

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6405
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2595


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1828/S (MUX21X1)                                               0.4840    0.0370 @   1.1565 f
  U1828/Q (MUX21X1)                                               0.2199    0.1976 @   1.3540 f
  n2646 (net)                                   1      64.1416              0.0000     1.3540 f
  icc_place1905/INP (NBUFFX2)                                     0.2212    0.0470 @   1.4010 f
  icc_place1905/Z (NBUFFX2)                                       0.3020    0.1835 @   1.5845 f
  mem_cmd_o[36] (net)                           5     178.0745              0.0000     1.5845 f
  mem_cmd_o[36] (out)                                             0.3270    0.0557 @   1.6402 f
  data arrival time                                                                    1.6402

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6402
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2598


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1794/S (MUX21X1)                                               0.5073    0.0305 @   1.1404 r
  U1794/Q (MUX21X1)                                               0.3586    0.2735 @   1.4139 r
  io_cmd_o[19] (net)                            4     106.7839              0.0000     1.4139 r
  U1795/INP (NBUFFX2)                                             0.3617    0.1130 @   1.5269 r
  U1795/Z (NBUFFX2)                                               0.0478    0.1050     1.6319 r
  mem_cmd_o[19] (net)                           1       6.7047              0.0000     1.6319 r
  mem_cmd_o[19] (out)                                             0.0478    0.0040 &   1.6358 r
  data arrival time                                                                    1.6358

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2642


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1848/S (MUX21X1)                                               0.5071    0.0297 @   1.1395 r
  U1848/Q (MUX21X1)                                               0.2749    0.2415 @   1.3810 r
  io_cmd_o[46] (net)                            4      80.2641              0.0000     1.3810 r
  U1849/INP (NBUFFX2)                                             0.2771    0.1558 @   1.5368 r
  U1849/Z (NBUFFX2)                                               0.0376    0.0899     1.6267 r
  mem_cmd_o[46] (net)                           1       1.8431              0.0000     1.6267 r
  mem_cmd_o[46] (out)                                             0.0376    0.0076 &   1.6343 r
  data arrival time                                                                    1.6343

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2657


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1766/S (MUX21X1)                                               0.4841    0.0307 @   1.1502 f
  U1766/Q (MUX21X1)                                               0.4258    0.2848 @   1.4350 f
  io_cmd_o[5] (net)                             4     131.2587              0.0000     1.4350 f
  U1767/INP (NBUFFX2)                                             0.4348    0.1022 @   1.5372 f
  U1767/Z (NBUFFX2)                                               0.0518    0.0958     1.6330 f
  mem_cmd_o[5] (net)                            1      12.0162              0.0000     1.6330 f
  mem_cmd_o[5] (out)                                              0.0518    0.0005 &   1.6335 f
  data arrival time                                                                    1.6335

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2665


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1804/S (MUX21X1)                                               0.4844    0.0366 @   1.1560 f
  U1804/Q (MUX21X1)                                               0.4312    0.2853 @   1.4413 f
  io_cmd_o[24] (net)                            5     132.4080              0.0000     1.4413 f
  U1805/INP (NBUFFX2)                                             0.4394    0.0421 @   1.4834 f
  U1805/Z (NBUFFX2)                                               0.0697    0.1107 @   1.5941 f
  mem_cmd_o[24] (net)                           1      27.6305              0.0000     1.5941 f
  mem_cmd_o[24] (out)                                             0.0698    0.0388 @   1.6329 f
  data arrival time                                                                    1.6329

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2671


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1828/S (MUX21X1)                                               0.5071    0.0376 @   1.1474 r
  U1828/Q (MUX21X1)                                               0.2199    0.1989 @   1.3463 f
  n2646 (net)                                   1      64.1416              0.0000     1.3463 f
  icc_place1905/INP (NBUFFX2)                                     0.2212    0.0470 @   1.3933 f
  icc_place1905/Z (NBUFFX2)                                       0.3020    0.1835 @   1.5768 f
  mem_cmd_o[36] (net)                           5     178.0745              0.0000     1.5768 f
  mem_cmd_o[36] (out)                                             0.3270    0.0557 @   1.6325 f
  data arrival time                                                                    1.6325

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2675


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1766/S (MUX21X1)                                               0.5072    0.0312 @   1.1410 r
  U1766/Q (MUX21X1)                                               0.4258    0.2862 @   1.4272 f
  io_cmd_o[5] (net)                             4     131.2587              0.0000     1.4272 f
  U1767/INP (NBUFFX2)                                             0.4348    0.1022 @   1.5294 f
  U1767/Z (NBUFFX2)                                               0.0518    0.0958     1.6251 f
  mem_cmd_o[5] (net)                            1      12.0162              0.0000     1.6251 f
  mem_cmd_o[5] (out)                                              0.0518    0.0005 &   1.6257 f
  data arrival time                                                                    1.6257

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6257
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2743


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1804/S (MUX21X1)                                               0.5075    0.0371 @   1.1470 r
  U1804/Q (MUX21X1)                                               0.4312    0.2866 @   1.4336 f
  io_cmd_o[24] (net)                            5     132.4080              0.0000     1.4336 f
  U1805/INP (NBUFFX2)                                             0.4394    0.0421 @   1.4757 f
  U1805/Z (NBUFFX2)                                               0.0697    0.1107 @   1.5864 f
  mem_cmd_o[24] (net)                           1      27.6305              0.0000     1.5864 f
  mem_cmd_o[24] (out)                                             0.0698    0.0388 @   1.6252 f
  data arrival time                                                                    1.6252

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6252
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2748


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1784/S (MUX21X1)                                               0.4841    0.0308 @   1.1503 f
  U1784/Q (MUX21X1)                                               0.3519    0.2672 @   1.4174 r
  io_cmd_o[14] (net)                            4     104.3571              0.0000     1.4174 r
  U1785/INP (NBUFFX2)                                             0.3550    0.1047 @   1.5221 r
  U1785/Z (NBUFFX2)                                               0.0446    0.1015     1.6236 r
  mem_cmd_o[14] (net)                           1       4.3516              0.0000     1.6236 r
  mem_cmd_o[14] (out)                                             0.0446    0.0001 &   1.6237 r
  data arrival time                                                                    1.6237

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6237
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2763


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1770/S (MUX21X1)                                               0.4840    0.0286 @   1.1480 f
  U1770/Q (MUX21X1)                                               0.3465    0.2650 @   1.4130 r
  io_cmd_o[7] (net)                             4     102.6059              0.0000     1.4130 r
  U1771/INP (NBUFFX2)                                             0.3496    0.0912 @   1.5042 r
  U1771/Z (NBUFFX2)                                               0.0628    0.1170 @   1.6212 r
  mem_cmd_o[7] (net)                            1      19.7482              0.0000     1.6212 r
  mem_cmd_o[7] (out)                                              0.0629    0.0008 @   1.6220 r
  data arrival time                                                                    1.6220

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6220
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2780


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1854/S (MUX21X1)                                               0.4841    0.0308 @   1.1502 f
  U1854/Q (MUX21X1)                                               0.1394    0.1826     1.3328 r
  n2645 (net)                                   1      35.9264              0.0000     1.3328 r
  icc_place1910/INP (NBUFFX2)                                     0.1394    0.0171 &   1.3499 r
  icc_place1910/Z (NBUFFX2)                                       0.2828    0.1624 @   1.5123 r
  mem_cmd_o[53] (net)                           4     161.4775              0.0000     1.5123 r
  mem_cmd_o[53] (out)                                             0.3099    0.1055 @   1.6178 r
  data arrival time                                                                    1.6178

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2822


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1784/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1784/Q (MUX21X1)                                               0.3519    0.2701 @   1.4112 r
  io_cmd_o[14] (net)                            4     104.3571              0.0000     1.4112 r
  U1785/INP (NBUFFX2)                                             0.3550    0.1047 @   1.5159 r
  U1785/Z (NBUFFX2)                                               0.0446    0.1015     1.6174 r
  mem_cmd_o[14] (net)                           1       4.3516              0.0000     1.6174 r
  mem_cmd_o[14] (out)                                             0.0446    0.0001 &   1.6175 r
  data arrival time                                                                    1.6175

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2825


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1770/S (MUX21X1)                                               0.5071    0.0291 @   1.1389 r
  U1770/Q (MUX21X1)                                               0.3465    0.2679 @   1.4068 r
  io_cmd_o[7] (net)                             4     102.6059              0.0000     1.4068 r
  U1771/INP (NBUFFX2)                                             0.3496    0.0912 @   1.4980 r
  U1771/Z (NBUFFX2)                                               0.0628    0.1170 @   1.6150 r
  mem_cmd_o[7] (net)                            1      19.7482              0.0000     1.6150 r
  mem_cmd_o[7] (out)                                              0.0629    0.0008 @   1.6158 r
  data arrival time                                                                    1.6158

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2842


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1840/S (MUX21X1)                                               0.4840    0.0311 @   1.1505 f
  U1840/Q (MUX21X1)                                               0.4158    0.2856 @   1.4361 r
  io_cmd_o[42] (net)                            5     122.7688              0.0000     1.4361 r
  U1841/INP (NBUFFX2)                                             0.4244    0.0413 @   1.4774 r
  U1841/Z (NBUFFX2)                                               0.0687    0.1277 @   1.6051 r
  mem_cmd_o[42] (net)                           1      21.7561              0.0000     1.6051 r
  mem_cmd_o[42] (out)                                             0.0687    0.0106 @   1.6158 r
  data arrival time                                                                    1.6158

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2842


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U5077/IN1 (AND2X1)                                              0.5067    0.0247 @   1.1345 r
  U5077/Q (AND2X1)                                                0.4021    0.2694 @   1.4038 r
  io_cmd_o[0] (net)                             4     118.5030              0.0000     1.4038 r
  U1758/INP (NBUFFX2)                                             0.4096    0.0679 @   1.4717 r
  U1758/Z (NBUFFX2)                                               0.0814    0.1316 @   1.6033 r
  mem_cmd_o[0] (net)                            1      28.8581              0.0000     1.6033 r
  mem_cmd_o[0] (out)                                              0.0817    0.0101 @   1.6134 r
  data arrival time                                                                    1.6134

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2866


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1854/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1854/Q (MUX21X1)                                               0.1394    0.1854     1.3265 r
  n2645 (net)                                   1      35.9264              0.0000     1.3265 r
  icc_place1910/INP (NBUFFX2)                                     0.1394    0.0171 &   1.3436 r
  icc_place1910/Z (NBUFFX2)                                       0.2828    0.1624 @   1.5060 r
  mem_cmd_o[53] (net)                           4     161.4775              0.0000     1.5060 r
  mem_cmd_o[53] (out)                                             0.3099    0.1055 @   1.6114 r
  data arrival time                                                                    1.6114

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2886


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1840/S (MUX21X1)                                               0.5071    0.0315 @   1.1414 r
  U1840/Q (MUX21X1)                                               0.4158    0.2886 @   1.4299 r
  io_cmd_o[42] (net)                            5     122.7688              0.0000     1.4299 r
  U1841/INP (NBUFFX2)                                             0.4244    0.0413 @   1.4713 r
  U1841/Z (NBUFFX2)                                               0.0687    0.1277 @   1.5989 r
  mem_cmd_o[42] (net)                           1      21.7561              0.0000     1.5989 r
  mem_cmd_o[42] (out)                                             0.0687    0.0106 @   1.6096 r
  data arrival time                                                                    1.6096

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2904


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1838/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1838/Q (MUX21X1)                                               0.3492    0.2667 @   1.4171 r
  io_cmd_o[41] (net)                            5     103.7164              0.0000     1.4171 r
  U1839/INP (NBUFFX2)                                             0.3523    0.0734 @   1.4904 r
  U1839/Z (NBUFFX2)                                               0.0586    0.1141     1.6045 r
  mem_cmd_o[41] (net)                           1      15.6750              0.0000     1.6045 r
  mem_cmd_o[41] (out)                                             0.0586    0.0035 &   1.6080 r
  data arrival time                                                                    1.6080

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2920


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1852/S (MUX21X1)                                               0.4843    0.0304 @   1.1499 f
  U1852/Q (MUX21X1)                                               0.3372    0.2618 @   1.4116 r
  io_cmd_o[52] (net)                            4      99.7547              0.0000     1.4116 r
  U1853/INP (NBUFFX2)                                             0.3400    0.0749 @   1.4866 r
  U1853/Z (NBUFFX2)                                               0.0518    0.1072     1.5937 r
  mem_cmd_o[52] (net)                           1      10.7450              0.0000     1.5937 r
  mem_cmd_o[52] (out)                                             0.0518    0.0129 &   1.6067 r
  data arrival time                                                                    1.6067

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2933


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U5077/IN1 (AND2X1)                                              0.4836    0.0243 @   1.1437 f
  U5077/Q (AND2X1)                                                0.4104    0.2736 @   1.4173 f
  io_cmd_o[0] (net)                             4     118.2782              0.0000     1.4173 f
  U1758/INP (NBUFFX2)                                             0.4176    0.0683 @   1.4857 f
  U1758/Z (NBUFFX2)                                               0.0753    0.1101 @   1.5958 f
  mem_cmd_o[0] (net)                            1      28.8581              0.0000     1.5958 f
  mem_cmd_o[0] (out)                                              0.0756    0.0089 @   1.6047 f
  data arrival time                                                                    1.6047

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2953


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1838/S (MUX21X1)                                               0.5072    0.0314 @   1.1412 r
  U1838/Q (MUX21X1)                                               0.3492    0.2697 @   1.4109 r
  io_cmd_o[41] (net)                            5     103.7164              0.0000     1.4109 r
  U1839/INP (NBUFFX2)                                             0.3523    0.0734 @   1.4842 r
  U1839/Z (NBUFFX2)                                               0.0586    0.1141     1.5983 r
  mem_cmd_o[41] (net)                           1      15.6750              0.0000     1.5983 r
  mem_cmd_o[41] (out)                                             0.0586    0.0035 &   1.6019 r
  data arrival time                                                                    1.6019

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2981


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1824/S (MUX21X1)                                               0.4842    0.0301 @   1.1495 f
  U1824/Q (MUX21X1)                                               0.3435    0.2609 @   1.4104 r
  io_cmd_o[34] (net)                            4     100.6230              0.0000     1.4104 r
  U1825/INP (NBUFFX2)                                             0.3479    0.0560 @   1.4664 r
  U1825/Z (NBUFFX2)                                               0.0788    0.1248 @   1.5912 r
  mem_cmd_o[34] (net)                           1      29.4789              0.0000     1.5912 r
  mem_cmd_o[34] (out)                                             0.0790    0.0093 @   1.6006 r
  data arrival time                                                                    1.6006

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2994


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1852/S (MUX21X1)                                               0.5074    0.0309 @   1.1407 r
  U1852/Q (MUX21X1)                                               0.3372    0.2647 @   1.4055 r
  io_cmd_o[52] (net)                            4      99.7547              0.0000     1.4055 r
  U1853/INP (NBUFFX2)                                             0.3400    0.0749 @   1.4804 r
  U1853/Z (NBUFFX2)                                               0.0518    0.1072     1.5875 r
  mem_cmd_o[52] (net)                           1      10.7450              0.0000     1.5875 r
  mem_cmd_o[52] (out)                                             0.0518    0.0129 &   1.6005 r
  data arrival time                                                                    1.6005

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2995


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1794/S (MUX21X1)                                               0.4842    0.0301 @   1.1495 f
  U1794/Q (MUX21X1)                                               0.3463    0.2542 @   1.4037 f
  io_cmd_o[19] (net)                            4     106.5591              0.0000     1.4037 f
  U1795/INP (NBUFFX2)                                             0.3495    0.1075 @   1.5113 f
  U1795/Z (NBUFFX2)                                               0.0417    0.0846     1.5959 f
  mem_cmd_o[19] (net)                           1       6.7047              0.0000     1.5959 f
  mem_cmd_o[19] (out)                                             0.0417    0.0030 &   1.5988 f
  data arrival time                                                                    1.5988

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3012


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1848/S (MUX21X1)                                               0.4840    0.0292 @   1.1487 f
  U1848/Q (MUX21X1)                                               0.2646    0.2181 @   1.3667 f
  io_cmd_o[46] (net)                            4      80.0393              0.0000     1.3667 f
  U1849/INP (NBUFFX2)                                             0.2668    0.1488 @   1.5155 f
  U1849/Z (NBUFFX2)                                               0.0323    0.0744     1.5899 f
  mem_cmd_o[46] (net)                           1       1.8431              0.0000     1.5899 f
  mem_cmd_o[46] (out)                                             0.0323    0.0065 &   1.5964 f
  data arrival time                                                                    1.5964

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3036


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1824/S (MUX21X1)                                               0.5073    0.0305 @   1.1404 r
  U1824/Q (MUX21X1)                                               0.3435    0.2639 @   1.4042 r
  io_cmd_o[34] (net)                            4     100.6230              0.0000     1.4042 r
  U1825/INP (NBUFFX2)                                             0.3479    0.0560 @   1.4602 r
  U1825/Z (NBUFFX2)                                               0.0788    0.1248 @   1.5851 r
  mem_cmd_o[34] (net)                           1      29.4789              0.0000     1.5851 r
  mem_cmd_o[34] (out)                                             0.0790    0.0093 @   1.5944 r
  data arrival time                                                                    1.5944

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3056


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1774/S (MUX21X1)                                               0.4841    0.0308 @   1.1502 f
  U1774/Q (MUX21X1)                                               0.3473    0.2625 @   1.4127 r
  io_cmd_o[9] (net)                             4     101.8954              0.0000     1.4127 r
  U1775/INP (NBUFFX2)                                             0.3519    0.0466 @   1.4594 r
  U1775/Z (NBUFFX2)                                               0.0763    0.1239 @   1.5833 r
  mem_cmd_o[9] (net)                            1      27.7332              0.0000     1.5833 r
  mem_cmd_o[9] (out)                                              0.0764    0.0103 @   1.5935 r
  data arrival time                                                                    1.5935

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3065


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1850/S (MUX21X1)                                               0.4841    0.0308 @   1.1503 f
  U1850/Q (MUX21X1)                                               0.3479    0.2624 @   1.4127 r
  io_cmd_o[51] (net)                            4     101.9870              0.0000     1.4127 r
  U1851/INP (NBUFFX2)                                             0.3526    0.0623 @   1.4750 r
  U1851/Z (NBUFFX2)                                               0.0617    0.1163     1.5912 r
  mem_cmd_o[51] (net)                           1      18.1600              0.0000     1.5912 r
  mem_cmd_o[51] (out)                                             0.0617    0.0009 &   1.5921 r
  data arrival time                                                                    1.5921

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5921
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3079


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1794/S (MUX21X1)                                               0.5073    0.0305 @   1.1404 r
  U1794/Q (MUX21X1)                                               0.3463    0.2555 @   1.3959 f
  io_cmd_o[19] (net)                            4     106.5591              0.0000     1.3959 f
  U1795/INP (NBUFFX2)                                             0.3495    0.1075 @   1.5035 f
  U1795/Z (NBUFFX2)                                               0.0417    0.0846     1.5881 f
  mem_cmd_o[19] (net)                           1       6.7047              0.0000     1.5881 f
  mem_cmd_o[19] (out)                                             0.0417    0.0030 &   1.5910 f
  data arrival time                                                                    1.5910

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3090


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1848/S (MUX21X1)                                               0.5071    0.0297 @   1.1395 r
  U1848/Q (MUX21X1)                                               0.2646    0.2194 @   1.3589 f
  io_cmd_o[46] (net)                            4      80.0393              0.0000     1.3589 f
  U1849/INP (NBUFFX2)                                             0.2668    0.1488 @   1.5077 f
  U1849/Z (NBUFFX2)                                               0.0323    0.0744     1.5821 f
  mem_cmd_o[46] (net)                           1       1.8431              0.0000     1.5821 f
  mem_cmd_o[46] (out)                                             0.0323    0.0065 &   1.5886 f
  data arrival time                                                                    1.5886

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3114


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1854/S (MUX21X1)                                               0.4841    0.0308 @   1.1502 f
  U1854/Q (MUX21X1)                                               0.1334    0.1550     1.3052 f
  n2645 (net)                                   1      35.8672              0.0000     1.3052 f
  icc_place1910/INP (NBUFFX2)                                     0.1334    0.0156 &   1.3208 f
  icc_place1910/Z (NBUFFX2)                                       0.2722    0.1644 @   1.4852 f
  mem_cmd_o[53] (net)                           4     161.2527              0.0000     1.4852 f
  mem_cmd_o[53] (out)                                             0.3004    0.1022 @   1.5874 f
  data arrival time                                                                    1.5874

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3126


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1774/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1774/Q (MUX21X1)                                               0.3473    0.2655 @   1.4065 r
  io_cmd_o[9] (net)                             4     101.8954              0.0000     1.4065 r
  U1775/INP (NBUFFX2)                                             0.3519    0.0466 @   1.4532 r
  U1775/Z (NBUFFX2)                                               0.0763    0.1239 @   1.5771 r
  mem_cmd_o[9] (net)                            1      27.7332              0.0000     1.5771 r
  mem_cmd_o[9] (out)                                              0.0764    0.0103 @   1.5873 r
  data arrival time                                                                    1.5873

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3127


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1850/S (MUX21X1)                                               0.5072    0.0313 @   1.1412 r
  U1850/Q (MUX21X1)                                               0.3479    0.2654 @   1.4065 r
  io_cmd_o[51] (net)                            4     101.9870              0.0000     1.4065 r
  U1851/INP (NBUFFX2)                                             0.3526    0.0623 @   1.4688 r
  U1851/Z (NBUFFX2)                                               0.0617    0.1163     1.5850 r
  mem_cmd_o[51] (net)                           1      18.1600              0.0000     1.5850 r
  mem_cmd_o[51] (out)                                             0.0617    0.0009 &   1.5859 r
  data arrival time                                                                    1.5859

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3141


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1784/S (MUX21X1)                                               0.4841    0.0308 @   1.1503 f
  U1784/Q (MUX21X1)                                               0.3398    0.2504 @   1.4006 f
  io_cmd_o[14] (net)                            4     104.1323              0.0000     1.4006 f
  U1785/INP (NBUFFX2)                                             0.3430    0.1010 @   1.5016 f
  U1785/Z (NBUFFX2)                                               0.0386    0.0815     1.5832 f
  mem_cmd_o[14] (net)                           1       4.3516              0.0000     1.5832 f
  mem_cmd_o[14] (out)                                             0.0386    0.0001 &   1.5832 f
  data arrival time                                                                    1.5832

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5832
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3168


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1776/S (MUX21X1)                                               0.4840    0.0292 @   1.1486 f
  U1776/Q (MUX21X1)                                               0.3318    0.2568 @   1.4054 r
  io_cmd_o[10] (net)                            4      96.9904              0.0000     1.4054 r
  U1777/INP (NBUFFX2)                                             0.3358    0.0593 @   1.4647 r
  U1777/Z (NBUFFX2)                                               0.0612    0.1147 @   1.5794 r
  mem_cmd_o[10] (net)                           1      18.8491              0.0000     1.5794 r
  mem_cmd_o[10] (out)                                             0.0612    0.0026 @   1.5820 r
  data arrival time                                                                    1.5820

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3180


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1770/S (MUX21X1)                                               0.4840    0.0286 @   1.1480 f
  U1770/Q (MUX21X1)                                               0.3346    0.2479 @   1.3959 f
  io_cmd_o[7] (net)                             4     102.3811              0.0000     1.3959 f
  U1771/INP (NBUFFX2)                                             0.3378    0.0873 @   1.4833 f
  U1771/Z (NBUFFX2)                                               0.0566    0.0975 @   1.5807 f
  mem_cmd_o[7] (net)                            1      19.7482              0.0000     1.5807 f
  mem_cmd_o[7] (out)                                              0.0566    0.0008 @   1.5815 f
  data arrival time                                                                    1.5815

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3185


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1830/S (MUX21X1)                                               0.4840    0.0311 @   1.1505 f
  U1830/Q (MUX21X1)                                               0.3517    0.2649 @   1.4154 r
  io_cmd_o[37] (net)                            5     103.5684              0.0000     1.4154 r
  U1831/INP (NBUFFX2)                                             0.3563    0.0646 @   1.4800 r
  U1831/Z (NBUFFX2)                                               0.0428    0.0999     1.5799 r
  mem_cmd_o[37] (net)                           1       2.8602              0.0000     1.5799 r
  mem_cmd_o[37] (out)                                             0.0428    0.0000 &   1.5799 r
  data arrival time                                                                    1.5799

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3201


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1854/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1854/Q (MUX21X1)                                               0.1334    0.1562     1.2973 f
  n2645 (net)                                   1      35.8672              0.0000     1.2973 f
  icc_place1910/INP (NBUFFX2)                                     0.1334    0.0156 &   1.3129 f
  icc_place1910/Z (NBUFFX2)                                       0.2722    0.1644 @   1.4773 f
  mem_cmd_o[53] (net)                           4     161.2527              0.0000     1.4773 f
  mem_cmd_o[53] (out)                                             0.3004    0.1022 @   1.5795 f
  data arrival time                                                                    1.5795

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3205


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1788/S (MUX21X1)                                               0.4844    0.0364 @   1.1559 f
  U1788/Q (MUX21X1)                                               0.3436    0.2636 @   1.4194 r
  io_cmd_o[16] (net)                            4     101.5448              0.0000     1.4194 r
  U1789/INP (NBUFFX2)                                             0.3468    0.0532 @   1.4726 r
  U1789/Z (NBUFFX2)                                               0.0503    0.1062     1.5789 r
  mem_cmd_o[16] (net)                           1       9.2598              0.0000     1.5789 r
  mem_cmd_o[16] (out)                                             0.0503    0.0003 &   1.5792 r
  data arrival time                                                                    1.5792

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3208


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1776/S (MUX21X1)                                               0.5071    0.0297 @   1.1395 r
  U1776/Q (MUX21X1)                                               0.3318    0.2597 @   1.3992 r
  io_cmd_o[10] (net)                            4      96.9904              0.0000     1.3992 r
  U1777/INP (NBUFFX2)                                             0.3358    0.0593 @   1.4585 r
  U1777/Z (NBUFFX2)                                               0.0612    0.1147 @   1.5732 r
  mem_cmd_o[10] (net)                           1      18.8491              0.0000     1.5732 r
  mem_cmd_o[10] (out)                                             0.0612    0.0026 @   1.5758 r
  data arrival time                                                                    1.5758

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3242


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1784/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1784/Q (MUX21X1)                                               0.3398    0.2517 @   1.3928 f
  io_cmd_o[14] (net)                            4     104.1323              0.0000     1.3928 f
  U1785/INP (NBUFFX2)                                             0.3430    0.1010 @   1.4938 f
  U1785/Z (NBUFFX2)                                               0.0386    0.0815     1.5754 f
  mem_cmd_o[14] (net)                           1       4.3516              0.0000     1.5754 f
  mem_cmd_o[14] (out)                                             0.0386    0.0001 &   1.5754 f
  data arrival time                                                                    1.5754

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3246


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1830/S (MUX21X1)                                               0.5071    0.0316 @   1.1414 r
  U1830/Q (MUX21X1)                                               0.3517    0.2679 @   1.4092 r
  io_cmd_o[37] (net)                            5     103.5684              0.0000     1.4092 r
  U1831/INP (NBUFFX2)                                             0.3563    0.0646 @   1.4738 r
  U1831/Z (NBUFFX2)                                               0.0428    0.0999     1.5737 r
  mem_cmd_o[37] (net)                           1       2.8602              0.0000     1.5737 r
  mem_cmd_o[37] (out)                                             0.0428    0.0000 &   1.5737 r
  data arrival time                                                                    1.5737

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3263


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1770/S (MUX21X1)                                               0.5071    0.0291 @   1.1389 r
  U1770/Q (MUX21X1)                                               0.3346    0.2492 @   1.3881 f
  io_cmd_o[7] (net)                             4     102.3811              0.0000     1.3881 f
  U1771/INP (NBUFFX2)                                             0.3378    0.0873 @   1.4754 f
  U1771/Z (NBUFFX2)                                               0.0566    0.0975 @   1.5729 f
  mem_cmd_o[7] (net)                            1      19.7482              0.0000     1.5729 f
  mem_cmd_o[7] (out)                                              0.0566    0.0008 @   1.5737 f
  data arrival time                                                                    1.5737

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3263


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1788/S (MUX21X1)                                               0.5075    0.0370 @   1.1468 r
  U1788/Q (MUX21X1)                                               0.3436    0.2665 @   1.4133 r
  io_cmd_o[16] (net)                            4     101.5448              0.0000     1.4133 r
  U1789/INP (NBUFFX2)                                             0.3468    0.0532 @   1.4666 r
  U1789/Z (NBUFFX2)                                               0.0503    0.1062     1.5728 r
  mem_cmd_o[16] (net)                           1       9.2598              0.0000     1.5728 r
  mem_cmd_o[16] (out)                                             0.0503    0.0003 &   1.5731 r
  data arrival time                                                                    1.5731

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3269


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1840/S (MUX21X1)                                               0.4840    0.0311 @   1.1505 f
  U1840/Q (MUX21X1)                                               0.4019    0.2712 @   1.4217 f
  io_cmd_o[42] (net)                            5     122.5126              0.0000     1.4217 f
  U1841/INP (NBUFFX2)                                             0.4107    0.0411 @   1.4628 f
  U1841/Z (NBUFFX2)                                               0.0618    0.1037 @   1.5665 f
  mem_cmd_o[42] (net)                           1      21.7561              0.0000     1.5665 f
  mem_cmd_o[42] (out)                                             0.0619    0.0058 @   1.5724 f
  data arrival time                                                                    1.5724

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3276


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1806/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1806/Q (MUX21X1)                                               0.3100    0.2530 @   1.4033 r
  io_cmd_o[25] (net)                            6      91.8544              0.0000     1.4033 r
  U1807/INP (NBUFFX2)                                             0.3129    0.0660 @   1.4693 r
  U1807/Z (NBUFFX2)                                               0.0444    0.0985     1.5678 r
  mem_cmd_o[25] (net)                           1       5.8852              0.0000     1.5678 r
  mem_cmd_o[25] (out)                                             0.0444    0.0032 &   1.5710 r
  data arrival time                                                                    1.5710

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3290


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1838/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1838/Q (MUX21X1)                                               0.3369    0.2498 @   1.4001 f
  io_cmd_o[41] (net)                            5     103.3955              0.0000     1.4001 f
  U1839/INP (NBUFFX2)                                             0.3400    0.0709 @   1.4710 f
  U1839/Z (NBUFFX2)                                               0.0524    0.0942     1.5653 f
  mem_cmd_o[41] (net)                           1      15.6750              0.0000     1.5653 f
  mem_cmd_o[41] (out)                                             0.0524    0.0029 &   1.5682 f
  data arrival time                                                                    1.5682

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3318


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1782/S (MUX21X1)                                               0.4841    0.0308 @   1.1503 f
  U1782/Q (MUX21X1)                                               0.3241    0.2559 @   1.4061 r
  io_cmd_o[13] (net)                            4      95.2536              0.0000     1.4061 r
  U1783/INP (NBUFFX2)                                             0.3268    0.0508 @   1.4569 r
  U1783/Z (NBUFFX2)                                               0.0461    0.1010     1.5579 r
  mem_cmd_o[13] (net)                           1       6.7045              0.0000     1.5579 r
  mem_cmd_o[13] (out)                                             0.0461    0.0080 &   1.5659 r
  data arrival time                                                                    1.5659

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3341


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1806/S (MUX21X1)                                               0.5072    0.0314 @   1.1412 r
  U1806/Q (MUX21X1)                                               0.3100    0.2559 @   1.3971 r
  io_cmd_o[25] (net)                            6      91.8544              0.0000     1.3971 r
  U1807/INP (NBUFFX2)                                             0.3129    0.0660 @   1.4631 r
  U1807/Z (NBUFFX2)                                               0.0444    0.0985     1.5616 r
  mem_cmd_o[25] (net)                           1       5.8852              0.0000     1.5616 r
  mem_cmd_o[25] (out)                                             0.0444    0.0032 &   1.5648 r
  data arrival time                                                                    1.5648

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3352


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1840/S (MUX21X1)                                               0.5071    0.0315 @   1.1414 r
  U1840/Q (MUX21X1)                                               0.4019    0.2725 @   1.4139 f
  io_cmd_o[42] (net)                            5     122.5126              0.0000     1.4139 f
  U1841/INP (NBUFFX2)                                             0.4107    0.0411 @   1.4550 f
  U1841/Z (NBUFFX2)                                               0.0618    0.1037 @   1.5587 f
  mem_cmd_o[42] (net)                           1      21.7561              0.0000     1.5587 f
  mem_cmd_o[42] (out)                                             0.0619    0.0058 @   1.5646 f
  data arrival time                                                                    1.5646

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3354


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1852/S (MUX21X1)                                               0.4843    0.0304 @   1.1499 f
  U1852/Q (MUX21X1)                                               0.3255    0.2443 @   1.3942 f
  io_cmd_o[52] (net)                            4      99.5300              0.0000     1.3942 f
  U1853/INP (NBUFFX2)                                             0.3284    0.0707 @   1.4649 f
  U1853/Z (NBUFFX2)                                               0.0458    0.0880     1.5529 f
  mem_cmd_o[52] (net)                           1      10.7450              0.0000     1.5529 f
  mem_cmd_o[52] (out)                                             0.0458    0.0099 &   1.5628 f
  data arrival time                                                                    1.5628

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3372


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1824/S (MUX21X1)                                               0.4842    0.0301 @   1.1495 f
  U1824/Q (MUX21X1)                                               0.3316    0.2433 @   1.3928 f
  io_cmd_o[34] (net)                            4     100.3982              0.0000     1.3928 f
  U1825/INP (NBUFFX2)                                             0.3362    0.0543 @   1.4471 f
  U1825/Z (NBUFFX2)                                               0.0724    0.1056 @   1.5527 f
  mem_cmd_o[34] (net)                           1      29.4789              0.0000     1.5527 f
  mem_cmd_o[34] (out)                                             0.0725    0.0082 @   1.5609 f
  data arrival time                                                                    1.5609

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3391


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1838/S (MUX21X1)                                               0.5072    0.0314 @   1.1412 r
  U1838/Q (MUX21X1)                                               0.3369    0.2511 @   1.3923 f
  io_cmd_o[41] (net)                            5     103.3955              0.0000     1.3923 f
  U1839/INP (NBUFFX2)                                             0.3400    0.0709 @   1.4632 f
  U1839/Z (NBUFFX2)                                               0.0524    0.0942     1.5575 f
  mem_cmd_o[41] (net)                           1      15.6750              0.0000     1.5575 f
  mem_cmd_o[41] (out)                                             0.0524    0.0029 &   1.5604 f
  data arrival time                                                                    1.5604

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3396


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1798/S (MUX21X1)                                               0.4840    0.0310 @   1.1504 f
  U1798/Q (MUX21X1)                                               0.3139    0.2524 @   1.4028 r
  io_cmd_o[21] (net)                            4      92.1358              0.0000     1.4028 r
  U1799/INP (NBUFFX2)                                             0.3164    0.0503 @   1.4531 r
  U1799/Z (NBUFFX2)                                               0.0425    0.0970     1.5500 r
  mem_cmd_o[21] (net)                           1       4.1806              0.0000     1.5500 r
  mem_cmd_o[21] (out)                                             0.0425    0.0103 &   1.5603 r
  data arrival time                                                                    1.5603

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3397


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1820/S (MUX21X1)                                               0.4840    0.0291 @   1.1486 f
  U1820/Q (MUX21X1)                                               0.2792    0.2394 @   1.3879 r
  io_cmd_o[32] (net)                            4      81.3032              0.0000     1.3879 r
  U1821/INP (NBUFFX2)                                             0.2811    0.0552 @   1.4431 r
  U1821/Z (NBUFFX2)                                               0.0529    0.1038     1.5469 r
  mem_cmd_o[32] (net)                           1      13.8211              0.0000     1.5469 r
  mem_cmd_o[32] (out)                                             0.0529    0.0132 &   1.5601 r
  data arrival time                                                                    1.5601

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3399


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1782/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1782/Q (MUX21X1)                                               0.3241    0.2588 @   1.3999 r
  io_cmd_o[13] (net)                            4      95.2536              0.0000     1.3999 r
  U1783/INP (NBUFFX2)                                             0.3268    0.0508 @   1.4507 r
  U1783/Z (NBUFFX2)                                               0.0461    0.1010     1.5517 r
  mem_cmd_o[13] (net)                           1       6.7045              0.0000     1.5517 r
  mem_cmd_o[13] (out)                                             0.0461    0.0080 &   1.5597 r
  data arrival time                                                                    1.5597

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5597
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3403


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1852/S (MUX21X1)                                               0.5074    0.0309 @   1.1407 r
  U1852/Q (MUX21X1)                                               0.3255    0.2456 @   1.3864 f
  io_cmd_o[52] (net)                            4      99.5300              0.0000     1.3864 f
  U1853/INP (NBUFFX2)                                             0.3284    0.0707 @   1.4571 f
  U1853/Z (NBUFFX2)                                               0.0458    0.0880     1.5451 f
  mem_cmd_o[52] (net)                           1      10.7450              0.0000     1.5451 f
  mem_cmd_o[52] (out)                                             0.0458    0.0099 &   1.5550 f
  data arrival time                                                                    1.5550

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3450


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1774/S (MUX21X1)                                               0.4841    0.0308 @   1.1502 f
  U1774/Q (MUX21X1)                                               0.3354    0.2451 @   1.3953 f
  io_cmd_o[9] (net)                             4     101.6707              0.0000     1.3953 f
  U1775/INP (NBUFFX2)                                             0.3400    0.0458 @   1.4411 f
  U1775/Z (NBUFFX2)                                               0.0699    0.1044 @   1.5455 f
  mem_cmd_o[9] (net)                            1      27.7332              0.0000     1.5455 f
  mem_cmd_o[9] (out)                                              0.0700    0.0091 @   1.5546 f
  data arrival time                                                                    1.5546

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3454


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1798/S (MUX21X1)                                               0.5071    0.0315 @   1.1413 r
  U1798/Q (MUX21X1)                                               0.3139    0.2553 @   1.3966 r
  io_cmd_o[21] (net)                            4      92.1358              0.0000     1.3966 r
  U1799/INP (NBUFFX2)                                             0.3164    0.0503 @   1.4469 r
  U1799/Z (NBUFFX2)                                               0.0425    0.0970     1.5438 r
  mem_cmd_o[21] (net)                           1       4.1806              0.0000     1.5438 r
  mem_cmd_o[21] (out)                                             0.0425    0.0103 &   1.5541 r
  data arrival time                                                                    1.5541

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3459


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1820/S (MUX21X1)                                               0.5071    0.0296 @   1.1394 r
  U1820/Q (MUX21X1)                                               0.2792    0.2423 @   1.3817 r
  io_cmd_o[32] (net)                            4      81.3032              0.0000     1.3817 r
  U1821/INP (NBUFFX2)                                             0.2811    0.0552 @   1.4369 r
  U1821/Z (NBUFFX2)                                               0.0529    0.1038     1.5407 r
  mem_cmd_o[32] (net)                           1      13.8211              0.0000     1.5407 r
  mem_cmd_o[32] (out)                                             0.0529    0.0132 &   1.5539 r
  data arrival time                                                                    1.5539

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3461


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1850/S (MUX21X1)                                               0.4841    0.0308 @   1.1503 f
  U1850/Q (MUX21X1)                                               0.3360    0.2450 @   1.3953 f
  io_cmd_o[51] (net)                            4     101.7622              0.0000     1.3953 f
  U1851/INP (NBUFFX2)                                             0.3408    0.0606 @   1.4558 f
  U1851/Z (NBUFFX2)                                               0.0555    0.0965     1.5523 f
  mem_cmd_o[51] (net)                           1      18.1600              0.0000     1.5523 f
  mem_cmd_o[51] (out)                                             0.0555    0.0009 &   1.5532 f
  data arrival time                                                                    1.5532

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3468


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1824/S (MUX21X1)                                               0.5073    0.0305 @   1.1404 r
  U1824/Q (MUX21X1)                                               0.3316    0.2446 @   1.3850 f
  io_cmd_o[34] (net)                            4     100.3982              0.0000     1.3850 f
  U1825/INP (NBUFFX2)                                             0.3362    0.0543 @   1.4393 f
  U1825/Z (NBUFFX2)                                               0.0724    0.1056 @   1.5449 f
  mem_cmd_o[34] (net)                           1      29.4789              0.0000     1.5449 f
  mem_cmd_o[34] (out)                                             0.0725    0.0082 @   1.5531 f
  data arrival time                                                                    1.5531

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3469


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1832/S (MUX21X1)                                               0.4840    0.0311 @   1.1505 f
  U1832/Q (MUX21X1)                                               0.4485    0.3008 @   1.4513 r
  io_cmd_o[38] (net)                            5     134.0886              0.0000     1.4513 r
  io_cmd_o[38] (out)                                              0.4564    0.1015 @   1.5529 r
  data arrival time                                                                    1.5529

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3471


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1844/S (MUX21X1)                                               0.4842    0.0318 @   1.1513 f
  U1844/Q (MUX21X1)                                               0.3001    0.2476 @   1.3988 r
  io_cmd_o[44] (net)                            4      87.8893              0.0000     1.3988 r
  U1845/INP (NBUFFX2)                                             0.3019    0.0352 @   1.4341 r
  U1845/Z (NBUFFX2)                                               0.0541    0.1064     1.5405 r
  mem_cmd_o[44] (net)                           1      13.9850              0.0000     1.5405 r
  mem_cmd_o[44] (out)                                             0.0541    0.0110 &   1.5515 r
  data arrival time                                                                    1.5515

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3485


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1826/S (MUX21X1)                                               0.4844    0.0364 @   1.1558 f
  U1826/Q (MUX21X1)                                               0.2905    0.2448 @   1.4006 r
  io_cmd_o[35] (net)                            5      85.3186              0.0000     1.4006 r
  U1827/INP (NBUFFX2)                                             0.2931    0.0509 @   1.4515 r
  U1827/Z (NBUFFX2)                                               0.0430    0.0958     1.5473 r
  mem_cmd_o[35] (net)                           1       5.4921              0.0000     1.5473 r
  mem_cmd_o[35] (out)                                             0.0430    0.0041 &   1.5514 r
  data arrival time                                                                    1.5514

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3486


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1786/S (MUX21X1)                                               0.4841    0.0282 @   1.1476 f
  U1786/Q (MUX21X1)                                               0.2709    0.2363 @   1.3839 r
  io_cmd_o[15] (net)                            4      78.7214              0.0000     1.3839 r
  U1787/INP (NBUFFX2)                                             0.2734    0.0765 @   1.4604 r
  U1787/Z (NBUFFX2)                                               0.0390    0.0909     1.5513 r
  mem_cmd_o[15] (net)                           1       3.1234              0.0000     1.5513 r
  mem_cmd_o[15] (out)                                             0.0390    0.0000 &   1.5513 r
  data arrival time                                                                    1.5513

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3487


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1766/S (MUX21X1)                                               0.4841    0.0307 @   1.1502 f
  U1766/Q (MUX21X1)                                               0.4405    0.2976 @   1.4478 r
  io_cmd_o[5] (net)                             4     131.4834              0.0000     1.4478 r
  io_cmd_o[5] (out)                                               0.4484    0.1031 @   1.5509 r
  data arrival time                                                                    1.5509

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3491


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1800/S (MUX21X1)                                               0.4844    0.0351 @   1.1545 f
  U1800/Q (MUX21X1)                                               0.3008    0.2480 @   1.4025 r
  io_cmd_o[22] (net)                            4      88.1892              0.0000     1.4025 r
  U1801/INP (NBUFFX2)                                             0.3029    0.0453 @   1.4478 r
  U1801/Z (NBUFFX2)                                               0.0464    0.0995     1.5474 r
  mem_cmd_o[22] (net)                           1       7.7931              0.0000     1.5474 r
  mem_cmd_o[22] (out)                                             0.0464    0.0031 &   1.5504 r
  data arrival time                                                                    1.5504

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5504
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3496


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1778/S (MUX21X1)                                               0.4842    0.0319 @   1.1513 f
  U1778/Q (MUX21X1)                                               0.2879    0.2444 @   1.3957 r
  io_cmd_o[11] (net)                            4      84.6971              0.0000     1.3957 r
  U1779/INP (NBUFFX2)                                             0.2901    0.0496 @   1.4453 r
  U1779/Z (NBUFFX2)                                               0.0459    0.0982     1.5435 r
  mem_cmd_o[11] (net)                           1       7.9450              0.0000     1.5435 r
  mem_cmd_o[11] (out)                                             0.0459    0.0042 &   1.5477 r
  data arrival time                                                                    1.5477

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3523


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1774/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1774/Q (MUX21X1)                                               0.3354    0.2464 @   1.3875 f
  io_cmd_o[9] (net)                             4     101.6707              0.0000     1.3875 f
  U1775/INP (NBUFFX2)                                             0.3400    0.0458 @   1.4333 f
  U1775/Z (NBUFFX2)                                               0.0699    0.1044 @   1.5377 f
  mem_cmd_o[9] (net)                            1      27.7332              0.0000     1.5377 f
  mem_cmd_o[9] (out)                                              0.0700    0.0091 @   1.5468 f
  data arrival time                                                                    1.5468

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3532


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1832/S (MUX21X1)                                               0.5071    0.0315 @   1.1414 r
  U1832/Q (MUX21X1)                                               0.4485    0.3038 @   1.4451 r
  io_cmd_o[38] (net)                            5     134.0886              0.0000     1.4451 r
  io_cmd_o[38] (out)                                              0.4564    0.1015 @   1.5467 r
  data arrival time                                                                    1.5467

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3533


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1808/S (MUX21X1)                                               0.4844    0.0350 @   1.1544 f
  U1808/Q (MUX21X1)                                               0.3024    0.2485 @   1.4030 r
  io_cmd_o[26] (net)                            5      88.6602              0.0000     1.4030 r
  U1809/INP (NBUFFX2)                                             0.3045    0.0328 @   1.4357 r
  U1809/Z (NBUFFX2)                                               0.0545    0.1070     1.5427 r
  mem_cmd_o[26] (net)                           1      14.2171              0.0000     1.5427 r
  mem_cmd_o[26] (out)                                             0.0545    0.0033 &   1.5460 r
  data arrival time                                                                    1.5460

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3540


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1762/S (MUX21X1)                                               0.4842    0.0291 @   1.1485 f
  U1762/Q (MUX21X1)                                               0.2725    0.2375 @   1.3860 r
  io_cmd_o[2] (net)                             4      79.4305              0.0000     1.3860 r
  U1763/INP (NBUFFX2)                                             0.2746    0.0620 @   1.4480 r
  U1763/Z (NBUFFX2)                                               0.0393    0.0913     1.5393 r
  mem_cmd_o[2] (net)                            1       3.3038              0.0000     1.5393 r
  mem_cmd_o[2] (out)                                              0.0393    0.0067 &   1.5460 r
  data arrival time                                                                    1.5460

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3540


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1850/S (MUX21X1)                                               0.5072    0.0313 @   1.1412 r
  U1850/Q (MUX21X1)                                               0.3360    0.2463 @   1.3875 f
  io_cmd_o[51] (net)                            4     101.7622              0.0000     1.3875 f
  U1851/INP (NBUFFX2)                                             0.3408    0.0606 @   1.4480 f
  U1851/Z (NBUFFX2)                                               0.0555    0.0965     1.5445 f
  mem_cmd_o[51] (net)                           1      18.1600              0.0000     1.5445 f
  mem_cmd_o[51] (out)                                             0.0555    0.0009 &   1.5454 f
  data arrival time                                                                    1.5454

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3546


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1826/S (MUX21X1)                                               0.5075    0.0370 @   1.1468 r
  U1826/Q (MUX21X1)                                               0.2905    0.2477 @   1.3945 r
  io_cmd_o[35] (net)                            5      85.3186              0.0000     1.3945 r
  U1827/INP (NBUFFX2)                                             0.2931    0.0509 @   1.4454 r
  U1827/Z (NBUFFX2)                                               0.0430    0.0958     1.5412 r
  mem_cmd_o[35] (net)                           1       5.4921              0.0000     1.5412 r
  mem_cmd_o[35] (out)                                             0.0430    0.0041 &   1.5453 r
  data arrival time                                                                    1.5453

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3547


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1844/S (MUX21X1)                                               0.5073    0.0323 @   1.1422 r
  U1844/Q (MUX21X1)                                               0.3001    0.2505 @   1.3927 r
  io_cmd_o[44] (net)                            4      87.8893              0.0000     1.3927 r
  U1845/INP (NBUFFX2)                                             0.3019    0.0352 @   1.4279 r
  U1845/Z (NBUFFX2)                                               0.0541    0.1064     1.5343 r
  mem_cmd_o[44] (net)                           1      13.9850              0.0000     1.5343 r
  mem_cmd_o[44] (out)                                             0.0541    0.0110 &   1.5453 r
  data arrival time                                                                    1.5453

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3547


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1848/S (MUX21X1)                                               0.4840    0.0292 @   1.1487 f
  U1848/Q (MUX21X1)                                               0.2749    0.2386 @   1.3872 r
  io_cmd_o[46] (net)                            4      80.2641              0.0000     1.3872 r
  io_cmd_o[46] (out)                                              0.2771    0.1580 @   1.5453 r
  data arrival time                                                                    1.5453

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3547


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1764/S (MUX21X1)                                               0.4842    0.0319 @   1.1513 f
  U1764/Q (MUX21X1)                                               0.2801    0.2408 @   1.3921 r
  io_cmd_o[4] (net)                             4      81.9978              0.0000     1.3921 r
  U1765/INP (NBUFFX2)                                             0.2822    0.0329 @   1.4250 r
  U1765/Z (NBUFFX2)                                               0.0532    0.1041     1.5291 r
  mem_cmd_o[4] (net)                            1      13.9744              0.0000     1.5291 r
  mem_cmd_o[4] (out)                                              0.0532    0.0160 &   1.5451 r
  data arrival time                                                                    1.5451

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5451
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3549


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1786/S (MUX21X1)                                               0.5072    0.0286 @   1.1384 r
  U1786/Q (MUX21X1)                                               0.2709    0.2392 @   1.3776 r
  io_cmd_o[15] (net)                            4      78.7214              0.0000     1.3776 r
  U1787/INP (NBUFFX2)                                             0.2734    0.0765 @   1.4541 r
  U1787/Z (NBUFFX2)                                               0.0390    0.0909     1.5450 r
  mem_cmd_o[15] (net)                           1       3.1234              0.0000     1.5450 r
  mem_cmd_o[15] (out)                                             0.0390    0.0000 &   1.5451 r
  data arrival time                                                                    1.5451

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5451
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3549


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1766/S (MUX21X1)                                               0.5072    0.0312 @   1.1410 r
  U1766/Q (MUX21X1)                                               0.4405    0.3006 @   1.4416 r
  io_cmd_o[5] (net)                             4     131.4834              0.0000     1.4416 r
  io_cmd_o[5] (out)                                               0.4484    0.1031 @   1.5447 r
  data arrival time                                                                    1.5447

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3553


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1800/S (MUX21X1)                                               0.5074    0.0356 @   1.1454 r
  U1800/Q (MUX21X1)                                               0.3008    0.2509 @   1.3964 r
  io_cmd_o[22] (net)                            4      88.1892              0.0000     1.3964 r
  U1801/INP (NBUFFX2)                                             0.3029    0.0453 @   1.4417 r
  U1801/Z (NBUFFX2)                                               0.0464    0.0995     1.5412 r
  mem_cmd_o[22] (net)                           1       7.7931              0.0000     1.5412 r
  mem_cmd_o[22] (out)                                             0.0464    0.0031 &   1.5443 r
  data arrival time                                                                    1.5443

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5443
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3557


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1822/S (MUX21X1)                                               0.4841    0.0296 @   1.1491 f
  U1822/Q (MUX21X1)                                               0.4751    0.3049 @   1.4540 r
  io_cmd_o[33] (net)                            4     140.6152              0.0000     1.4540 r
  io_cmd_o[33] (out)                                              0.4877    0.0887 @   1.5427 r
  data arrival time                                                                    1.5427

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3573


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1776/S (MUX21X1)                                               0.4840    0.0292 @   1.1486 f
  U1776/Q (MUX21X1)                                               0.3202    0.2386 @   1.3872 f
  io_cmd_o[10] (net)                            4      96.7656              0.0000     1.3872 f
  U1777/INP (NBUFFX2)                                             0.3243    0.0573 @   1.4446 f
  U1777/Z (NBUFFX2)                                               0.0550    0.0959 @   1.5404 f
  mem_cmd_o[10] (net)                           1      18.8491              0.0000     1.5404 f
  mem_cmd_o[10] (out)                                             0.0551    0.0022 @   1.5426 f
  data arrival time                                                                    1.5426

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3574


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1802/S (MUX21X1)                                               0.4844    0.0352 @   1.1546 f
  U1802/Q (MUX21X1)                                               0.2773    0.2391 @   1.3937 r
  io_cmd_o[23] (net)                            4      80.8735              0.0000     1.3937 r
  U1803/INP (NBUFFX2)                                             0.2797    0.0479 @   1.4416 r
  U1803/Z (NBUFFX2)                                               0.0436    0.0954     1.5370 r
  mem_cmd_o[23] (net)                           1       6.4726              0.0000     1.5370 r
  mem_cmd_o[23] (out)                                             0.0436    0.0056 &   1.5426 r
  data arrival time                                                                    1.5426

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3574


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1778/S (MUX21X1)                                               0.5073    0.0324 @   1.1422 r
  U1778/Q (MUX21X1)                                               0.2879    0.2473 @   1.3895 r
  io_cmd_o[11] (net)                            4      84.6971              0.0000     1.3895 r
  U1779/INP (NBUFFX2)                                             0.2901    0.0496 @   1.4391 r
  U1779/Z (NBUFFX2)                                               0.0459    0.0982     1.5374 r
  mem_cmd_o[11] (net)                           1       7.9450              0.0000     1.5374 r
  mem_cmd_o[11] (out)                                             0.0459    0.0042 &   1.5416 r
  data arrival time                                                                    1.5416

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3584


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1818/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1818/Q (MUX21X1)                                               0.2947    0.2434 @   1.3936 r
  io_cmd_o[31] (net)                            4      85.4180              0.0000     1.3936 r
  U1819/INP (NBUFFX2)                                             0.2976    0.0448 @   1.4384 r
  U1819/Z (NBUFFX2)                                               0.0503    0.1027     1.5411 r
  mem_cmd_o[31] (net)                           1      11.1152              0.0000     1.5411 r
  mem_cmd_o[31] (out)                                             0.0503    0.0004 &   1.5415 r
  data arrival time                                                                    1.5415

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3585


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1788/S (MUX21X1)                                               0.4844    0.0364 @   1.1559 f
  U1788/Q (MUX21X1)                                               0.3317    0.2463 @   1.4022 f
  io_cmd_o[16] (net)                            4     101.3200              0.0000     1.4022 f
  U1789/INP (NBUFFX2)                                             0.3350    0.0516 @   1.4538 f
  U1789/Z (NBUFFX2)                                               0.0443    0.0867     1.5405 f
  mem_cmd_o[16] (net)                           1       9.2598              0.0000     1.5405 f
  mem_cmd_o[16] (out)                                             0.0443    0.0003 &   1.5408 f
  data arrival time                                                                    1.5408

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5408
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3592


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1830/S (MUX21X1)                                               0.4840    0.0311 @   1.1505 f
  U1830/Q (MUX21X1)                                               0.3395    0.2478 @   1.3982 f
  io_cmd_o[37] (net)                            5     103.2905              0.0000     1.3982 f
  U1831/INP (NBUFFX2)                                             0.3442    0.0623 @   1.4606 f
  U1831/Z (NBUFFX2)                                               0.0368    0.0799     1.5404 f
  mem_cmd_o[37] (net)                           1       2.8602              0.0000     1.5404 f
  mem_cmd_o[37] (out)                                             0.0368    0.0000 &   1.5404 f
  data arrival time                                                                    1.5404

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3596


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1808/S (MUX21X1)                                               0.5075    0.0356 @   1.1454 r
  U1808/Q (MUX21X1)                                               0.3024    0.2514 @   1.3968 r
  io_cmd_o[26] (net)                            5      88.6602              0.0000     1.3968 r
  U1809/INP (NBUFFX2)                                             0.3045    0.0328 @   1.4296 r
  U1809/Z (NBUFFX2)                                               0.0545    0.1070     1.5366 r
  mem_cmd_o[26] (net)                           1      14.2171              0.0000     1.5366 r
  mem_cmd_o[26] (out)                                             0.0545    0.0033 &   1.5399 r
  data arrival time                                                                    1.5399

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3601


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1762/S (MUX21X1)                                               0.5073    0.0295 @   1.1393 r
  U1762/Q (MUX21X1)                                               0.2725    0.2404 @   1.3798 r
  io_cmd_o[2] (net)                             4      79.4305              0.0000     1.3798 r
  U1763/INP (NBUFFX2)                                             0.2746    0.0620 @   1.4418 r
  U1763/Z (NBUFFX2)                                               0.0393    0.0913     1.5330 r
  mem_cmd_o[2] (net)                            1       3.3038              0.0000     1.5330 r
  mem_cmd_o[2] (out)                                              0.0393    0.0067 &   1.5397 r
  data arrival time                                                                    1.5397

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5397
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3603


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1848/S (MUX21X1)                                               0.5071    0.0297 @   1.1395 r
  U1848/Q (MUX21X1)                                               0.2749    0.2415 @   1.3810 r
  io_cmd_o[46] (net)                            4      80.2641              0.0000     1.3810 r
  io_cmd_o[46] (out)                                              0.2771    0.1580 @   1.5390 r
  data arrival time                                                                    1.5390

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3610


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1764/S (MUX21X1)                                               0.5073    0.0324 @   1.1422 r
  U1764/Q (MUX21X1)                                               0.2801    0.2437 @   1.3859 r
  io_cmd_o[4] (net)                             4      81.9978              0.0000     1.3859 r
  U1765/INP (NBUFFX2)                                             0.2822    0.0329 @   1.4188 r
  U1765/Z (NBUFFX2)                                               0.0532    0.1041     1.5229 r
  mem_cmd_o[4] (net)                            1      13.9744              0.0000     1.5229 r
  mem_cmd_o[4] (out)                                              0.0532    0.0160 &   1.5390 r
  data arrival time                                                                    1.5390

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3610


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1810/S (MUX21X1)                                               0.4843    0.0333 @   1.1527 f
  U1810/Q (MUX21X1)                                               0.2923    0.2459 @   1.3986 r
  io_cmd_o[27] (net)                            5      86.0379              0.0000     1.3986 r
  U1811/INP (NBUFFX2)                                             0.2947    0.0471 @   1.4457 r
  U1811/Z (NBUFFX2)                                               0.0387    0.0921     1.5378 r
  mem_cmd_o[27] (net)                           1       2.0178              0.0000     1.5378 r
  mem_cmd_o[27] (out)                                             0.0387    0.0000 &   1.5378 r
  data arrival time                                                                    1.5378

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3622


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1822/S (MUX21X1)                                               0.5072    0.0301 @   1.1399 r
  U1822/Q (MUX21X1)                                               0.4751    0.3079 @   1.4478 r
  io_cmd_o[33] (net)                            4     140.6152              0.0000     1.4478 r
  io_cmd_o[33] (out)                                              0.4877    0.0887 @   1.5365 r
  data arrival time                                                                    1.5365

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3635


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1802/S (MUX21X1)                                               0.5075    0.0357 @   1.1455 r
  U1802/Q (MUX21X1)                                               0.2773    0.2420 @   1.3875 r
  io_cmd_o[23] (net)                            4      80.8735              0.0000     1.3875 r
  U1803/INP (NBUFFX2)                                             0.2797    0.0479 @   1.4354 r
  U1803/Z (NBUFFX2)                                               0.0436    0.0954     1.5308 r
  mem_cmd_o[23] (net)                           1       6.4726              0.0000     1.5308 r
  mem_cmd_o[23] (out)                                             0.0436    0.0056 &   1.5365 r
  data arrival time                                                                    1.5365

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3635


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1832/S (MUX21X1)                                               0.4840    0.0311 @   1.1505 f
  U1832/Q (MUX21X1)                                               0.4333    0.2884 @   1.4389 f
  io_cmd_o[38] (net)                            5     133.7613              0.0000     1.4389 f
  io_cmd_o[38] (out)                                              0.4414    0.0976 @   1.5364 f
  data arrival time                                                                    1.5364

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3636


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1818/S (MUX21X1)                                               0.5072    0.0314 @   1.1412 r
  U1818/Q (MUX21X1)                                               0.2947    0.2463 @   1.3874 r
  io_cmd_o[31] (net)                            4      85.4180              0.0000     1.3874 r
  U1819/INP (NBUFFX2)                                             0.2976    0.0448 @   1.4322 r
  U1819/Z (NBUFFX2)                                               0.0503    0.1027     1.5349 r
  mem_cmd_o[31] (net)                           1      11.1152              0.0000     1.5349 r
  mem_cmd_o[31] (out)                                             0.0503    0.0004 &   1.5353 r
  data arrival time                                                                    1.5353

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3647


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1766/S (MUX21X1)                                               0.4841    0.0307 @   1.1502 f
  U1766/Q (MUX21X1)                                               0.4258    0.2848 @   1.4350 f
  io_cmd_o[5] (net)                             4     131.2587              0.0000     1.4350 f
  io_cmd_o[5] (out)                                               0.4340    0.1000 @   1.5350 f
  data arrival time                                                                    1.5350

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3650


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1776/S (MUX21X1)                                               0.5071    0.0297 @   1.1395 r
  U1776/Q (MUX21X1)                                               0.3202    0.2399 @   1.3794 f
  io_cmd_o[10] (net)                            4      96.7656              0.0000     1.3794 f
  U1777/INP (NBUFFX2)                                             0.3243    0.0573 @   1.4367 f
  U1777/Z (NBUFFX2)                                               0.0550    0.0959 @   1.5326 f
  mem_cmd_o[10] (net)                           1      18.8491              0.0000     1.5326 f
  mem_cmd_o[10] (out)                                             0.0551    0.0022 @   1.5348 f
  data arrival time                                                                    1.5348

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3652


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1768/S (MUX21X1)                                               0.4844    0.0351 @   1.1545 f
  U1768/Q (MUX21X1)                                               0.4942    0.3134 @   1.4679 r
  io_cmd_o[6] (net)                             4     147.0602              0.0000     1.4679 r
  io_cmd_o[6] (out)                                               0.5064    0.0658 @   1.5337 r
  data arrival time                                                                    1.5337

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3663


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1790/S (MUX21X1)                                               0.4841    0.0291 @   1.1485 f
  U1790/Q (MUX21X1)                                               0.4677    0.3033 @   1.4518 r
  io_cmd_o[17] (net)                            4     138.6050              0.0000     1.4518 r
  io_cmd_o[17] (out)                                              0.4789    0.0816 @   1.5334 r
  data arrival time                                                                    1.5334

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3666


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1788/S (MUX21X1)                                               0.5075    0.0370 @   1.1468 r
  U1788/Q (MUX21X1)                                               0.3317    0.2476 @   1.3944 f
  io_cmd_o[16] (net)                            4     101.3200              0.0000     1.3944 f
  U1789/INP (NBUFFX2)                                             0.3350    0.0516 @   1.4461 f
  U1789/Z (NBUFFX2)                                               0.0443    0.0867     1.5328 f
  mem_cmd_o[16] (net)                           1       9.2598              0.0000     1.5328 f
  mem_cmd_o[16] (out)                                             0.0443    0.0003 &   1.5331 f
  data arrival time                                                                    1.5331

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3669


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1834/S (MUX21X1)                                               0.4844    0.0365 @   1.1559 f
  U1834/Q (MUX21X1)                                               0.2987    0.2479 @   1.4038 r
  io_cmd_o[39] (net)                            5      87.9553              0.0000     1.4038 r
  U1835/INP (NBUFFX2)                                             0.3017    0.0353 @   1.4392 r
  U1835/Z (NBUFFX2)                                               0.0400    0.0938     1.5329 r
  mem_cmd_o[39] (net)                           1       2.8172              0.0000     1.5329 r
  mem_cmd_o[39] (out)                                             0.0400    0.0000 &   1.5329 r
  data arrival time                                                                    1.5329

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3671


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1830/S (MUX21X1)                                               0.5071    0.0316 @   1.1414 r
  U1830/Q (MUX21X1)                                               0.3395    0.2491 @   1.3905 f
  io_cmd_o[37] (net)                            5     103.2905              0.0000     1.3905 f
  U1831/INP (NBUFFX2)                                             0.3442    0.0623 @   1.4528 f
  U1831/Z (NBUFFX2)                                               0.0368    0.0799     1.5326 f
  mem_cmd_o[37] (net)                           1       2.8602              0.0000     1.5326 f
  mem_cmd_o[37] (out)                                             0.0368    0.0000 &   1.5327 f
  data arrival time                                                                    1.5327

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3673


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1794/S (MUX21X1)                                               0.4842    0.0301 @   1.1495 f
  U1794/Q (MUX21X1)                                               0.3586    0.2705 @   1.4200 r
  io_cmd_o[19] (net)                            4     106.7839              0.0000     1.4200 r
  io_cmd_o[19] (out)                                              0.3621    0.1122 @   1.5322 r
  data arrival time                                                                    1.5322

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3678


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1772/S (MUX21X1)                                               0.4842    0.0294 @   1.1488 f
  U1772/Q (MUX21X1)                                               0.2739    0.2379 @   1.3867 r
  io_cmd_o[8] (net)                             4      79.8410              0.0000     1.3867 r
  U1773/INP (NBUFFX2)                                             0.2761    0.0446 @   1.4313 r
  U1773/Z (NBUFFX2)                                               0.0369    0.0892     1.5205 r
  mem_cmd_o[8] (net)                            1       1.3148              0.0000     1.5205 r
  mem_cmd_o[8] (out)                                              0.0369    0.0115 &   1.5320 r
  data arrival time                                                                    1.5320

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3680


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1806/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1806/Q (MUX21X1)                                               0.2995    0.2343 @   1.3846 f
  io_cmd_o[25] (net)                            6      91.5107              0.0000     1.3846 f
  U1807/INP (NBUFFX2)                                             0.3014    0.0635 @   1.4481 f
  U1807/Z (NBUFFX2)                                               0.0387    0.0809     1.5290 f
  mem_cmd_o[25] (net)                           1       5.8852              0.0000     1.5290 f
  mem_cmd_o[25] (out)                                             0.0387    0.0028 &   1.5318 f
  data arrival time                                                                    1.5318

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3682


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1810/S (MUX21X1)                                               0.5074    0.0338 @   1.1436 r
  U1810/Q (MUX21X1)                                               0.2923    0.2488 @   1.3924 r
  io_cmd_o[27] (net)                            5      86.0379              0.0000     1.3924 r
  U1811/INP (NBUFFX2)                                             0.2947    0.0471 @   1.4396 r
  U1811/Z (NBUFFX2)                                               0.0387    0.0921     1.5316 r
  mem_cmd_o[27] (net)                           1       2.0178              0.0000     1.5316 r
  mem_cmd_o[27] (out)                                             0.0387    0.0000 &   1.5316 r
  data arrival time                                                                    1.5316

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3684


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1760/S (MUX21X1)                                               0.4842    0.0298 @   1.1492 f
  U1760/Q (MUX21X1)                                               0.2747    0.2387 @   1.3879 r
  io_cmd_o[1] (net)                             4      80.2408              0.0000     1.3879 r
  U1761/INP (NBUFFX2)                                             0.2767    0.0411 @   1.4290 r
  U1761/Z (NBUFFX2)                                               0.0468    0.0981     1.5270 r
  mem_cmd_o[1] (net)                            1       9.1389              0.0000     1.5270 r
  mem_cmd_o[1] (out)                                              0.0468    0.0044 &   1.5315 r
  data arrival time                                                                    1.5315

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3685


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1822/S (MUX21X1)                                               0.4841    0.0296 @   1.1491 f
  U1822/Q (MUX21X1)                                               0.4595    0.2930 @   1.4421 f
  io_cmd_o[33] (net)                            4     140.3904              0.0000     1.4421 f
  io_cmd_o[33] (out)                                              0.4725    0.0866 @   1.5287 f
  data arrival time                                                                    1.5287

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3713


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1832/S (MUX21X1)                                               0.5071    0.0315 @   1.1414 r
  U1832/Q (MUX21X1)                                               0.4333    0.2897 @   1.4310 f
  io_cmd_o[38] (net)                            5     133.7613              0.0000     1.4310 f
  io_cmd_o[38] (out)                                              0.4414    0.0976 @   1.5286 f
  data arrival time                                                                    1.5286

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3714


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1768/S (MUX21X1)                                               0.5075    0.0356 @   1.1455 r
  U1768/Q (MUX21X1)                                               0.4942    0.3163 @   1.4618 r
  io_cmd_o[6] (net)                             4     147.0602              0.0000     1.4618 r
  io_cmd_o[6] (out)                                               0.5064    0.0658 @   1.5276 r
  data arrival time                                                                    1.5276

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3724


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1766/S (MUX21X1)                                               0.5072    0.0312 @   1.1410 r
  U1766/Q (MUX21X1)                                               0.4258    0.2862 @   1.4272 f
  io_cmd_o[5] (net)                             4     131.2587              0.0000     1.4272 f
  io_cmd_o[5] (out)                                               0.4340    0.1000 @   1.5272 f
  data arrival time                                                                    1.5272

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5272
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3728


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1790/S (MUX21X1)                                               0.5072    0.0295 @   1.1393 r
  U1790/Q (MUX21X1)                                               0.4677    0.3062 @   1.4456 r
  io_cmd_o[17] (net)                            4     138.6050              0.0000     1.4456 r
  io_cmd_o[17] (out)                                              0.4789    0.0816 @   1.5272 r
  data arrival time                                                                    1.5272

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5272
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3728


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1834/S (MUX21X1)                                               0.5075    0.0370 @   1.1469 r
  U1834/Q (MUX21X1)                                               0.2987    0.2508 @   1.3977 r
  io_cmd_o[39] (net)                            5      87.9553              0.0000     1.3977 r
  U1835/INP (NBUFFX2)                                             0.3017    0.0353 @   1.4330 r
  U1835/Z (NBUFFX2)                                               0.0400    0.0938     1.5268 r
  mem_cmd_o[39] (net)                           1       2.8172              0.0000     1.5268 r
  mem_cmd_o[39] (out)                                             0.0400    0.0000 &   1.5268 r
  data arrival time                                                                    1.5268

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3732


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1794/S (MUX21X1)                                               0.5073    0.0305 @   1.1404 r
  U1794/Q (MUX21X1)                                               0.3586    0.2735 @   1.4139 r
  io_cmd_o[19] (net)                            4     106.7839              0.0000     1.4139 r
  io_cmd_o[19] (out)                                              0.3621    0.1122 @   1.5261 r
  data arrival time                                                                    1.5261

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3739


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1782/S (MUX21X1)                                               0.4841    0.0308 @   1.1503 f
  U1782/Q (MUX21X1)                                               0.3127    0.2376 @   1.3879 f
  io_cmd_o[13] (net)                            4      95.0288              0.0000     1.3879 f
  U1783/INP (NBUFFX2)                                             0.3155    0.0493 @   1.4372 f
  U1783/Z (NBUFFX2)                                               0.0403    0.0827     1.5198 f
  mem_cmd_o[13] (net)                           1       6.7045              0.0000     1.5198 f
  mem_cmd_o[13] (out)                                             0.0403    0.0062 &   1.5260 f
  data arrival time                                                                    1.5260

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3740


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1772/S (MUX21X1)                                               0.5073    0.0298 @   1.1397 r
  U1772/Q (MUX21X1)                                               0.2739    0.2408 @   1.3805 r
  io_cmd_o[8] (net)                             4      79.8410              0.0000     1.3805 r
  U1773/INP (NBUFFX2)                                             0.2761    0.0446 @   1.4251 r
  U1773/Z (NBUFFX2)                                               0.0369    0.0892     1.5143 r
  mem_cmd_o[8] (net)                            1       1.3148              0.0000     1.5143 r
  mem_cmd_o[8] (out)                                              0.0369    0.0115 &   1.5257 r
  data arrival time                                                                    1.5257

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5257
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3743


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1760/S (MUX21X1)                                               0.5073    0.0302 @   1.1401 r
  U1760/Q (MUX21X1)                                               0.2747    0.2416 @   1.3817 r
  io_cmd_o[1] (net)                             4      80.2408              0.0000     1.3817 r
  U1761/INP (NBUFFX2)                                             0.2767    0.0411 @   1.4228 r
  U1761/Z (NBUFFX2)                                               0.0468    0.0981     1.5208 r
  mem_cmd_o[1] (net)                            1       9.1389              0.0000     1.5208 r
  mem_cmd_o[1] (out)                                              0.0468    0.0044 &   1.5252 r
  data arrival time                                                                    1.5252

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5252
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3748


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1806/S (MUX21X1)                                               0.5072    0.0314 @   1.1412 r
  U1806/Q (MUX21X1)                                               0.2995    0.2356 @   1.3768 f
  io_cmd_o[25] (net)                            6      91.5107              0.0000     1.3768 f
  U1807/INP (NBUFFX2)                                             0.3014    0.0635 @   1.4403 f
  U1807/Z (NBUFFX2)                                               0.0387    0.0809     1.5212 f
  mem_cmd_o[25] (net)                           1       5.8852              0.0000     1.5212 f
  mem_cmd_o[25] (out)                                             0.0387    0.0028 &   1.5240 f
  data arrival time                                                                    1.5240

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3760


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1846/S (MUX21X1)                                               0.4842    0.0318 @   1.1512 f
  U1846/Q (MUX21X1)                                               0.2718    0.2370 @   1.3882 r
  io_cmd_o[45] (net)                            4      79.0948              0.0000     1.3882 r
  U1847/INP (NBUFFX2)                                             0.2740    0.0327 @   1.4208 r
  U1847/Z (NBUFFX2)                                               0.0458    0.0970     1.5178 r
  mem_cmd_o[45] (net)                           1       8.4492              0.0000     1.5178 r
  mem_cmd_o[45] (out)                                             0.0458    0.0055 &   1.5233 r
  data arrival time                                                                    1.5233

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5233
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3767


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1842/S (MUX21X1)                                               0.4844    0.0347 @   1.1542 f
  U1842/Q (MUX21X1)                                               0.2920    0.2444 @   1.3986 r
  io_cmd_o[43] (net)                            5      85.2828              0.0000     1.3986 r
  U1843/INP (NBUFFX2)                                             0.2939    0.0312 @   1.4297 r
  U1843/Z (NBUFFX2)                                               0.0387    0.0921     1.5218 r
  mem_cmd_o[43] (net)                           1       2.0874              0.0000     1.5218 r
  mem_cmd_o[43] (out)                                             0.0387    0.0010 &   1.5228 r
  data arrival time                                                                    1.5228

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3772


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1784/S (MUX21X1)                                               0.4841    0.0308 @   1.1503 f
  U1784/Q (MUX21X1)                                               0.3519    0.2672 @   1.4174 r
  io_cmd_o[14] (net)                            4     104.3571              0.0000     1.4174 r
  io_cmd_o[14] (out)                                              0.3551    0.1046 @   1.5220 r
  data arrival time                                                                    1.5220

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5220
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3780


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1768/S (MUX21X1)                                               0.4844    0.0351 @   1.1545 f
  U1768/Q (MUX21X1)                                               0.4780    0.3026 @   1.4571 f
  io_cmd_o[6] (net)                             4     146.8355              0.0000     1.4571 f
  io_cmd_o[6] (out)                                               0.4906    0.0647 @   1.5218 f
  data arrival time                                                                    1.5218

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3782


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1822/S (MUX21X1)                                               0.5072    0.0301 @   1.1399 r
  U1822/Q (MUX21X1)                                               0.4595    0.2944 @   1.4343 f
  io_cmd_o[33] (net)                            4     140.3904              0.0000     1.4343 f
  io_cmd_o[33] (out)                                              0.4725    0.0866 @   1.5208 f
  data arrival time                                                                    1.5208

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3792


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1836/S (MUX21X1)                                               0.4844    0.0365 @   1.1559 f
  U1836/Q (MUX21X1)                                               0.2918    0.2444 @   1.4003 r
  io_cmd_o[40] (net)                            5      85.2323              0.0000     1.4003 r
  U1837/INP (NBUFFX2)                                             0.2937    0.0178 @   1.4181 r
  U1837/Z (NBUFFX2)                                               0.0425    0.0954     1.5134 r
  mem_cmd_o[40] (net)                           1       5.0510              0.0000     1.5134 r
  mem_cmd_o[40] (out)                                             0.0425    0.0068 &   1.5202 r
  data arrival time                                                                    1.5202

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3798


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1820/S (MUX21X1)                                               0.4840    0.0291 @   1.1486 f
  U1820/Q (MUX21X1)                                               0.2695    0.2190 @   1.3675 f
  io_cmd_o[32] (net)                            4      81.0784              0.0000     1.3675 f
  U1821/INP (NBUFFX2)                                             0.2714    0.0525 @   1.4201 f
  U1821/Z (NBUFFX2)                                               0.0473    0.0882     1.5083 f
  mem_cmd_o[32] (net)                           1      13.8211              0.0000     1.5083 f
  mem_cmd_o[32] (out)                                             0.0473    0.0118 &   1.5201 f
  data arrival time                                                                    1.5201

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3799


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1798/S (MUX21X1)                                               0.4840    0.0310 @   1.1504 f
  U1798/Q (MUX21X1)                                               0.3027    0.2337 @   1.3841 f
  io_cmd_o[21] (net)                            4      91.9111              0.0000     1.3841 f
  U1799/INP (NBUFFX2)                                             0.3053    0.0481 @   1.4322 f
  U1799/Z (NBUFFX2)                                               0.0368    0.0792     1.5114 f
  mem_cmd_o[21] (net)                           1       4.1806              0.0000     1.5114 f
  mem_cmd_o[21] (out)                                             0.0368    0.0083 &   1.5197 f
  data arrival time                                                                    1.5197

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3803


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1790/S (MUX21X1)                                               0.4841    0.0291 @   1.1485 f
  U1790/Q (MUX21X1)                                               0.4523    0.2912 @   1.4397 f
  io_cmd_o[17] (net)                            4     138.3802              0.0000     1.4397 f
  io_cmd_o[17] (out)                                              0.4639    0.0796 @   1.5193 f
  data arrival time                                                                    1.5193

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3807


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1782/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1782/Q (MUX21X1)                                               0.3127    0.2389 @   1.3801 f
  io_cmd_o[13] (net)                            4      95.0288              0.0000     1.3801 f
  U1783/INP (NBUFFX2)                                             0.3155    0.0493 @   1.4294 f
  U1783/Z (NBUFFX2)                                               0.0403    0.0827     1.5120 f
  mem_cmd_o[13] (net)                           1       6.7045              0.0000     1.5120 f
  mem_cmd_o[13] (out)                                             0.0403    0.0062 &   1.5182 f
  data arrival time                                                                    1.5182

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3818


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1848/S (MUX21X1)                                               0.4840    0.0292 @   1.1487 f
  U1848/Q (MUX21X1)                                               0.2646    0.2181 @   1.3667 f
  io_cmd_o[46] (net)                            4      80.0393              0.0000     1.3667 f
  io_cmd_o[46] (out)                                              0.2668    0.1509 @   1.5176 f
  data arrival time                                                                    1.5176

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3824


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1846/S (MUX21X1)                                               0.5073    0.0323 @   1.1421 r
  U1846/Q (MUX21X1)                                               0.2718    0.2399 @   1.3820 r
  io_cmd_o[45] (net)                            4      79.0948              0.0000     1.3820 r
  U1847/INP (NBUFFX2)                                             0.2740    0.0327 @   1.4146 r
  U1847/Z (NBUFFX2)                                               0.0458    0.0970     1.5116 r
  mem_cmd_o[45] (net)                           1       8.4492              0.0000     1.5116 r
  mem_cmd_o[45] (out)                                             0.0458    0.0055 &   1.5171 r
  data arrival time                                                                    1.5171

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3829


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1842/S (MUX21X1)                                               0.5074    0.0353 @   1.1451 r
  U1842/Q (MUX21X1)                                               0.2920    0.2473 @   1.3924 r
  io_cmd_o[43] (net)                            5      85.2828              0.0000     1.3924 r
  U1843/INP (NBUFFX2)                                             0.2939    0.0312 @   1.4236 r
  U1843/Z (NBUFFX2)                                               0.0387    0.0921     1.5156 r
  mem_cmd_o[43] (net)                           1       2.0874              0.0000     1.5156 r
  mem_cmd_o[43] (out)                                             0.0387    0.0010 &   1.5167 r
  data arrival time                                                                    1.5167

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3833


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1784/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1784/Q (MUX21X1)                                               0.3519    0.2701 @   1.4112 r
  io_cmd_o[14] (net)                            4     104.3571              0.0000     1.4112 r
  io_cmd_o[14] (out)                                              0.3551    0.1046 @   1.5158 r
  data arrival time                                                                    1.5158

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3842


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1836/S (MUX21X1)                                               0.5075    0.0371 @   1.1469 r
  U1836/Q (MUX21X1)                                               0.2918    0.2473 @   1.3942 r
  io_cmd_o[40] (net)                            5      85.2323              0.0000     1.3942 r
  U1837/INP (NBUFFX2)                                             0.2937    0.0178 @   1.4119 r
  U1837/Z (NBUFFX2)                                               0.0425    0.0954     1.5073 r
  mem_cmd_o[40] (net)                           1       5.0510              0.0000     1.5073 r
  mem_cmd_o[40] (out)                                             0.0425    0.0068 &   1.5141 r
  data arrival time                                                                    1.5141

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3859


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1768/S (MUX21X1)                                               0.5075    0.0356 @   1.1455 r
  U1768/Q (MUX21X1)                                               0.4780    0.3039 @   1.4494 f
  io_cmd_o[6] (net)                             4     146.8355              0.0000     1.4494 f
  io_cmd_o[6] (out)                                               0.4906    0.0647 @   1.5140 f
  data arrival time                                                                    1.5140

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5140
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3860


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1820/S (MUX21X1)                                               0.5071    0.0296 @   1.1394 r
  U1820/Q (MUX21X1)                                               0.2695    0.2203 @   1.3597 f
  io_cmd_o[32] (net)                            4      81.0784              0.0000     1.3597 f
  U1821/INP (NBUFFX2)                                             0.2714    0.0525 @   1.4122 f
  U1821/Z (NBUFFX2)                                               0.0473    0.0882     1.5004 f
  mem_cmd_o[32] (net)                           1      13.8211              0.0000     1.5004 f
  mem_cmd_o[32] (out)                                             0.0473    0.0118 &   1.5122 f
  data arrival time                                                                    1.5122

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3878


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1826/S (MUX21X1)                                               0.4844    0.0364 @   1.1558 f
  U1826/Q (MUX21X1)                                               0.2797    0.2250 @   1.3809 f
  io_cmd_o[35] (net)                            5      85.0490              0.0000     1.3809 f
  U1827/INP (NBUFFX2)                                             0.2823    0.0486 @   1.4295 f
  U1827/Z (NBUFFX2)                                               0.0375    0.0794     1.5089 f
  mem_cmd_o[35] (net)                           1       5.4921              0.0000     1.5089 f
  mem_cmd_o[35] (out)                                             0.0375    0.0033 &   1.5122 f
  data arrival time                                                                    1.5122

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3878


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1844/S (MUX21X1)                                               0.4842    0.0318 @   1.1513 f
  U1844/Q (MUX21X1)                                               0.2892    0.2282 @   1.3795 f
  io_cmd_o[44] (net)                            4      87.6645              0.0000     1.3795 f
  U1845/INP (NBUFFX2)                                             0.2911    0.0343 @   1.4138 f
  U1845/Z (NBUFFX2)                                               0.0483    0.0895     1.5033 f
  mem_cmd_o[44] (net)                           1      13.9850              0.0000     1.5033 f
  mem_cmd_o[44] (out)                                             0.0483    0.0086 &   1.5119 f
  data arrival time                                                                    1.5119

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3881


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1798/S (MUX21X1)                                               0.5071    0.0315 @   1.1413 r
  U1798/Q (MUX21X1)                                               0.3027    0.2350 @   1.3763 f
  io_cmd_o[21] (net)                            4      91.9111              0.0000     1.3763 f
  U1799/INP (NBUFFX2)                                             0.3053    0.0481 @   1.4244 f
  U1799/Z (NBUFFX2)                                               0.0368    0.0792     1.5036 f
  mem_cmd_o[21] (net)                           1       4.1806              0.0000     1.5036 f
  mem_cmd_o[21] (out)                                             0.0368    0.0083 &   1.5119 f
  data arrival time                                                                    1.5119

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3881


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1800/S (MUX21X1)                                               0.4844    0.0351 @   1.1545 f
  U1800/Q (MUX21X1)                                               0.2900    0.2287 @   1.3832 f
  io_cmd_o[22] (net)                            4      87.9645              0.0000     1.3832 f
  U1801/INP (NBUFFX2)                                             0.2921    0.0436 @   1.4268 f
  U1801/Z (NBUFFX2)                                               0.0407    0.0826     1.5094 f
  mem_cmd_o[22] (net)                           1       7.7931              0.0000     1.5094 f
  mem_cmd_o[22] (out)                                             0.0407    0.0024 &   1.5118 f
  data arrival time                                                                    1.5118

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3882


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1786/S (MUX21X1)                                               0.4841    0.0282 @   1.1476 f
  U1786/Q (MUX21X1)                                               0.2607    0.2155 @   1.3631 f
  io_cmd_o[15] (net)                            4      78.4966              0.0000     1.3631 f
  U1787/INP (NBUFFX2)                                             0.2633    0.0727 @   1.4358 f
  U1787/Z (NBUFFX2)                                               0.0337    0.0757     1.5114 f
  mem_cmd_o[15] (net)                           1       3.1234              0.0000     1.5114 f
  mem_cmd_o[15] (out)                                             0.0337    0.0000 &   1.5115 f
  data arrival time                                                                    1.5115

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3885


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1790/S (MUX21X1)                                               0.5072    0.0295 @   1.1393 r
  U1790/Q (MUX21X1)                                               0.4523    0.2925 @   1.4319 f
  io_cmd_o[17] (net)                            4     138.3802              0.0000     1.4319 f
  io_cmd_o[17] (out)                                              0.4639    0.0796 @   1.5114 f
  data arrival time                                                                    1.5114

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3886


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1794/S (MUX21X1)                                               0.4842    0.0301 @   1.1495 f
  U1794/Q (MUX21X1)                                               0.3463    0.2542 @   1.4037 f
  io_cmd_o[19] (net)                            4     106.5591              0.0000     1.4037 f
  io_cmd_o[19] (out)                                              0.3499    0.1067 @   1.5104 f
  data arrival time                                                                    1.5104

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3896


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1848/S (MUX21X1)                                               0.5071    0.0297 @   1.1395 r
  U1848/Q (MUX21X1)                                               0.2646    0.2194 @   1.3589 f
  io_cmd_o[46] (net)                            4      80.0393              0.0000     1.3589 f
  io_cmd_o[46] (out)                                              0.2668    0.1509 @   1.5098 f
  data arrival time                                                                    1.5098

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3902


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1778/S (MUX21X1)                                               0.4842    0.0319 @   1.1513 f
  U1778/Q (MUX21X1)                                               0.2773    0.2246 @   1.3759 f
  io_cmd_o[11] (net)                            4      84.4723              0.0000     1.3759 f
  U1779/INP (NBUFFX2)                                             0.2795    0.0478 @   1.4237 f
  U1779/Z (NBUFFX2)                                               0.0404    0.0820     1.5057 f
  mem_cmd_o[11] (net)                           1       7.9450              0.0000     1.5057 f
  mem_cmd_o[11] (out)                                             0.0404    0.0031 &   1.5088 f
  data arrival time                                                                    1.5088

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3912


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1808/S (MUX21X1)                                               0.4844    0.0350 @   1.1544 f
  U1808/Q (MUX21X1)                                               0.2914    0.2292 @   1.3837 f
  io_cmd_o[26] (net)                            5      88.3906              0.0000     1.3837 f
  U1809/INP (NBUFFX2)                                             0.2936    0.0318 @   1.4155 f
  U1809/Z (NBUFFX2)                                               0.0487    0.0899     1.5054 f
  mem_cmd_o[26] (net)                           1      14.2171              0.0000     1.5054 f
  mem_cmd_o[26] (out)                                             0.0487    0.0027 &   1.5081 f
  data arrival time                                                                    1.5081

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3919


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1762/S (MUX21X1)                                               0.4842    0.0291 @   1.1485 f
  U1762/Q (MUX21X1)                                               0.2622    0.2169 @   1.3653 f
  io_cmd_o[2] (net)                             4      79.2057              0.0000     1.3653 f
  U1763/INP (NBUFFX2)                                             0.2645    0.0591 @   1.4244 f
  U1763/Z (NBUFFX2)                                               0.0340    0.0759     1.5004 f
  mem_cmd_o[2] (net)                            1       3.3038              0.0000     1.5004 f
  mem_cmd_o[2] (out)                                              0.0340    0.0056 &   1.5060 f
  data arrival time                                                                    1.5060

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3940


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1764/S (MUX21X1)                                               0.4842    0.0319 @   1.1513 f
  U1764/Q (MUX21X1)                                               0.2697    0.2206 @   1.3719 f
  io_cmd_o[4] (net)                             4      81.7730              0.0000     1.3719 f
  U1765/INP (NBUFFX2)                                             0.2719    0.0312 @   1.4031 f
  U1765/Z (NBUFFX2)                                               0.0475    0.0884     1.4915 f
  mem_cmd_o[4] (net)                            1      13.9744              0.0000     1.4915 f
  mem_cmd_o[4] (out)                                              0.0475    0.0136 &   1.5051 f
  data arrival time                                                                    1.5051

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3949


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1826/S (MUX21X1)                                               0.5075    0.0370 @   1.1468 r
  U1826/Q (MUX21X1)                                               0.2797    0.2263 @   1.3731 f
  io_cmd_o[35] (net)                            5      85.0490              0.0000     1.3731 f
  U1827/INP (NBUFFX2)                                             0.2823    0.0486 @   1.4217 f
  U1827/Z (NBUFFX2)                                               0.0375    0.0794     1.5012 f
  mem_cmd_o[35] (net)                           1       5.4921              0.0000     1.5012 f
  mem_cmd_o[35] (out)                                             0.0375    0.0033 &   1.5045 f
  data arrival time                                                                    1.5045

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3955


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1844/S (MUX21X1)                                               0.5073    0.0323 @   1.1422 r
  U1844/Q (MUX21X1)                                               0.2892    0.2295 @   1.3717 f
  io_cmd_o[44] (net)                            4      87.6645              0.0000     1.3717 f
  U1845/INP (NBUFFX2)                                             0.2911    0.0343 @   1.4060 f
  U1845/Z (NBUFFX2)                                               0.0483    0.0895     1.4955 f
  mem_cmd_o[44] (net)                           1      13.9850              0.0000     1.4955 f
  mem_cmd_o[44] (out)                                             0.0483    0.0086 &   1.5041 f
  data arrival time                                                                    1.5041

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3959


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1800/S (MUX21X1)                                               0.5074    0.0356 @   1.1454 r
  U1800/Q (MUX21X1)                                               0.2900    0.2300 @   1.3755 f
  io_cmd_o[22] (net)                            4      87.9645              0.0000     1.3755 f
  U1801/INP (NBUFFX2)                                             0.2921    0.0436 @   1.4191 f
  U1801/Z (NBUFFX2)                                               0.0407    0.0826     1.5017 f
  mem_cmd_o[22] (net)                           1       7.7931              0.0000     1.5017 f
  mem_cmd_o[22] (out)                                             0.0407    0.0024 &   1.5041 f
  data arrival time                                                                    1.5041

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3959


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1786/S (MUX21X1)                                               0.5072    0.0286 @   1.1384 r
  U1786/Q (MUX21X1)                                               0.2607    0.2168 @   1.3552 f
  io_cmd_o[15] (net)                            4      78.4966              0.0000     1.3552 f
  U1787/INP (NBUFFX2)                                             0.2633    0.0727 @   1.4279 f
  U1787/Z (NBUFFX2)                                               0.0337    0.0757     1.5036 f
  mem_cmd_o[15] (net)                           1       3.1234              0.0000     1.5036 f
  mem_cmd_o[15] (out)                                             0.0337    0.0000 &   1.5036 f
  data arrival time                                                                    1.5036

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3964


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1770/S (MUX21X1)                                               0.4840    0.0286 @   1.1480 f
  U1770/Q (MUX21X1)                                               0.3465    0.2650 @   1.4130 r
  io_cmd_o[7] (net)                             4     102.6059              0.0000     1.4130 r
  io_cmd_o[7] (out)                                               0.3501    0.0902 @   1.5032 r
  data arrival time                                                                    1.5032

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3968


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1818/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1818/Q (MUX21X1)                                               0.2840    0.2234 @   1.3737 f
  io_cmd_o[31] (net)                            4      85.1932              0.0000     1.3737 f
  U1819/INP (NBUFFX2)                                             0.2870    0.0430 @   1.4168 f
  U1819/Z (NBUFFX2)                                               0.0446    0.0860     1.5028 f
  mem_cmd_o[31] (net)                           1      11.1152              0.0000     1.5028 f
  mem_cmd_o[31] (out)                                             0.0446    0.0004 &   1.5032 f
  data arrival time                                                                    1.5032

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3968


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1802/S (MUX21X1)                                               0.4844    0.0352 @   1.1546 f
  U1802/Q (MUX21X1)                                               0.2670    0.2186 @   1.3732 f
  io_cmd_o[23] (net)                            4      80.6488              0.0000     1.3732 f
  U1803/INP (NBUFFX2)                                             0.2694    0.0457 @   1.4189 f
  U1803/Z (NBUFFX2)                                               0.0381    0.0798     1.4987 f
  mem_cmd_o[23] (net)                           1       6.4726              0.0000     1.4987 f
  mem_cmd_o[23] (out)                                             0.0381    0.0041 &   1.5028 f
  data arrival time                                                                    1.5028

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3972


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1794/S (MUX21X1)                                               0.5073    0.0305 @   1.1404 r
  U1794/Q (MUX21X1)                                               0.3463    0.2555 @   1.3959 f
  io_cmd_o[19] (net)                            4     106.5591              0.0000     1.3959 f
  io_cmd_o[19] (out)                                              0.3499    0.1067 @   1.5026 f
  data arrival time                                                                    1.5026

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3974


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1784/S (MUX21X1)                                               0.4841    0.0308 @   1.1503 f
  U1784/Q (MUX21X1)                                               0.3398    0.2504 @   1.4006 f
  io_cmd_o[14] (net)                            4     104.1323              0.0000     1.4006 f
  io_cmd_o[14] (out)                                              0.3432    0.1009 @   1.5015 f
  data arrival time                                                                    1.5015

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3985


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1778/S (MUX21X1)                                               0.5073    0.0324 @   1.1422 r
  U1778/Q (MUX21X1)                                               0.2773    0.2259 @   1.3681 f
  io_cmd_o[11] (net)                            4      84.4723              0.0000     1.3681 f
  U1779/INP (NBUFFX2)                                             0.2795    0.0478 @   1.4159 f
  U1779/Z (NBUFFX2)                                               0.0404    0.0820     1.4979 f
  mem_cmd_o[11] (net)                           1       7.9450              0.0000     1.4979 f
  mem_cmd_o[11] (out)                                             0.0404    0.0031 &   1.5010 f
  data arrival time                                                                    1.5010

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3990


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1808/S (MUX21X1)                                               0.5075    0.0356 @   1.1454 r
  U1808/Q (MUX21X1)                                               0.2914    0.2305 @   1.3759 f
  io_cmd_o[26] (net)                            5      88.3906              0.0000     1.3759 f
  U1809/INP (NBUFFX2)                                             0.2936    0.0318 @   1.4077 f
  U1809/Z (NBUFFX2)                                               0.0487    0.0899     1.4977 f
  mem_cmd_o[26] (net)                           1      14.2171              0.0000     1.4977 f
  mem_cmd_o[26] (out)                                             0.0487    0.0027 &   1.5004 f
  data arrival time                                                                    1.5004

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3996


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1810/S (MUX21X1)                                               0.4843    0.0333 @   1.1527 f
  U1810/Q (MUX21X1)                                               0.2814    0.2263 @   1.3790 f
  io_cmd_o[27] (net)                            5      85.7600              0.0000     1.3790 f
  U1811/INP (NBUFFX2)                                             0.2838    0.0452 @   1.4242 f
  U1811/Z (NBUFFX2)                                               0.0332    0.0756     1.4997 f
  mem_cmd_o[27] (net)                           1       2.0178              0.0000     1.4997 f
  mem_cmd_o[27] (out)                                             0.0332    0.0000 &   1.4997 f
  data arrival time                                                                    1.4997

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4003


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1792/S (MUX21X1)                                               0.4843    0.0334 @   1.1528 f
  U1792/Q (MUX21X1)                                               0.2611    0.2322 @   1.3851 r
  io_cmd_o[18] (net)                            4      75.4577              0.0000     1.3851 r
  U1793/INP (NBUFFX2)                                             0.2633    0.0147 @   1.3998 r
  U1793/Z (NBUFFX2)                                               0.0478    0.0979     1.4977 r
  mem_cmd_o[18] (net)                           1      10.4038              0.0000     1.4977 r
  mem_cmd_o[18] (out)                                             0.0478    0.0019 &   1.4996 r
  data arrival time                                                                    1.4996

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4004


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1796/S (MUX21X1)                                               0.4844    0.0364 @   1.1558 f
  U1796/Q (MUX21X1)                                               0.2570    0.2306 @   1.3864 r
  io_cmd_o[20] (net)                            4      74.1063              0.0000     1.3864 r
  U1797/INP (NBUFFX2)                                             0.2592    0.0145 @   1.4009 r
  U1797/Z (NBUFFX2)                                               0.0452    0.0954     1.4962 r
  mem_cmd_o[20] (net)                           1       8.5231              0.0000     1.4962 r
  mem_cmd_o[20] (out)                                             0.0452    0.0027 &   1.4989 r
  data arrival time                                                                    1.4989

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4011


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1762/S (MUX21X1)                                               0.5073    0.0295 @   1.1393 r
  U1762/Q (MUX21X1)                                               0.2622    0.2182 @   1.3575 f
  io_cmd_o[2] (net)                             4      79.2057              0.0000     1.3575 f
  U1763/INP (NBUFFX2)                                             0.2645    0.0591 @   1.4166 f
  U1763/Z (NBUFFX2)                                               0.0340    0.0759     1.4925 f
  mem_cmd_o[2] (net)                            1       3.3038              0.0000     1.4925 f
  mem_cmd_o[2] (out)                                              0.0340    0.0056 &   1.4982 f
  data arrival time                                                                    1.4982

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4018


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1764/S (MUX21X1)                                               0.5073    0.0324 @   1.1422 r
  U1764/Q (MUX21X1)                                               0.2697    0.2219 @   1.3641 f
  io_cmd_o[4] (net)                             4      81.7730              0.0000     1.3641 f
  U1765/INP (NBUFFX2)                                             0.2719    0.0312 @   1.3953 f
  U1765/Z (NBUFFX2)                                               0.0475    0.0884     1.4837 f
  mem_cmd_o[4] (net)                            1      13.9744              0.0000     1.4837 f
  mem_cmd_o[4] (out)                                              0.0475    0.0136 &   1.4973 f
  data arrival time                                                                    1.4973

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4027


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1770/S (MUX21X1)                                               0.5071    0.0291 @   1.1389 r
  U1770/Q (MUX21X1)                                               0.3465    0.2679 @   1.4068 r
  io_cmd_o[7] (net)                             4     102.6059              0.0000     1.4068 r
  io_cmd_o[7] (out)                                               0.3501    0.0902 @   1.4970 r
  data arrival time                                                                    1.4970

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4030


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1818/S (MUX21X1)                                               0.5072    0.0314 @   1.1412 r
  U1818/Q (MUX21X1)                                               0.2840    0.2247 @   1.3659 f
  io_cmd_o[31] (net)                            4      85.1932              0.0000     1.3659 f
  U1819/INP (NBUFFX2)                                             0.2870    0.0430 @   1.4090 f
  U1819/Z (NBUFFX2)                                               0.0446    0.0860     1.4950 f
  mem_cmd_o[31] (net)                           1      11.1152              0.0000     1.4950 f
  mem_cmd_o[31] (out)                                             0.0446    0.0004 &   1.4954 f
  data arrival time                                                                    1.4954

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4046


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1834/S (MUX21X1)                                               0.4844    0.0365 @   1.1559 f
  U1834/Q (MUX21X1)                                               0.2883    0.2284 @   1.3843 f
  io_cmd_o[39] (net)                            5      87.5479              0.0000     1.3843 f
  U1835/INP (NBUFFX2)                                             0.2903    0.0341 @   1.4184 f
  U1835/Z (NBUFFX2)                                               0.0345    0.0768     1.4952 f
  mem_cmd_o[39] (net)                           1       2.8172              0.0000     1.4952 f
  mem_cmd_o[39] (out)                                             0.0345    0.0000 &   1.4952 f
  data arrival time                                                                    1.4952

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4048


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1802/S (MUX21X1)                                               0.5075    0.0357 @   1.1455 r
  U1802/Q (MUX21X1)                                               0.2670    0.2199 @   1.3655 f
  io_cmd_o[23] (net)                            4      80.6488              0.0000     1.3655 f
  U1803/INP (NBUFFX2)                                             0.2694    0.0457 @   1.4112 f
  U1803/Z (NBUFFX2)                                               0.0381    0.0798     1.4909 f
  mem_cmd_o[23] (net)                           1       6.4726              0.0000     1.4909 f
  mem_cmd_o[23] (out)                                             0.0381    0.0041 &   1.4951 f
  data arrival time                                                                    1.4951

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4049


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1784/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1784/Q (MUX21X1)                                               0.3398    0.2517 @   1.3928 f
  io_cmd_o[14] (net)                            4     104.1323              0.0000     1.3928 f
  io_cmd_o[14] (out)                                              0.3432    0.1009 @   1.4937 f
  data arrival time                                                                    1.4937

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4063


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1792/S (MUX21X1)                                               0.5074    0.0339 @   1.1438 r
  U1792/Q (MUX21X1)                                               0.2611    0.2351 @   1.3789 r
  io_cmd_o[18] (net)                            4      75.4577              0.0000     1.3789 r
  U1793/INP (NBUFFX2)                                             0.2633    0.0147 @   1.3936 r
  U1793/Z (NBUFFX2)                                               0.0478    0.0979     1.4915 r
  mem_cmd_o[18] (net)                           1      10.4038              0.0000     1.4915 r
  mem_cmd_o[18] (out)                                             0.0478    0.0019 &   1.4934 r
  data arrival time                                                                    1.4934

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4066


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1804/S (MUX21X1)                                               0.4844    0.0366 @   1.1560 f
  U1804/Q (MUX21X1)                                               0.4463    0.2982 @   1.4542 r
  io_cmd_o[24] (net)                            5     132.7233              0.0000     1.4542 r
  io_cmd_o[24] (out)                                              0.4549    0.0388 @   1.4930 r
  data arrival time                                                                    1.4930

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4070


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1796/S (MUX21X1)                                               0.5075    0.0370 @   1.1468 r
  U1796/Q (MUX21X1)                                               0.2570    0.2335 @   1.3803 r
  io_cmd_o[20] (net)                            4      74.1063              0.0000     1.3803 r
  U1797/INP (NBUFFX2)                                             0.2592    0.0145 @   1.3947 r
  U1797/Z (NBUFFX2)                                               0.0452    0.0954     1.4901 r
  mem_cmd_o[20] (net)                           1       8.5231              0.0000     1.4901 r
  mem_cmd_o[20] (out)                                             0.0452    0.0027 &   1.4928 r
  data arrival time                                                                    1.4928

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4072


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1760/S (MUX21X1)                                               0.4842    0.0298 @   1.1492 f
  U1760/Q (MUX21X1)                                               0.2644    0.2182 @   1.3674 f
  io_cmd_o[1] (net)                             4      80.0160              0.0000     1.3674 f
  U1761/INP (NBUFFX2)                                             0.2665    0.0390 @   1.4064 f
  U1761/Z (NBUFFX2)                                               0.0413    0.0826     1.4890 f
  mem_cmd_o[1] (net)                            1       9.1389              0.0000     1.4890 f
  mem_cmd_o[1] (out)                                              0.0413    0.0032 &   1.4922 f
  data arrival time                                                                    1.4922

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4078


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1772/S (MUX21X1)                                               0.4842    0.0294 @   1.1488 f
  U1772/Q (MUX21X1)                                               0.2636    0.2173 @   1.3661 f
  io_cmd_o[8] (net)                             4      79.6162              0.0000     1.3661 f
  U1773/INP (NBUFFX2)                                             0.2659    0.0423 @   1.4084 f
  U1773/Z (NBUFFX2)                                               0.0316    0.0738     1.4822 f
  mem_cmd_o[8] (net)                            1       1.3148              0.0000     1.4822 f
  mem_cmd_o[8] (out)                                              0.0316    0.0098 &   1.4920 f
  data arrival time                                                                    1.4920

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4080


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1810/S (MUX21X1)                                               0.5074    0.0338 @   1.1436 r
  U1810/Q (MUX21X1)                                               0.2814    0.2276 @   1.3712 f
  io_cmd_o[27] (net)                            5      85.7600              0.0000     1.3712 f
  U1811/INP (NBUFFX2)                                             0.2838    0.0452 @   1.4164 f
  U1811/Z (NBUFFX2)                                               0.0332    0.0756     1.4919 f
  mem_cmd_o[27] (net)                           1       2.0178              0.0000     1.4919 f
  mem_cmd_o[27] (out)                                             0.0332    0.0000 &   1.4920 f
  data arrival time                                                                    1.4920

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4080


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1838/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1838/Q (MUX21X1)                                               0.3492    0.2667 @   1.4171 r
  io_cmd_o[41] (net)                            5     103.7164              0.0000     1.4171 r
  io_cmd_o[41] (out)                                              0.3524    0.0731 @   1.4901 r
  data arrival time                                                                    1.4901

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4099


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1834/S (MUX21X1)                                               0.5075    0.0370 @   1.1469 r
  U1834/Q (MUX21X1)                                               0.2883    0.2297 @   1.3765 f
  io_cmd_o[39] (net)                            5      87.5479              0.0000     1.3765 f
  U1835/INP (NBUFFX2)                                             0.2903    0.0341 @   1.4106 f
  U1835/Z (NBUFFX2)                                               0.0345    0.0768     1.4875 f
  mem_cmd_o[39] (net)                           1       2.8172              0.0000     1.4875 f
  mem_cmd_o[39] (out)                                             0.0345    0.0000 &   1.4875 f
  data arrival time                                                                    1.4875

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4125


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1804/S (MUX21X1)                                               0.5075    0.0371 @   1.1470 r
  U1804/Q (MUX21X1)                                               0.4463    0.3011 @   1.4481 r
  io_cmd_o[24] (net)                            5     132.7233              0.0000     1.4481 r
  io_cmd_o[24] (out)                                              0.4549    0.0388 @   1.4869 r
  data arrival time                                                                    1.4869

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4131


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1852/S (MUX21X1)                                               0.4843    0.0304 @   1.1499 f
  U1852/Q (MUX21X1)                                               0.3372    0.2618 @   1.4116 r
  io_cmd_o[52] (net)                            4      99.7547              0.0000     1.4116 r
  io_cmd_o[52] (out)                                              0.3402    0.0745 @   1.4862 r
  data arrival time                                                                    1.4862

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4138


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1842/S (MUX21X1)                                               0.4844    0.0347 @   1.1542 f
  U1842/Q (MUX21X1)                                               0.2810    0.2245 @   1.3787 f
  io_cmd_o[43] (net)                            5      84.9619              0.0000     1.3787 f
  U1843/INP (NBUFFX2)                                             0.2830    0.0304 @   1.4090 f
  U1843/Z (NBUFFX2)                                               0.0333    0.0756     1.4846 f
  mem_cmd_o[43] (net)                           1       2.0874              0.0000     1.4846 f
  mem_cmd_o[43] (out)                                             0.0333    0.0007 &   1.4853 f
  data arrival time                                                                    1.4853

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4147


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1846/S (MUX21X1)                                               0.4842    0.0318 @   1.1512 f
  U1846/Q (MUX21X1)                                               0.2615    0.2162 @   1.3674 f
  io_cmd_o[45] (net)                            4      78.8701              0.0000     1.3674 f
  U1847/INP (NBUFFX2)                                             0.2639    0.0315 @   1.3989 f
  U1847/Z (NBUFFX2)                                               0.0403    0.0817     1.4806 f
  mem_cmd_o[45] (net)                           1       8.4492              0.0000     1.4806 f
  mem_cmd_o[45] (out)                                             0.0403    0.0042 &   1.4847 f
  data arrival time                                                                    1.4847

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4153


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1760/S (MUX21X1)                                               0.5073    0.0302 @   1.1401 r
  U1760/Q (MUX21X1)                                               0.2644    0.2195 @   1.3596 f
  io_cmd_o[1] (net)                             4      80.0160              0.0000     1.3596 f
  U1761/INP (NBUFFX2)                                             0.2665    0.0390 @   1.3985 f
  U1761/Z (NBUFFX2)                                               0.0413    0.0826     1.4811 f
  mem_cmd_o[1] (net)                            1       9.1389              0.0000     1.4811 f
  mem_cmd_o[1] (out)                                              0.0413    0.0032 &   1.4843 f
  data arrival time                                                                    1.4843

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4157


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1772/S (MUX21X1)                                               0.5073    0.0298 @   1.1397 r
  U1772/Q (MUX21X1)                                               0.2636    0.2186 @   1.3583 f
  io_cmd_o[8] (net)                             4      79.6162              0.0000     1.3583 f
  U1773/INP (NBUFFX2)                                             0.2659    0.0423 @   1.4006 f
  U1773/Z (NBUFFX2)                                               0.0316    0.0738     1.4743 f
  mem_cmd_o[8] (net)                            1       1.3148              0.0000     1.4743 f
  mem_cmd_o[8] (out)                                              0.0316    0.0098 &   1.4842 f
  data arrival time                                                                    1.4842

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4158


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1838/S (MUX21X1)                                               0.5072    0.0314 @   1.1412 r
  U1838/Q (MUX21X1)                                               0.3492    0.2697 @   1.4109 r
  io_cmd_o[41] (net)                            5     103.7164              0.0000     1.4109 r
  io_cmd_o[41] (out)                                              0.3524    0.0730 @   1.4839 r
  data arrival time                                                                    1.4839

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4161


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U5077/IN1 (AND2X1)                                              0.4836    0.0243 @   1.1437 f
  U5077/Q (AND2X1)                                                0.4104    0.2736 @   1.4173 f
  io_cmd_o[0] (net)                             4     118.2782              0.0000     1.4173 f
  io_cmd_o[0] (out)                                               0.4180    0.0661 @   1.4835 f
  data arrival time                                                                    1.4835

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4835
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4165


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1770/S (MUX21X1)                                               0.4840    0.0286 @   1.1480 f
  U1770/Q (MUX21X1)                                               0.3346    0.2479 @   1.3959 f
  io_cmd_o[7] (net)                             4     102.3811              0.0000     1.3959 f
  io_cmd_o[7] (out)                                               0.3383    0.0863 @   1.4823 f
  data arrival time                                                                    1.4823

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4177


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1836/S (MUX21X1)                                               0.4844    0.0365 @   1.1559 f
  U1836/Q (MUX21X1)                                               0.2807    0.2244 @   1.3803 f
  io_cmd_o[40] (net)                            5      84.8654              0.0000     1.3803 f
  U1837/INP (NBUFFX2)                                             0.2827    0.0176 @   1.3979 f
  U1837/Z (NBUFFX2)                                               0.0369    0.0789     1.4769 f
  mem_cmd_o[40] (net)                           1       5.0510              0.0000     1.4769 f
  mem_cmd_o[40] (out)                                             0.0369    0.0053 &   1.4822 f
  data arrival time                                                                    1.4822

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4178


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1852/S (MUX21X1)                                               0.5074    0.0309 @   1.1407 r
  U1852/Q (MUX21X1)                                               0.3372    0.2647 @   1.4055 r
  io_cmd_o[52] (net)                            4      99.7547              0.0000     1.4055 r
  io_cmd_o[52] (out)                                              0.3402    0.0745 @   1.4800 r
  data arrival time                                                                    1.4800

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4200


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1830/S (MUX21X1)                                               0.4840    0.0311 @   1.1505 f
  U1830/Q (MUX21X1)                                               0.3517    0.2649 @   1.4154 r
  io_cmd_o[37] (net)                            5     103.5684              0.0000     1.4154 r
  io_cmd_o[37] (out)                                              0.3563    0.0645 @   1.4799 r
  data arrival time                                                                    1.4799

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4201


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1804/S (MUX21X1)                                               0.4844    0.0366 @   1.1560 f
  U1804/Q (MUX21X1)                                               0.4312    0.2853 @   1.4413 f
  io_cmd_o[24] (net)                            5     132.4080              0.0000     1.4413 f
  io_cmd_o[24] (out)                                              0.4402    0.0386 @   1.4799 f
  data arrival time                                                                    1.4799

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4201


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1842/S (MUX21X1)                                               0.5074    0.0353 @   1.1451 r
  U1842/Q (MUX21X1)                                               0.2810    0.2258 @   1.3709 f
  io_cmd_o[43] (net)                            5      84.9619              0.0000     1.3709 f
  U1843/INP (NBUFFX2)                                             0.2830    0.0304 @   1.4013 f
  U1843/Z (NBUFFX2)                                               0.0333    0.0756     1.4769 f
  mem_cmd_o[43] (net)                           1       2.0874              0.0000     1.4769 f
  mem_cmd_o[43] (out)                                             0.0333    0.0007 &   1.4775 f
  data arrival time                                                                    1.4775

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4225


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1846/S (MUX21X1)                                               0.5073    0.0323 @   1.1421 r
  U1846/Q (MUX21X1)                                               0.2615    0.2175 @   1.3596 f
  io_cmd_o[45] (net)                            4      78.8701              0.0000     1.3596 f
  U1847/INP (NBUFFX2)                                             0.2639    0.0315 @   1.3911 f
  U1847/Z (NBUFFX2)                                               0.0403    0.0817     1.4728 f
  mem_cmd_o[45] (net)                           1       8.4492              0.0000     1.4728 f
  mem_cmd_o[45] (out)                                             0.0403    0.0042 &   1.4769 f
  data arrival time                                                                    1.4769

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4231


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1840/S (MUX21X1)                                               0.4840    0.0311 @   1.1505 f
  U1840/Q (MUX21X1)                                               0.4158    0.2856 @   1.4361 r
  io_cmd_o[42] (net)                            5     122.7688              0.0000     1.4361 r
  io_cmd_o[42] (out)                                              0.4247    0.0402 @   1.4763 r
  data arrival time                                                                    1.4763

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4237


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1836/S (MUX21X1)                                               0.5075    0.0371 @   1.1469 r
  U1836/Q (MUX21X1)                                               0.2807    0.2257 @   1.3726 f
  io_cmd_o[40] (net)                            5      84.8654              0.0000     1.3726 f
  U1837/INP (NBUFFX2)                                             0.2827    0.0176 @   1.3902 f
  U1837/Z (NBUFFX2)                                               0.0369    0.0789     1.4692 f
  mem_cmd_o[40] (net)                           1       5.0510              0.0000     1.4692 f
  mem_cmd_o[40] (out)                                             0.0369    0.0053 &   1.4744 f
  data arrival time                                                                    1.4744

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4256


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1770/S (MUX21X1)                                               0.5071    0.0291 @   1.1389 r
  U1770/Q (MUX21X1)                                               0.3346    0.2492 @   1.3881 f
  io_cmd_o[7] (net)                             4     102.3811              0.0000     1.3881 f
  io_cmd_o[7] (out)                                               0.3383    0.0863 @   1.4744 f
  data arrival time                                                                    1.4744

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4256


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1850/S (MUX21X1)                                               0.4841    0.0308 @   1.1503 f
  U1850/Q (MUX21X1)                                               0.3479    0.2624 @   1.4127 r
  io_cmd_o[51] (net)                            4     101.9870              0.0000     1.4127 r
  io_cmd_o[51] (out)                                              0.3531    0.0614 @   1.4741 r
  data arrival time                                                                    1.4741

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4259


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1935/IN1 (AND2X1)                                              0.1659    0.0008 @   0.9913 r
  U1935/Q (AND2X1)                                                0.0619    0.0940     1.0854 r
  n2644 (net)                                   1      11.5850              0.0000     1.0854 r
  icc_place1911/INP (NBUFFX2)                                     0.0619    0.0004 &   1.0858 r
  icc_place1911/Z (NBUFFX2)                                       0.2966    0.1461 @   1.2319 r
  mem_cmd_o[96] (net)                           4     169.0321              0.0000     1.2319 r
  icc_place1981/INP (NBUFFX2)                                     0.3307    0.1464 @   1.3783 r
  icc_place1981/Z (NBUFFX2)                                       0.0399    0.0956     1.4739 r
  io_cmd_o[96] (net)                            1       1.6081              0.0000     1.4739 r
  io_cmd_o[96] (out)                                              0.0399    0.0000 &   1.4739 r
  data arrival time                                                                    1.4739

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4261


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1830/S (MUX21X1)                                               0.5071    0.0316 @   1.1414 r
  U1830/Q (MUX21X1)                                               0.3517    0.2679 @   1.4092 r
  io_cmd_o[37] (net)                            5     103.5684              0.0000     1.4092 r
  io_cmd_o[37] (out)                                              0.3563    0.0645 @   1.4737 r
  data arrival time                                                                    1.4737

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4263


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1804/S (MUX21X1)                                               0.5075    0.0371 @   1.1470 r
  U1804/Q (MUX21X1)                                               0.4312    0.2866 @   1.4336 f
  io_cmd_o[24] (net)                            5     132.4080              0.0000     1.4336 f
  io_cmd_o[24] (out)                                              0.4402    0.0386 @   1.4722 f
  data arrival time                                                                    1.4722

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4278


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1788/S (MUX21X1)                                               0.4844    0.0364 @   1.1559 f
  U1788/Q (MUX21X1)                                               0.3436    0.2636 @   1.4194 r
  io_cmd_o[16] (net)                            4     101.5448              0.0000     1.4194 r
  io_cmd_o[16] (out)                                              0.3471    0.0524 @   1.4719 r
  data arrival time                                                                    1.4719

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4281


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1840/S (MUX21X1)                                               0.5071    0.0315 @   1.1414 r
  U1840/Q (MUX21X1)                                               0.4158    0.2886 @   1.4299 r
  io_cmd_o[42] (net)                            5     122.7688              0.0000     1.4299 r
  io_cmd_o[42] (out)                                              0.4247    0.0402 @   1.4701 r
  data arrival time                                                                    1.4701

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4299


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U5077/IN1 (AND2X1)                                              0.5067    0.0247 @   1.1345 r
  U5077/Q (AND2X1)                                                0.4021    0.2694 @   1.4038 r
  io_cmd_o[0] (net)                             4     118.5030              0.0000     1.4038 r
  io_cmd_o[0] (out)                                               0.4101    0.0657 @   1.4695 r
  data arrival time                                                                    1.4695

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4305


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1806/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1806/Q (MUX21X1)                                               0.3100    0.2530 @   1.4033 r
  io_cmd_o[25] (net)                            6      91.8544              0.0000     1.4033 r
  io_cmd_o[25] (out)                                              0.3129    0.0660 @   1.4693 r
  data arrival time                                                                    1.4693

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4307


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1850/S (MUX21X1)                                               0.5072    0.0313 @   1.1412 r
  U1850/Q (MUX21X1)                                               0.3479    0.2654 @   1.4065 r
  io_cmd_o[51] (net)                            4     101.9870              0.0000     1.4065 r
  io_cmd_o[51] (out)                                              0.3531    0.0614 @   1.4679 r
  data arrival time                                                                    1.4679

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4321


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1838/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1838/Q (MUX21X1)                                               0.3369    0.2498 @   1.4001 f
  io_cmd_o[41] (net)                            5     103.3955              0.0000     1.4001 f
  io_cmd_o[41] (out)                                              0.3402    0.0668 @   1.4669 f
  data arrival time                                                                    1.4669

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4331


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1788/S (MUX21X1)                                               0.5075    0.0370 @   1.1468 r
  U1788/Q (MUX21X1)                                               0.3436    0.2665 @   1.4133 r
  io_cmd_o[16] (net)                            4     101.5448              0.0000     1.4133 r
  io_cmd_o[16] (out)                                              0.3471    0.0524 @   1.4658 r
  data arrival time                                                                    1.4658

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4342


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1824/S (MUX21X1)                                               0.4842    0.0301 @   1.1495 f
  U1824/Q (MUX21X1)                                               0.3435    0.2609 @   1.4104 r
  io_cmd_o[34] (net)                            4     100.6230              0.0000     1.4104 r
  io_cmd_o[34] (out)                                              0.3484    0.0552 @   1.4656 r
  data arrival time                                                                    1.4656

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4344


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1852/S (MUX21X1)                                               0.4843    0.0304 @   1.1499 f
  U1852/Q (MUX21X1)                                               0.3255    0.2443 @   1.3942 f
  io_cmd_o[52] (net)                            4      99.5300              0.0000     1.3942 f
  io_cmd_o[52] (out)                                              0.3286    0.0703 @   1.4645 f
  data arrival time                                                                    1.4645

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4355


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1776/S (MUX21X1)                                               0.4840    0.0292 @   1.1486 f
  U1776/Q (MUX21X1)                                               0.3318    0.2568 @   1.4054 r
  io_cmd_o[10] (net)                            4      96.9904              0.0000     1.4054 r
  io_cmd_o[10] (out)                                              0.3362    0.0585 @   1.4639 r
  data arrival time                                                                    1.4639

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4361


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1792/S (MUX21X1)                                               0.4843    0.0334 @   1.1528 f
  U1792/Q (MUX21X1)                                               0.2512    0.2109 @   1.3637 f
  io_cmd_o[18] (net)                            4      75.2329              0.0000     1.3637 f
  U1793/INP (NBUFFX2)                                             0.2534    0.0146 @   1.3783 f
  U1793/Z (NBUFFX2)                                               0.0423    0.0832     1.4615 f
  mem_cmd_o[18] (net)                           1      10.4038              0.0000     1.4615 f
  mem_cmd_o[18] (out)                                             0.0423    0.0017 &   1.4632 f
  data arrival time                                                                    1.4632

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4632
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4368


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1806/S (MUX21X1)                                               0.5072    0.0314 @   1.1412 r
  U1806/Q (MUX21X1)                                               0.3100    0.2559 @   1.3971 r
  io_cmd_o[25] (net)                            6      91.8544              0.0000     1.3971 r
  io_cmd_o[25] (out)                                              0.3129    0.0660 @   1.4631 r
  data arrival time                                                                    1.4631

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4369


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1796/S (MUX21X1)                                               0.4844    0.0364 @   1.1558 f
  U1796/Q (MUX21X1)                                               0.2471    0.2090 @   1.3648 f
  io_cmd_o[20] (net)                            4      73.8815              0.0000     1.3648 f
  U1797/INP (NBUFFX2)                                             0.2494    0.0144 @   1.3792 f
  U1797/Z (NBUFFX2)                                               0.0398    0.0807     1.4599 f
  mem_cmd_o[20] (net)                           1       8.5231              0.0000     1.4599 f
  mem_cmd_o[20] (out)                                             0.0398    0.0022 &   1.4621 f
  data arrival time                                                                    1.4621

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4621
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4379


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1840/S (MUX21X1)                                               0.4840    0.0311 @   1.1505 f
  U1840/Q (MUX21X1)                                               0.4019    0.2712 @   1.4217 f
  io_cmd_o[42] (net)                            5     122.5126              0.0000     1.4217 f
  io_cmd_o[42] (out)                                              0.4110    0.0400 @   1.4617 f
  data arrival time                                                                    1.4617

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4383


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1786/S (MUX21X1)                                               0.4841    0.0282 @   1.1476 f
  U1786/Q (MUX21X1)                                               0.2709    0.2363 @   1.3839 r
  io_cmd_o[15] (net)                            4      78.7214              0.0000     1.3839 r
  io_cmd_o[15] (out)                                              0.2733    0.0766 @   1.4605 r
  data arrival time                                                                    1.4605

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4395


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1830/S (MUX21X1)                                               0.4840    0.0311 @   1.1505 f
  U1830/Q (MUX21X1)                                               0.3395    0.2478 @   1.3982 f
  io_cmd_o[37] (net)                            5     103.2905              0.0000     1.3982 f
  io_cmd_o[37] (out)                                              0.3442    0.0623 @   1.4605 f
  data arrival time                                                                    1.4605

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4395


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1824/S (MUX21X1)                                               0.5073    0.0305 @   1.1404 r
  U1824/Q (MUX21X1)                                               0.3435    0.2639 @   1.4042 r
  io_cmd_o[34] (net)                            4     100.6230              0.0000     1.4042 r
  io_cmd_o[34] (out)                                              0.3484    0.0552 @   1.4594 r
  data arrival time                                                                    1.4594

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4406


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1838/S (MUX21X1)                                               0.5072    0.0314 @   1.1412 r
  U1838/Q (MUX21X1)                                               0.3369    0.2511 @   1.3923 f
  io_cmd_o[41] (net)                            5     103.3955              0.0000     1.3923 f
  io_cmd_o[41] (out)                                              0.3402    0.0668 @   1.4591 f
  data arrival time                                                                    1.4591

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4409


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1774/S (MUX21X1)                                               0.4841    0.0308 @   1.1502 f
  U1774/Q (MUX21X1)                                               0.3473    0.2625 @   1.4127 r
  io_cmd_o[9] (net)                             4     101.8954              0.0000     1.4127 r
  io_cmd_o[9] (out)                                               0.3522    0.0458 @   1.4585 r
  data arrival time                                                                    1.4585

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4415


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1776/S (MUX21X1)                                               0.5071    0.0297 @   1.1395 r
  U1776/Q (MUX21X1)                                               0.3318    0.2597 @   1.3992 r
  io_cmd_o[10] (net)                            4      96.9904              0.0000     1.3992 r
  io_cmd_o[10] (out)                                              0.3362    0.0585 @   1.4577 r
  data arrival time                                                                    1.4577

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4423


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1782/S (MUX21X1)                                               0.4841    0.0308 @   1.1503 f
  U1782/Q (MUX21X1)                                               0.3241    0.2559 @   1.4061 r
  io_cmd_o[13] (net)                            4      95.2536              0.0000     1.4061 r
  io_cmd_o[13] (out)                                              0.3268    0.0508 @   1.4569 r
  data arrival time                                                                    1.4569

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4431


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1852/S (MUX21X1)                                               0.5074    0.0309 @   1.1407 r
  U1852/Q (MUX21X1)                                               0.3255    0.2456 @   1.3864 f
  io_cmd_o[52] (net)                            4      99.5300              0.0000     1.3864 f
  io_cmd_o[52] (out)                                              0.3286    0.0703 @   1.4566 f
  data arrival time                                                                    1.4566

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4434


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1792/S (MUX21X1)                                               0.5074    0.0339 @   1.1438 r
  U1792/Q (MUX21X1)                                               0.2512    0.2121 @   1.3559 f
  io_cmd_o[18] (net)                            4      75.2329              0.0000     1.3559 f
  U1793/INP (NBUFFX2)                                             0.2534    0.0146 @   1.3705 f
  U1793/Z (NBUFFX2)                                               0.0423    0.0832     1.4537 f
  mem_cmd_o[18] (net)                           1      10.4038              0.0000     1.4537 f
  mem_cmd_o[18] (out)                                             0.0423    0.0017 &   1.4554 f
  data arrival time                                                                    1.4554

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4446


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1850/S (MUX21X1)                                               0.4841    0.0308 @   1.1503 f
  U1850/Q (MUX21X1)                                               0.3360    0.2450 @   1.3953 f
  io_cmd_o[51] (net)                            4     101.7622              0.0000     1.3953 f
  io_cmd_o[51] (out)                                              0.3413    0.0598 @   1.4550 f
  data arrival time                                                                    1.4550

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4450


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1796/S (MUX21X1)                                               0.5075    0.0370 @   1.1468 r
  U1796/Q (MUX21X1)                                               0.2471    0.2103 @   1.3571 f
  io_cmd_o[20] (net)                            4      73.8815              0.0000     1.3571 f
  U1797/INP (NBUFFX2)                                             0.2494    0.0144 @   1.3715 f
  U1797/Z (NBUFFX2)                                               0.0398    0.0807     1.4522 f
  mem_cmd_o[20] (net)                           1       8.5231              0.0000     1.4522 f
  mem_cmd_o[20] (out)                                             0.0398    0.0022 &   1.4543 f
  data arrival time                                                                    1.4543

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4457


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1786/S (MUX21X1)                                               0.5072    0.0286 @   1.1384 r
  U1786/Q (MUX21X1)                                               0.2709    0.2392 @   1.3776 r
  io_cmd_o[15] (net)                            4      78.7214              0.0000     1.3776 r
  io_cmd_o[15] (out)                                              0.2733    0.0766 @   1.4543 r
  data arrival time                                                                    1.4543

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4457


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1840/S (MUX21X1)                                               0.5071    0.0315 @   1.1414 r
  U1840/Q (MUX21X1)                                               0.4019    0.2725 @   1.4139 f
  io_cmd_o[42] (net)                            5     122.5126              0.0000     1.4139 f
  io_cmd_o[42] (out)                                              0.4110    0.0400 @   1.4539 f
  data arrival time                                                                    1.4539

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4461


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1798/S (MUX21X1)                                               0.4840    0.0310 @   1.1504 f
  U1798/Q (MUX21X1)                                               0.3139    0.2524 @   1.4028 r
  io_cmd_o[21] (net)                            4      92.1358              0.0000     1.4028 r
  io_cmd_o[21] (out)                                              0.3164    0.0503 @   1.4531 r
  data arrival time                                                                    1.4531

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4469


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1788/S (MUX21X1)                                               0.4844    0.0364 @   1.1559 f
  U1788/Q (MUX21X1)                                               0.3317    0.2463 @   1.4022 f
  io_cmd_o[16] (net)                            4     101.3200              0.0000     1.4022 f
  io_cmd_o[16] (out)                                              0.3354    0.0508 @   1.4530 f
  data arrival time                                                                    1.4530

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4470


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1830/S (MUX21X1)                                               0.5071    0.0316 @   1.1414 r
  U1830/Q (MUX21X1)                                               0.3395    0.2491 @   1.3905 f
  io_cmd_o[37] (net)                            5     103.2905              0.0000     1.3905 f
  io_cmd_o[37] (out)                                              0.3442    0.0623 @   1.4527 f
  data arrival time                                                                    1.4527

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4473


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1774/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1774/Q (MUX21X1)                                               0.3473    0.2655 @   1.4065 r
  io_cmd_o[9] (net)                             4     101.8954              0.0000     1.4065 r
  io_cmd_o[9] (out)                                               0.3522    0.0458 @   1.4523 r
  data arrival time                                                                    1.4523

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4477


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1826/S (MUX21X1)                                               0.4844    0.0364 @   1.1558 f
  U1826/Q (MUX21X1)                                               0.2905    0.2448 @   1.4006 r
  io_cmd_o[35] (net)                            5      85.3186              0.0000     1.4006 r
  io_cmd_o[35] (out)                                              0.2931    0.0509 @   1.4515 r
  data arrival time                                                                    1.4515

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4485


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1782/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1782/Q (MUX21X1)                                               0.3241    0.2588 @   1.3999 r
  io_cmd_o[13] (net)                            4      95.2536              0.0000     1.3999 r
  io_cmd_o[13] (out)                                              0.3268    0.0508 @   1.4507 r
  data arrival time                                                                    1.4507

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4507
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4493


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1806/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1806/Q (MUX21X1)                                               0.2995    0.2343 @   1.3846 f
  io_cmd_o[25] (net)                            6      91.5107              0.0000     1.3846 f
  io_cmd_o[25] (out)                                              0.3015    0.0634 @   1.4480 f
  data arrival time                                                                    1.4480

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4520


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1762/S (MUX21X1)                                               0.4842    0.0291 @   1.1485 f
  U1762/Q (MUX21X1)                                               0.2725    0.2375 @   1.3860 r
  io_cmd_o[2] (net)                             4      79.4305              0.0000     1.3860 r
  io_cmd_o[2] (out)                                               0.2746    0.0620 @   1.4480 r
  data arrival time                                                                    1.4480

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4520


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1800/S (MUX21X1)                                               0.4844    0.0351 @   1.1545 f
  U1800/Q (MUX21X1)                                               0.3008    0.2480 @   1.4025 r
  io_cmd_o[22] (net)                            4      88.1892              0.0000     1.4025 r
  io_cmd_o[22] (out)                                              0.3029    0.0453 @   1.4478 r
  data arrival time                                                                    1.4478

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4522


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1850/S (MUX21X1)                                               0.5072    0.0313 @   1.1412 r
  U1850/Q (MUX21X1)                                               0.3360    0.2463 @   1.3875 f
  io_cmd_o[51] (net)                            4     101.7622              0.0000     1.3875 f
  io_cmd_o[51] (out)                                              0.3413    0.0598 @   1.4472 f
  data arrival time                                                                    1.4472

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4472
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4528


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1798/S (MUX21X1)                                               0.5071    0.0315 @   1.1413 r
  U1798/Q (MUX21X1)                                               0.3139    0.2553 @   1.3966 r
  io_cmd_o[21] (net)                            4      92.1358              0.0000     1.3966 r
  io_cmd_o[21] (out)                                              0.3164    0.0503 @   1.4469 r
  data arrival time                                                                    1.4469

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4469
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4531


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1824/S (MUX21X1)                                               0.4842    0.0301 @   1.1495 f
  U1824/Q (MUX21X1)                                               0.3316    0.2433 @   1.3928 f
  io_cmd_o[34] (net)                            4     100.3982              0.0000     1.3928 f
  io_cmd_o[34] (out)                                              0.3367    0.0535 @   1.4462 f
  data arrival time                                                                    1.4462

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4538


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1810/S (MUX21X1)                                               0.4843    0.0333 @   1.1527 f
  U1810/Q (MUX21X1)                                               0.2923    0.2459 @   1.3986 r
  io_cmd_o[27] (net)                            5      86.0379              0.0000     1.3986 r
  io_cmd_o[27] (out)                                              0.2947    0.0471 @   1.4457 r
  data arrival time                                                                    1.4457

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4543


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1826/S (MUX21X1)                                               0.5075    0.0370 @   1.1468 r
  U1826/Q (MUX21X1)                                               0.2905    0.2477 @   1.3945 r
  io_cmd_o[35] (net)                            5      85.3186              0.0000     1.3945 r
  io_cmd_o[35] (out)                                              0.2931    0.0509 @   1.4454 r
  data arrival time                                                                    1.4454

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4546


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1778/S (MUX21X1)                                               0.4842    0.0319 @   1.1513 f
  U1778/Q (MUX21X1)                                               0.2879    0.2444 @   1.3957 r
  io_cmd_o[11] (net)                            4      84.6971              0.0000     1.3957 r
  io_cmd_o[11] (out)                                              0.2901    0.0497 @   1.4453 r
  data arrival time                                                                    1.4453

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4547


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1788/S (MUX21X1)                                               0.5075    0.0370 @   1.1468 r
  U1788/Q (MUX21X1)                                               0.3317    0.2476 @   1.3944 f
  io_cmd_o[16] (net)                            4     101.3200              0.0000     1.3944 f
  io_cmd_o[16] (out)                                              0.3354    0.0508 @   1.4453 f
  data arrival time                                                                    1.4453

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4547


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1776/S (MUX21X1)                                               0.4840    0.0292 @   1.1486 f
  U1776/Q (MUX21X1)                                               0.3202    0.2386 @   1.3872 f
  io_cmd_o[10] (net)                            4      96.7656              0.0000     1.3872 f
  io_cmd_o[10] (out)                                              0.3247    0.0566 @   1.4438 f
  data arrival time                                                                    1.4438

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4438
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4562


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1820/S (MUX21X1)                                               0.4840    0.0291 @   1.1486 f
  U1820/Q (MUX21X1)                                               0.2792    0.2394 @   1.3879 r
  io_cmd_o[32] (net)                            4      81.3032              0.0000     1.3879 r
  io_cmd_o[32] (out)                                              0.2811    0.0550 @   1.4429 r
  data arrival time                                                                    1.4429

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4429
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4571


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1762/S (MUX21X1)                                               0.5073    0.0295 @   1.1393 r
  U1762/Q (MUX21X1)                                               0.2725    0.2404 @   1.3798 r
  io_cmd_o[2] (net)                             4      79.4305              0.0000     1.3798 r
  io_cmd_o[2] (out)                                               0.2746    0.0620 @   1.4418 r
  data arrival time                                                                    1.4418

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4582


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1800/S (MUX21X1)                                               0.5074    0.0356 @   1.1454 r
  U1800/Q (MUX21X1)                                               0.3008    0.2509 @   1.3964 r
  io_cmd_o[22] (net)                            4      88.1892              0.0000     1.3964 r
  io_cmd_o[22] (out)                                              0.3029    0.0453 @   1.4417 r
  data arrival time                                                                    1.4417

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4583


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1802/S (MUX21X1)                                               0.4844    0.0352 @   1.1546 f
  U1802/Q (MUX21X1)                                               0.2773    0.2391 @   1.3937 r
  io_cmd_o[23] (net)                            4      80.8735              0.0000     1.3937 r
  io_cmd_o[23] (out)                                              0.2797    0.0479 @   1.4416 r
  data arrival time                                                                    1.4416

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4584


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1935/IN1 (AND2X1)                                              0.1529    0.0008 @   0.9861 f
  U1935/Q (AND2X1)                                                0.0577    0.0885     1.0747 f
  n2644 (net)                                   1      11.5258              0.0000     1.0747 f
  icc_place1911/INP (NBUFFX2)                                     0.0577    0.0004 &   1.0750 f
  icc_place1911/Z (NBUFFX2)                                       0.2867    0.1515 @   1.2266 f
  mem_cmd_o[96] (net)                           4     168.8073              0.0000     1.2266 f
  icc_place1981/INP (NBUFFX2)                                     0.3219    0.1374 @   1.3640 f
  icc_place1981/Z (NBUFFX2)                                       0.0343    0.0772     1.4412 f
  io_cmd_o[96] (net)                            1       1.6081              0.0000     1.4412 f
  io_cmd_o[96] (out)                                              0.0343    0.0000 &   1.4412 f
  data arrival time                                                                    1.4412

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4412
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4588


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1774/S (MUX21X1)                                               0.4841    0.0308 @   1.1502 f
  U1774/Q (MUX21X1)                                               0.3354    0.2451 @   1.3953 f
  io_cmd_o[9] (net)                             4     101.6707              0.0000     1.3953 f
  io_cmd_o[9] (out)                                               0.3404    0.0450 @   1.4403 f
  data arrival time                                                                    1.4403

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4403
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4597


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1806/S (MUX21X1)                                               0.5072    0.0314 @   1.1412 r
  U1806/Q (MUX21X1)                                               0.2995    0.2356 @   1.3768 f
  io_cmd_o[25] (net)                            6      91.5107              0.0000     1.3768 f
  io_cmd_o[25] (out)                                              0.3015    0.0634 @   1.4402 f
  data arrival time                                                                    1.4402

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4402
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4598


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1810/S (MUX21X1)                                               0.5074    0.0338 @   1.1436 r
  U1810/Q (MUX21X1)                                               0.2923    0.2488 @   1.3924 r
  io_cmd_o[27] (net)                            5      86.0379              0.0000     1.3924 r
  io_cmd_o[27] (out)                                              0.2947    0.0471 @   1.4396 r
  data arrival time                                                                    1.4396

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4396
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4604


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1834/S (MUX21X1)                                               0.4844    0.0365 @   1.1559 f
  U1834/Q (MUX21X1)                                               0.2987    0.2479 @   1.4038 r
  io_cmd_o[39] (net)                            5      87.9553              0.0000     1.4038 r
  io_cmd_o[39] (out)                                              0.3017    0.0354 @   1.4392 r
  data arrival time                                                                    1.4392

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4608


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1778/S (MUX21X1)                                               0.5073    0.0324 @   1.1422 r
  U1778/Q (MUX21X1)                                               0.2879    0.2473 @   1.3895 r
  io_cmd_o[11] (net)                            4      84.6971              0.0000     1.3895 r
  io_cmd_o[11] (out)                                              0.2901    0.0497 @   1.4391 r
  data arrival time                                                                    1.4391

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4391
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4609


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1824/S (MUX21X1)                                               0.5073    0.0305 @   1.1404 r
  U1824/Q (MUX21X1)                                               0.3316    0.2446 @   1.3850 f
  io_cmd_o[34] (net)                            4     100.3982              0.0000     1.3850 f
  io_cmd_o[34] (out)                                              0.3367    0.0535 @   1.4384 f
  data arrival time                                                                    1.4384

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4616


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1818/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1818/Q (MUX21X1)                                               0.2947    0.2434 @   1.3936 r
  io_cmd_o[31] (net)                            4      85.4180              0.0000     1.3936 r
  io_cmd_o[31] (out)                                              0.2976    0.0448 @   1.4384 r
  data arrival time                                                                    1.4384

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4616


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1782/S (MUX21X1)                                               0.4841    0.0308 @   1.1503 f
  U1782/Q (MUX21X1)                                               0.3127    0.2376 @   1.3879 f
  io_cmd_o[13] (net)                            4      95.0288              0.0000     1.3879 f
  io_cmd_o[13] (out)                                              0.3155    0.0493 @   1.4372 f
  data arrival time                                                                    1.4372

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4372
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4628


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1820/S (MUX21X1)                                               0.5071    0.0296 @   1.1394 r
  U1820/Q (MUX21X1)                                               0.2792    0.2423 @   1.3817 r
  io_cmd_o[32] (net)                            4      81.3032              0.0000     1.3817 r
  io_cmd_o[32] (out)                                              0.2811    0.0550 @   1.4367 r
  data arrival time                                                                    1.4367

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4633


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1776/S (MUX21X1)                                               0.5071    0.0297 @   1.1395 r
  U1776/Q (MUX21X1)                                               0.3202    0.2399 @   1.3794 f
  io_cmd_o[10] (net)                            4      96.7656              0.0000     1.3794 f
  io_cmd_o[10] (out)                                              0.3247    0.0566 @   1.4360 f
  data arrival time                                                                    1.4360

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4640


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1786/S (MUX21X1)                                               0.4841    0.0282 @   1.1476 f
  U1786/Q (MUX21X1)                                               0.2607    0.2155 @   1.3631 f
  io_cmd_o[15] (net)                            4      78.4966              0.0000     1.3631 f
  io_cmd_o[15] (out)                                              0.2632    0.0729 @   1.4359 f
  data arrival time                                                                    1.4359

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4641


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1808/S (MUX21X1)                                               0.4844    0.0350 @   1.1544 f
  U1808/Q (MUX21X1)                                               0.3024    0.2485 @   1.4030 r
  io_cmd_o[26] (net)                            5      88.6602              0.0000     1.4030 r
  io_cmd_o[26] (out)                                              0.3046    0.0327 @   1.4357 r
  data arrival time                                                                    1.4357

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4643


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1802/S (MUX21X1)                                               0.5075    0.0357 @   1.1455 r
  U1802/Q (MUX21X1)                                               0.2773    0.2420 @   1.3875 r
  io_cmd_o[23] (net)                            4      80.8735              0.0000     1.3875 r
  io_cmd_o[23] (out)                                              0.2797    0.0479 @   1.4354 r
  data arrival time                                                                    1.4354

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4646


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1844/S (MUX21X1)                                               0.4842    0.0318 @   1.1513 f
  U1844/Q (MUX21X1)                                               0.3001    0.2476 @   1.3988 r
  io_cmd_o[44] (net)                            4      87.8893              0.0000     1.3988 r
  io_cmd_o[44] (out)                                              0.3019    0.0353 @   1.4341 r
  data arrival time                                                                    1.4341

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4659


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1961/IN1 (AND2X1)                                              0.1658    0.0009 @   0.9914 r
  U1961/Q (AND2X1)                                                0.0502    0.0869     1.0783 r
  n2643 (net)                                   1       7.2270              0.0000     1.0783 r
  icc_place1912/INP (NBUFFX2)                                     0.0502    0.0001 &   1.0785 r
  icc_place1912/Z (NBUFFX2)                                       0.3403    0.1477 @   1.2262 r
  mem_cmd_o[109] (net)                          4     193.1607              0.0000     1.2262 r
  icc_place1980/INP (NBUFFX2)                                     0.3975    0.1056 @   1.3318 r
  icc_place1980/Z (NBUFFX2)                                       0.0424    0.1023     1.4341 r
  io_cmd_o[109] (net)                           1       0.9835              0.0000     1.4341 r
  io_cmd_o[109] (out)                                             0.0424    0.0000 &   1.4341 r
  data arrival time                                                                    1.4341

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4659


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1834/S (MUX21X1)                                               0.5075    0.0370 @   1.1469 r
  U1834/Q (MUX21X1)                                               0.2987    0.2508 @   1.3977 r
  io_cmd_o[39] (net)                            5      87.9553              0.0000     1.3977 r
  io_cmd_o[39] (out)                                              0.3017    0.0354 @   1.4331 r
  data arrival time                                                                    1.4331

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4669


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1774/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1774/Q (MUX21X1)                                               0.3354    0.2464 @   1.3875 f
  io_cmd_o[9] (net)                             4     101.6707              0.0000     1.3875 f
  io_cmd_o[9] (out)                                               0.3404    0.0450 @   1.4325 f
  data arrival time                                                                    1.4325

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4675


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1818/S (MUX21X1)                                               0.5072    0.0314 @   1.1412 r
  U1818/Q (MUX21X1)                                               0.2947    0.2463 @   1.3874 r
  io_cmd_o[31] (net)                            4      85.4180              0.0000     1.3874 r
  io_cmd_o[31] (out)                                              0.2976    0.0448 @   1.4322 r
  data arrival time                                                                    1.4322

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4678


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1798/S (MUX21X1)                                               0.4840    0.0310 @   1.1504 f
  U1798/Q (MUX21X1)                                               0.3027    0.2337 @   1.3841 f
  io_cmd_o[21] (net)                            4      91.9111              0.0000     1.3841 f
  io_cmd_o[21] (out)                                              0.3053    0.0481 @   1.4322 f
  data arrival time                                                                    1.4322

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4678


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1772/S (MUX21X1)                                               0.4842    0.0294 @   1.1488 f
  U1772/Q (MUX21X1)                                               0.2739    0.2379 @   1.3867 r
  io_cmd_o[8] (net)                             4      79.8410              0.0000     1.3867 r
  io_cmd_o[8] (out)                                               0.2761    0.0446 @   1.4314 r
  data arrival time                                                                    1.4314

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4686


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1842/S (MUX21X1)                                               0.4844    0.0347 @   1.1542 f
  U1842/Q (MUX21X1)                                               0.2920    0.2444 @   1.3986 r
  io_cmd_o[43] (net)                            5      85.2828              0.0000     1.3986 r
  io_cmd_o[43] (out)                                              0.2939    0.0312 @   1.4298 r
  data arrival time                                                                    1.4298

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4702


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1808/S (MUX21X1)                                               0.5075    0.0356 @   1.1454 r
  U1808/Q (MUX21X1)                                               0.3024    0.2514 @   1.3968 r
  io_cmd_o[26] (net)                            5      88.6602              0.0000     1.3968 r
  io_cmd_o[26] (out)                                              0.3046    0.0327 @   1.4295 r
  data arrival time                                                                    1.4295

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4705


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1826/S (MUX21X1)                                               0.4844    0.0364 @   1.1558 f
  U1826/Q (MUX21X1)                                               0.2797    0.2250 @   1.3809 f
  io_cmd_o[35] (net)                            5      85.0490              0.0000     1.3809 f
  io_cmd_o[35] (out)                                              0.2823    0.0486 @   1.4295 f
  data arrival time                                                                    1.4295

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4705


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1782/S (MUX21X1)                                               0.5072    0.0313 @   1.1411 r
  U1782/Q (MUX21X1)                                               0.3127    0.2389 @   1.3801 f
  io_cmd_o[13] (net)                            4      95.0288              0.0000     1.3801 f
  io_cmd_o[13] (out)                                              0.3155    0.0493 @   1.4294 f
  data arrival time                                                                    1.4294

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4706


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1760/S (MUX21X1)                                               0.4842    0.0298 @   1.1492 f
  U1760/Q (MUX21X1)                                               0.2747    0.2387 @   1.3879 r
  io_cmd_o[1] (net)                             4      80.2408              0.0000     1.3879 r
  io_cmd_o[1] (out)                                               0.2767    0.0411 @   1.4290 r
  data arrival time                                                                    1.4290

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4290
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4710


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1786/S (MUX21X1)                                               0.5072    0.0286 @   1.1384 r
  U1786/Q (MUX21X1)                                               0.2607    0.2168 @   1.3552 f
  io_cmd_o[15] (net)                            4      78.4966              0.0000     1.3552 f
  io_cmd_o[15] (out)                                              0.2632    0.0729 @   1.4281 f
  data arrival time                                                                    1.4281

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4719


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1844/S (MUX21X1)                                               0.5073    0.0323 @   1.1422 r
  U1844/Q (MUX21X1)                                               0.3001    0.2505 @   1.3927 r
  io_cmd_o[44] (net)                            4      87.8893              0.0000     1.3927 r
  io_cmd_o[44] (out)                                              0.3019    0.0353 @   1.4279 r
  data arrival time                                                                    1.4279

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4721


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1800/S (MUX21X1)                                               0.4844    0.0351 @   1.1545 f
  U1800/Q (MUX21X1)                                               0.2900    0.2287 @   1.3832 f
  io_cmd_o[22] (net)                            4      87.9645              0.0000     1.3832 f
  io_cmd_o[22] (out)                                              0.2921    0.0436 @   1.4268 f
  data arrival time                                                                    1.4268

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4732


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1772/S (MUX21X1)                                               0.5073    0.0298 @   1.1397 r
  U1772/Q (MUX21X1)                                               0.2739    0.2408 @   1.3805 r
  io_cmd_o[8] (net)                             4      79.8410              0.0000     1.3805 r
  io_cmd_o[8] (out)                                               0.2761    0.0446 @   1.4251 r
  data arrival time                                                                    1.4251

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4749


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1764/S (MUX21X1)                                               0.4842    0.0319 @   1.1513 f
  U1764/Q (MUX21X1)                                               0.2801    0.2408 @   1.3921 r
  io_cmd_o[4] (net)                             4      81.9978              0.0000     1.3921 r
  io_cmd_o[4] (out)                                               0.2822    0.0329 @   1.4250 r
  data arrival time                                                                    1.4250

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4750


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1762/S (MUX21X1)                                               0.4842    0.0291 @   1.1485 f
  U1762/Q (MUX21X1)                                               0.2622    0.2169 @   1.3653 f
  io_cmd_o[2] (net)                             4      79.2057              0.0000     1.3653 f
  io_cmd_o[2] (out)                                               0.2645    0.0591 @   1.4244 f
  data arrival time                                                                    1.4244

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4756


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1798/S (MUX21X1)                                               0.5071    0.0315 @   1.1413 r
  U1798/Q (MUX21X1)                                               0.3027    0.2350 @   1.3763 f
  io_cmd_o[21] (net)                            4      91.9111              0.0000     1.3763 f
  io_cmd_o[21] (out)                                              0.3053    0.0481 @   1.4244 f
  data arrival time                                                                    1.4244

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4756


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1810/S (MUX21X1)                                               0.4843    0.0333 @   1.1527 f
  U1810/Q (MUX21X1)                                               0.2814    0.2263 @   1.3790 f
  io_cmd_o[27] (net)                            5      85.7600              0.0000     1.3790 f
  io_cmd_o[27] (out)                                              0.2838    0.0452 @   1.4242 f
  data arrival time                                                                    1.4242

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4242
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4758


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1778/S (MUX21X1)                                               0.4842    0.0319 @   1.1513 f
  U1778/Q (MUX21X1)                                               0.2773    0.2246 @   1.3759 f
  io_cmd_o[11] (net)                            4      84.4723              0.0000     1.3759 f
  io_cmd_o[11] (out)                                              0.2795    0.0478 @   1.4237 f
  data arrival time                                                                    1.4237

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4237
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4763


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1842/S (MUX21X1)                                               0.5074    0.0353 @   1.1451 r
  U1842/Q (MUX21X1)                                               0.2920    0.2473 @   1.3924 r
  io_cmd_o[43] (net)                            5      85.2828              0.0000     1.3924 r
  io_cmd_o[43] (out)                                              0.2939    0.0312 @   1.4236 r
  data arrival time                                                                    1.4236

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4764


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1760/S (MUX21X1)                                               0.5073    0.0302 @   1.1401 r
  U1760/Q (MUX21X1)                                               0.2747    0.2416 @   1.3817 r
  io_cmd_o[1] (net)                             4      80.2408              0.0000     1.3817 r
  io_cmd_o[1] (out)                                               0.2767    0.0411 @   1.4228 r
  data arrival time                                                                    1.4228

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4772


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1826/S (MUX21X1)                                               0.5075    0.0370 @   1.1468 r
  U1826/Q (MUX21X1)                                               0.2797    0.2263 @   1.3731 f
  io_cmd_o[35] (net)                            5      85.0490              0.0000     1.3731 f
  io_cmd_o[35] (out)                                              0.2823    0.0486 @   1.4218 f
  data arrival time                                                                    1.4218

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4782


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1846/S (MUX21X1)                                               0.4842    0.0318 @   1.1512 f
  U1846/Q (MUX21X1)                                               0.2718    0.2370 @   1.3882 r
  io_cmd_o[45] (net)                            4      79.0948              0.0000     1.3882 r
  io_cmd_o[45] (out)                                              0.2740    0.0328 @   1.4209 r
  data arrival time                                                                    1.4209

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4209
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4791


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1935/IN1 (AND2X1)                                              0.1659    0.0008 @   0.9913 r
  U1935/Q (AND2X1)                                                0.0619    0.0940     1.0854 r
  n2644 (net)                                   1      11.5850              0.0000     1.0854 r
  icc_place1911/INP (NBUFFX2)                                     0.0619    0.0004 &   1.0858 r
  icc_place1911/Z (NBUFFX2)                                       0.2966    0.1461 @   1.2319 r
  mem_cmd_o[96] (net)                           4     169.0321              0.0000     1.2319 r
  mem_cmd_o[96] (out)                                             0.3329    0.1884 @   1.4202 r
  data arrival time                                                                    1.4202

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4798


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1820/S (MUX21X1)                                               0.4840    0.0291 @   1.1486 f
  U1820/Q (MUX21X1)                                               0.2695    0.2190 @   1.3675 f
  io_cmd_o[32] (net)                            4      81.0784              0.0000     1.3675 f
  io_cmd_o[32] (out)                                              0.2714    0.0523 @   1.4198 f
  data arrival time                                                                    1.4198

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4802


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1800/S (MUX21X1)                                               0.5074    0.0356 @   1.1454 r
  U1800/Q (MUX21X1)                                               0.2900    0.2300 @   1.3755 f
  io_cmd_o[22] (net)                            4      87.9645              0.0000     1.3755 f
  io_cmd_o[22] (out)                                              0.2921    0.0436 @   1.4191 f
  data arrival time                                                                    1.4191

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4809


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1802/S (MUX21X1)                                               0.4844    0.0352 @   1.1546 f
  U1802/Q (MUX21X1)                                               0.2670    0.2186 @   1.3732 f
  io_cmd_o[23] (net)                            4      80.6488              0.0000     1.3732 f
  io_cmd_o[23] (out)                                              0.2694    0.0457 @   1.4189 f
  data arrival time                                                                    1.4189

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4811


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1764/S (MUX21X1)                                               0.5073    0.0324 @   1.1422 r
  U1764/Q (MUX21X1)                                               0.2801    0.2437 @   1.3859 r
  io_cmd_o[4] (net)                             4      81.9978              0.0000     1.3859 r
  io_cmd_o[4] (out)                                               0.2822    0.0329 @   1.4188 r
  data arrival time                                                                    1.4188

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4812


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1834/S (MUX21X1)                                               0.4844    0.0365 @   1.1559 f
  U1834/Q (MUX21X1)                                               0.2883    0.2284 @   1.3843 f
  io_cmd_o[39] (net)                            5      87.5479              0.0000     1.3843 f
  io_cmd_o[39] (out)                                              0.2903    0.0341 @   1.4184 f
  data arrival time                                                                    1.4184

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4816


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1836/S (MUX21X1)                                               0.4844    0.0365 @   1.1559 f
  U1836/Q (MUX21X1)                                               0.2918    0.2444 @   1.4003 r
  io_cmd_o[40] (net)                            5      85.2323              0.0000     1.4003 r
  io_cmd_o[40] (out)                                              0.2937    0.0178 @   1.4181 r
  data arrival time                                                                    1.4181

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4819


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1818/S (MUX21X1)                                               0.4841    0.0309 @   1.1503 f
  U1818/Q (MUX21X1)                                               0.2840    0.2234 @   1.3737 f
  io_cmd_o[31] (net)                            4      85.1932              0.0000     1.3737 f
  io_cmd_o[31] (out)                                              0.2870    0.0430 @   1.4168 f
  data arrival time                                                                    1.4168

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4832


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1762/S (MUX21X1)                                               0.5073    0.0295 @   1.1393 r
  U1762/Q (MUX21X1)                                               0.2622    0.2182 @   1.3575 f
  io_cmd_o[2] (net)                             4      79.2057              0.0000     1.3575 f
  io_cmd_o[2] (out)                                               0.2645    0.0591 @   1.4166 f
  data arrival time                                                                    1.4166

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4834


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1810/S (MUX21X1)                                               0.5074    0.0338 @   1.1436 r
  U1810/Q (MUX21X1)                                               0.2814    0.2276 @   1.3712 f
  io_cmd_o[27] (net)                            5      85.7600              0.0000     1.3712 f
  io_cmd_o[27] (out)                                              0.2838    0.0452 @   1.4164 f
  data arrival time                                                                    1.4164

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4164
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4836


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1778/S (MUX21X1)                                               0.5073    0.0324 @   1.1422 r
  U1778/Q (MUX21X1)                                               0.2773    0.2259 @   1.3681 f
  io_cmd_o[11] (net)                            4      84.4723              0.0000     1.3681 f
  io_cmd_o[11] (out)                                              0.2795    0.0478 @   1.4159 f
  data arrival time                                                                    1.4159

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4841


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1808/S (MUX21X1)                                               0.4844    0.0350 @   1.1544 f
  U1808/Q (MUX21X1)                                               0.2914    0.2292 @   1.3837 f
  io_cmd_o[26] (net)                            5      88.3906              0.0000     1.3837 f
  io_cmd_o[26] (out)                                              0.2936    0.0317 @   1.4154 f
  data arrival time                                                                    1.4154

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4846


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1846/S (MUX21X1)                                               0.5073    0.0323 @   1.1421 r
  U1846/Q (MUX21X1)                                               0.2718    0.2399 @   1.3820 r
  io_cmd_o[45] (net)                            4      79.0948              0.0000     1.3820 r
  io_cmd_o[45] (out)                                              0.2740    0.0328 @   1.4147 r
  data arrival time                                                                    1.4147

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4853


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1844/S (MUX21X1)                                               0.4842    0.0318 @   1.1513 f
  U1844/Q (MUX21X1)                                               0.2892    0.2282 @   1.3795 f
  io_cmd_o[44] (net)                            4      87.6645              0.0000     1.3795 f
  io_cmd_o[44] (out)                                              0.2911    0.0343 @   1.4138 f
  data arrival time                                                                    1.4138

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4862


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1820/S (MUX21X1)                                               0.5071    0.0296 @   1.1394 r
  U1820/Q (MUX21X1)                                               0.2695    0.2203 @   1.3597 f
  io_cmd_o[32] (net)                            4      81.0784              0.0000     1.3597 f
  io_cmd_o[32] (out)                                              0.2714    0.0523 @   1.4120 f
  data arrival time                                                                    1.4120

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4880


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1836/S (MUX21X1)                                               0.5075    0.0371 @   1.1469 r
  U1836/Q (MUX21X1)                                               0.2918    0.2473 @   1.3942 r
  io_cmd_o[40] (net)                            5      85.2323              0.0000     1.3942 r
  io_cmd_o[40] (out)                                              0.2937    0.0178 @   1.4119 r
  data arrival time                                                                    1.4119

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4881


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1802/S (MUX21X1)                                               0.5075    0.0357 @   1.1455 r
  U1802/Q (MUX21X1)                                               0.2670    0.2199 @   1.3655 f
  io_cmd_o[23] (net)                            4      80.6488              0.0000     1.3655 f
  io_cmd_o[23] (out)                                              0.2694    0.0457 @   1.4112 f
  data arrival time                                                                    1.4112

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4888


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1863/IN1 (AND2X1)                                              0.1655    0.0013 @   0.9919 r
  U1863/Q (AND2X1)                                                0.3584    0.2204 @   1.2122 r
  io_cmd_o[60] (net)                            4     110.1027              0.0000     1.2122 r
  U1864/INP (NBUFFX2)                                             0.3614    0.0435 @   1.2557 r
  U1864/Z (NBUFFX2)                                               0.0828    0.1278 @   1.3835 r
  mem_cmd_o[60] (net)                           1      31.5575              0.0000     1.3835 r
  mem_cmd_o[60] (out)                                             0.0831    0.0273 @   1.4108 r
  data arrival time                                                                    1.4108

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4892


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1834/S (MUX21X1)                                               0.5075    0.0370 @   1.1469 r
  U1834/Q (MUX21X1)                                               0.2883    0.2297 @   1.3765 f
  io_cmd_o[39] (net)                            5      87.5479              0.0000     1.3765 f
  io_cmd_o[39] (out)                                              0.2903    0.0341 @   1.4107 f
  data arrival time                                                                    1.4107

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4107
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4893


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1842/S (MUX21X1)                                               0.4844    0.0347 @   1.1542 f
  U1842/Q (MUX21X1)                                               0.2810    0.2245 @   1.3787 f
  io_cmd_o[43] (net)                            5      84.9619              0.0000     1.3787 f
  io_cmd_o[43] (out)                                              0.2830    0.0304 @   1.4090 f
  data arrival time                                                                    1.4090

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4910


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1818/S (MUX21X1)                                               0.5072    0.0314 @   1.1412 r
  U1818/Q (MUX21X1)                                               0.2840    0.2247 @   1.3659 f
  io_cmd_o[31] (net)                            4      85.1932              0.0000     1.3659 f
  io_cmd_o[31] (out)                                              0.2870    0.0430 @   1.4090 f
  data arrival time                                                                    1.4090

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4910


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1935/IN1 (AND2X1)                                              0.1529    0.0008 @   0.9861 f
  U1935/Q (AND2X1)                                                0.0577    0.0885     1.0747 f
  n2644 (net)                                   1      11.5258              0.0000     1.0747 f
  icc_place1911/INP (NBUFFX2)                                     0.0577    0.0004 &   1.0750 f
  icc_place1911/Z (NBUFFX2)                                       0.2867    0.1515 @   1.2266 f
  mem_cmd_o[96] (net)                           4     168.8073              0.0000     1.2266 f
  mem_cmd_o[96] (out)                                             0.3242    0.1822 @   1.4088 f
  data arrival time                                                                    1.4088

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4912


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1772/S (MUX21X1)                                               0.4842    0.0294 @   1.1488 f
  U1772/Q (MUX21X1)                                               0.2636    0.2173 @   1.3661 f
  io_cmd_o[8] (net)                             4      79.6162              0.0000     1.3661 f
  io_cmd_o[8] (out)                                               0.2659    0.0423 @   1.4085 f
  data arrival time                                                                    1.4085

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4915


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1808/S (MUX21X1)                                               0.5075    0.0356 @   1.1454 r
  U1808/Q (MUX21X1)                                               0.2914    0.2305 @   1.3759 f
  io_cmd_o[26] (net)                            5      88.3906              0.0000     1.3759 f
  io_cmd_o[26] (out)                                              0.2936    0.0317 @   1.4076 f
  data arrival time                                                                    1.4076

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4924


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4468     0.4468
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.2129    0.0000     0.4468 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1828    0.2626 @   0.7095 r
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      54.3496              0.0000     0.7095 r
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7095 r
  fifo_1__mem_fifo/data_o[29] (net)                    54.3496              0.0000     0.7095 r
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.7095 r
  fifo_lo[76] (net)                                    54.3496              0.0000     0.7095 r
  U1814/IN2 (MUX21X1)                                             0.1833    0.0288 @   0.7383 r
  U1814/Q (MUX21X1)                                               0.2293    0.1959 @   0.9342 r
  n2648 (net)                                   1      64.9089              0.0000     0.9342 r
  icc_place1907/INP (NBUFFX2)                                     0.2297    0.0600 @   0.9942 r
  icc_place1907/Z (NBUFFX2)                                       0.3357    0.1926 @   1.1868 r
  mem_cmd_o[29] (net)                           4     191.8192              0.0000     1.1868 r
  icc_place1985/INP (NBUFFX2)                                     0.3619    0.1176 @   1.3044 r
  icc_place1985/Z (NBUFFX2)                                       0.0455    0.1028     1.4073 r
  io_cmd_o[29] (net)                            1       4.8501              0.0000     1.4073 r
  io_cmd_o[29] (out)                                              0.0455    0.0001 &   1.4074 r
  data arrival time                                                                    1.4074

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4926


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1760/S (MUX21X1)                                               0.4842    0.0298 @   1.1492 f
  U1760/Q (MUX21X1)                                               0.2644    0.2182 @   1.3674 f
  io_cmd_o[1] (net)                             4      80.0160              0.0000     1.3674 f
  io_cmd_o[1] (out)                                               0.2665    0.0390 @   1.4064 f
  data arrival time                                                                    1.4064

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4936


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1844/S (MUX21X1)                                               0.5073    0.0323 @   1.1422 r
  U1844/Q (MUX21X1)                                               0.2892    0.2295 @   1.3717 f
  io_cmd_o[44] (net)                            4      87.6645              0.0000     1.3717 f
  io_cmd_o[44] (out)                                              0.2911    0.0343 @   1.4060 f
  data arrival time                                                                    1.4060

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4940


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1961/IN1 (AND2X1)                                              0.1529    0.0009 @   0.9863 f
  U1961/Q (AND2X1)                                                0.0457    0.0806     1.0669 f
  n2643 (net)                                   1       7.1678              0.0000     1.0669 f
  icc_place1912/INP (NBUFFX2)                                     0.0457    0.0001 &   1.0670 f
  icc_place1912/Z (NBUFFX2)                                       0.3290    0.1535 @   1.2205 f
  mem_cmd_o[109] (net)                          4     192.9359              0.0000     1.2205 f
  icc_place1980/INP (NBUFFX2)                                     0.3879    0.1035 @   1.3240 f
  icc_place1980/Z (NBUFFX2)                                       0.0363    0.0801     1.4041 f
  io_cmd_o[109] (net)                           1       0.9835              0.0000     1.4041 f
  io_cmd_o[109] (out)                                             0.0363    0.0000 &   1.4041 f
  data arrival time                                                                    1.4041

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4959


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1863/IN1 (AND2X1)                                              0.1532    0.0013 @   0.9867 f
  U1863/Q (AND2X1)                                                0.3689    0.2410 @   1.2277 f
  io_cmd_o[60] (net)                            4     109.8779              0.0000     1.2277 f
  U1864/INP (NBUFFX2)                                             0.3717    0.0439 @   1.2716 f
  U1864/Z (NBUFFX2)                                               0.0771    0.1094 @   1.3810 f
  mem_cmd_o[60] (net)                           1      31.5575              0.0000     1.3810 f
  mem_cmd_o[60] (out)                                             0.0774    0.0226 @   1.4036 f
  data arrival time                                                                    1.4036

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4964


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1764/S (MUX21X1)                                               0.4842    0.0319 @   1.1513 f
  U1764/Q (MUX21X1)                                               0.2697    0.2206 @   1.3719 f
  io_cmd_o[4] (net)                             4      81.7730              0.0000     1.3719 f
  io_cmd_o[4] (out)                                               0.2719    0.0312 @   1.4031 f
  data arrival time                                                                    1.4031

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4969


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1842/S (MUX21X1)                                               0.5074    0.0353 @   1.1451 r
  U1842/Q (MUX21X1)                                               0.2810    0.2258 @   1.3709 f
  io_cmd_o[43] (net)                            5      84.9619              0.0000     1.3709 f
  io_cmd_o[43] (out)                                              0.2830    0.0304 @   1.4013 f
  data arrival time                                                                    1.4013

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4987


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1796/S (MUX21X1)                                               0.4844    0.0364 @   1.1558 f
  U1796/Q (MUX21X1)                                               0.2570    0.2306 @   1.3864 r
  io_cmd_o[20] (net)                            4      74.1063              0.0000     1.3864 r
  io_cmd_o[20] (out)                                              0.2592    0.0145 @   1.4009 r
  data arrival time                                                                    1.4009

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4991


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1772/S (MUX21X1)                                               0.5073    0.0298 @   1.1397 r
  U1772/Q (MUX21X1)                                               0.2636    0.2186 @   1.3583 f
  io_cmd_o[8] (net)                             4      79.6162              0.0000     1.3583 f
  io_cmd_o[8] (out)                                               0.2659    0.0423 @   1.4006 f
  data arrival time                                                                    1.4006

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4994


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1792/S (MUX21X1)                                               0.4843    0.0334 @   1.1528 f
  U1792/Q (MUX21X1)                                               0.2611    0.2322 @   1.3851 r
  io_cmd_o[18] (net)                            4      75.4577              0.0000     1.3851 r
  io_cmd_o[18] (out)                                              0.2633    0.0147 @   1.3998 r
  data arrival time                                                                    1.3998

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5002


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1846/S (MUX21X1)                                               0.4842    0.0318 @   1.1512 f
  U1846/Q (MUX21X1)                                               0.2615    0.2162 @   1.3674 f
  io_cmd_o[45] (net)                            4      78.8701              0.0000     1.3674 f
  io_cmd_o[45] (out)                                              0.2638    0.0315 @   1.3990 f
  data arrival time                                                                    1.3990

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5010


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1760/S (MUX21X1)                                               0.5073    0.0302 @   1.1401 r
  U1760/Q (MUX21X1)                                               0.2644    0.2195 @   1.3596 f
  io_cmd_o[1] (net)                             4      80.0160              0.0000     1.3596 f
  io_cmd_o[1] (out)                                               0.2665    0.0390 @   1.3985 f
  data arrival time                                                                    1.3985

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5015


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1836/S (MUX21X1)                                               0.4844    0.0365 @   1.1559 f
  U1836/Q (MUX21X1)                                               0.2807    0.2244 @   1.3803 f
  io_cmd_o[40] (net)                            5      84.8654              0.0000     1.3803 f
  io_cmd_o[40] (out)                                              0.2827    0.0176 @   1.3980 f
  data arrival time                                                                    1.3980

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5020


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1764/S (MUX21X1)                                               0.5073    0.0324 @   1.1422 r
  U1764/Q (MUX21X1)                                               0.2697    0.2219 @   1.3641 f
  io_cmd_o[4] (net)                             4      81.7730              0.0000     1.3641 f
  io_cmd_o[4] (out)                                               0.2719    0.0312 @   1.3953 f
  data arrival time                                                                    1.3953

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5047


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1796/S (MUX21X1)                                               0.5075    0.0370 @   1.1468 r
  U1796/Q (MUX21X1)                                               0.2570    0.2335 @   1.3803 r
  io_cmd_o[20] (net)                            4      74.1063              0.0000     1.3803 r
  io_cmd_o[20] (out)                                              0.2592    0.0145 @   1.3947 r
  data arrival time                                                                    1.3947

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5053


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1792/S (MUX21X1)                                               0.5074    0.0339 @   1.1438 r
  U1792/Q (MUX21X1)                                               0.2611    0.2351 @   1.3789 r
  io_cmd_o[18] (net)                            4      75.4577              0.0000     1.3789 r
  io_cmd_o[18] (out)                                              0.2633    0.0147 @   1.3936 r
  data arrival time                                                                    1.3936

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5064


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1846/S (MUX21X1)                                               0.5073    0.0323 @   1.1421 r
  U1846/Q (MUX21X1)                                               0.2615    0.2175 @   1.3596 f
  io_cmd_o[45] (net)                            4      78.8701              0.0000     1.3596 f
  io_cmd_o[45] (out)                                              0.2638    0.0315 @   1.3912 f
  data arrival time                                                                    1.3912

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5088


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1836/S (MUX21X1)                                               0.5075    0.0371 @   1.1469 r
  U1836/Q (MUX21X1)                                               0.2807    0.2257 @   1.3726 f
  io_cmd_o[40] (net)                            5      84.8654              0.0000     1.3726 f
  io_cmd_o[40] (out)                                              0.2827    0.0176 @   1.3902 f
  data arrival time                                                                    1.3902

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5098


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1941/IN1 (AND2X1)                                              0.1655    0.0015 @   0.9920 r
  U1941/Q (AND2X1)                                                0.3278    0.2068 @   1.1988 r
  io_cmd_o[99] (net)                            4      99.5990              0.0000     1.1988 r
  U1942/INP (NBUFFX2)                                             0.3303    0.0765 @   1.2753 r
  U1942/Z (NBUFFX2)                                               0.0494    0.1043     1.3796 r
  mem_cmd_o[99] (net)                           1       9.2090              0.0000     1.3796 r
  mem_cmd_o[99] (out)                                             0.0494    0.0104 &   1.3899 r
  data arrival time                                                                    1.3899

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5101


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4468     0.4468
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.2129    0.0000     0.4468 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1547    0.2817 @   0.7286 f
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      54.1808              0.0000     0.7286 f
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7286 f
  fifo_1__mem_fifo/data_o[29] (net)                    54.1808              0.0000     0.7286 f
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.7286 f
  fifo_lo[76] (net)                                    54.1808              0.0000     0.7286 f
  U1814/IN2 (MUX21X1)                                             0.1551    0.0233 @   0.7519 f
  U1814/Q (MUX21X1)                                               0.2181    0.1928 @   0.9447 f
  n2648 (net)                                   1      64.8497              0.0000     0.9447 f
  icc_place1907/INP (NBUFFX2)                                     0.2185    0.0558 @   1.0005 f
  icc_place1907/Z (NBUFFX2)                                       0.3236    0.1900 @   1.1904 f
  mem_cmd_o[29] (net)                           4     191.5945              0.0000     1.1904 f
  icc_place1985/INP (NBUFFX2)                                     0.3508    0.1153 @   1.3057 f
  icc_place1985/Z (NBUFFX2)                                       0.0395    0.0825     1.3882 f
  io_cmd_o[29] (net)                            1       4.8501              0.0000     1.3882 f
  io_cmd_o[29] (out)                                              0.0395    0.0001 &   1.3883 f
  data arrival time                                                                    1.3883

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5117


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1941/IN1 (AND2X1)                                              0.1532    0.0015 @   0.9868 f
  U1941/Q (AND2X1)                                                0.3361    0.2244 @   1.2112 f
  io_cmd_o[99] (net)                            4      99.3742              0.0000     1.2112 f
  U1942/INP (NBUFFX2)                                             0.3385    0.0785 @   1.2897 f
  U1942/Z (NBUFFX2)                                               0.0444    0.0869     1.3766 f
  mem_cmd_o[99] (net)                           1       9.2090              0.0000     1.3766 f
  mem_cmd_o[99] (out)                                             0.0444    0.0080 &   1.3846 f
  data arrival time                                                                    1.3846

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5154


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1796/S (MUX21X1)                                               0.4844    0.0364 @   1.1558 f
  U1796/Q (MUX21X1)                                               0.2471    0.2090 @   1.3648 f
  io_cmd_o[20] (net)                            4      73.8815              0.0000     1.3648 f
  io_cmd_o[20] (out)                                              0.2494    0.0144 @   1.3792 f
  data arrival time                                                                    1.3792

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5208


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1898/INP (NBUFFX2)                                     0.3363    0.0069 @   0.8241 f
  icc_place1898/Z (NBUFFX2)                                       0.4779    0.2954 @   1.1194 f
  n2560 (net)                                  53     301.8166              0.0000     1.1194 f
  U1792/S (MUX21X1)                                               0.4843    0.0334 @   1.1528 f
  U1792/Q (MUX21X1)                                               0.2512    0.2109 @   1.3637 f
  io_cmd_o[18] (net)                            4      75.2329              0.0000     1.3637 f
  io_cmd_o[18] (out)                                              0.2534    0.0146 @   1.3783 f
  data arrival time                                                                    1.3783

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5217


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1961/IN1 (AND2X1)                                              0.1658    0.0009 @   0.9914 r
  U1961/Q (AND2X1)                                                0.0502    0.0869     1.0783 r
  n2643 (net)                                   1       7.2270              0.0000     1.0783 r
  icc_place1912/INP (NBUFFX2)                                     0.0502    0.0001 &   1.0785 r
  icc_place1912/Z (NBUFFX2)                                       0.3403    0.1477 @   1.2262 r
  mem_cmd_o[109] (net)                          4     193.1607              0.0000     1.2262 r
  mem_cmd_o[109] (out)                                            0.4028    0.1514 @   1.3776 r
  data arrival time                                                                    1.3776

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3776
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5224


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1879/IN1 (AND2X1)                                              0.1529    0.0022 @   0.9876 f
  U1879/Q (AND2X1)                                                0.2955    0.2115 @   1.1991 f
  io_cmd_o[68] (net)                            4      87.4190              0.0000     1.1991 f
  U1880/INP (NBUFFX2)                                             0.2972    0.0209 @   1.2200 f
  U1880/Z (NBUFFX2)                                               0.1440    0.1330 @   1.3530 f
  mem_cmd_o[68] (net)                           1      76.3124              0.0000     1.3530 f
  mem_cmd_o[68] (out)                                             0.1503    0.0202 @   1.3732 f
  data arrival time                                                                    1.3732

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3732
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5268


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1879/IN1 (AND2X1)                                              0.1652    0.0023 @   0.9928 r
  U1879/Q (AND2X1)                                                0.2849    0.1943 @   1.1871 r
  io_cmd_o[68] (net)                            4      87.6438              0.0000     1.1871 r
  U1880/INP (NBUFFX2)                                             0.2866    0.0207 @   1.2078 r
  U1880/Z (NBUFFX2)                                               0.1511    0.1445 @   1.3523 r
  mem_cmd_o[68] (net)                           1      76.3124              0.0000     1.3523 r
  mem_cmd_o[68] (out)                                             0.1571    0.0203 @   1.3726 r
  data arrival time                                                                    1.3726

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5274


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4467     0.4467
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.2129    0.0000     0.4467 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1381    0.2436 @   0.6903 r
  fifo_1__mem_fifo/dff/data_o[12] (net)         2      39.5865              0.0000     0.6903 r
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6903 r
  fifo_1__mem_fifo/data_o[12] (net)                    39.5865              0.0000     0.6903 r
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.6903 r
  fifo_lo[59] (net)                                    39.5865              0.0000     0.6903 r
  U1780/IN2 (MUX21X1)                                             0.1383    0.0237 @   0.7140 r
  U1780/Q (MUX21X1)                                               0.2883    0.2082 @   0.9222 r
  n2649 (net)                                   1      83.7125              0.0000     0.9222 r
  icc_place1909/INP (NBUFFX2)                                     0.2906    0.0516 @   0.9738 r
  icc_place1909/Z (NBUFFX2)                                       0.3564    0.2009 @   1.1747 r
  mem_cmd_o[12] (net)                           4     200.5784              0.0000     1.1747 r
  icc_place1987/INP (NBUFFX2)                                     0.3930    0.0881 @   1.2628 r
  icc_place1987/Z (NBUFFX2)                                       0.0481    0.1073     1.3701 r
  io_cmd_o[12] (net)                            1       5.6860              0.0000     1.3701 r
  io_cmd_o[12] (out)                                              0.0481    0.0014 &   1.3715 r
  data arrival time                                                                    1.3715

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5285


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1796/S (MUX21X1)                                               0.5075    0.0370 @   1.1468 r
  U1796/Q (MUX21X1)                                               0.2471    0.2103 @   1.3571 f
  io_cmd_o[20] (net)                            4      73.8815              0.0000     1.3571 f
  io_cmd_o[20] (out)                                              0.2494    0.0144 @   1.3715 f
  data arrival time                                                                    1.3715

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5285


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1898/INP (NBUFFX2)                                     0.3982    0.0070 @   0.8081 r
  icc_place1898/Z (NBUFFX2)                                       0.5011    0.3017 @   1.1098 r
  n2560 (net)                                  53     306.1526              0.0000     1.1098 r
  U1792/S (MUX21X1)                                               0.5074    0.0339 @   1.1438 r
  U1792/Q (MUX21X1)                                               0.2512    0.2121 @   1.3559 f
  io_cmd_o[18] (net)                            4      75.2329              0.0000     1.3559 f
  io_cmd_o[18] (out)                                              0.2534    0.0146 @   1.3705 f
  data arrival time                                                                    1.3705

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5295


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1961/IN1 (AND2X1)                                              0.1529    0.0009 @   0.9863 f
  U1961/Q (AND2X1)                                                0.0457    0.0806     1.0669 f
  n2643 (net)                                   1       7.1678              0.0000     1.0669 f
  icc_place1912/INP (NBUFFX2)                                     0.0457    0.0001 &   1.0670 f
  icc_place1912/Z (NBUFFX2)                                       0.3290    0.1535 @   1.2205 f
  mem_cmd_o[109] (net)                          4     192.9359              0.0000     1.2205 f
  mem_cmd_o[109] (out)                                            0.3933    0.1490 @   1.3695 f
  data arrival time                                                                    1.3695

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5305


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1858/IN1 (AND2X1)                                              0.1652    0.0023 @   0.9928 r
  U1858/Q (AND2X1)                                                0.2789    0.1885 @   1.1813 r
  io_cmd_o[58] (net)                            4      84.4267              0.0000     1.1813 r
  U1859/INP (NBUFFX2)                                             0.2813    0.0204 @   1.2017 r
  U1859/Z (NBUFFX2)                                               0.1545    0.1452 @   1.3469 r
  mem_cmd_o[58] (net)                           1      78.7755              0.0000     1.3469 r
  mem_cmd_o[58] (out)                                             0.1607    0.0208 @   1.3678 r
  data arrival time                                                                    1.3678

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5322


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1858/IN1 (AND2X1)                                              0.1529    0.0022 @   0.9876 f
  U1858/Q (AND2X1)                                                0.2849    0.2020 @   1.1896 f
  io_cmd_o[58] (net)                            4      84.2019              0.0000     1.1896 f
  U1859/INP (NBUFFX2)                                             0.2872    0.0205 @   1.2101 f
  U1859/Z (NBUFFX2)                                               0.1473    0.1340 @   1.3441 f
  mem_cmd_o[58] (net)                           1      78.7755              0.0000     1.3441 f
  mem_cmd_o[58] (out)                                             0.1538    0.0208 @   1.3648 f
  data arrival time                                                                    1.3648

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5352


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1971/IN1 (AND2X1)                                              0.1655    0.0016 @   0.9921 r
  U1971/Q (AND2X1)                                                0.3026    0.2013 @   1.1934 r
  io_cmd_o[114] (net)                           4      93.3450              0.0000     1.1934 r
  U1972/INP (NBUFFX2)                                             0.3045    0.0595 @   1.2529 r
  U1972/Z (NBUFFX2)                                               0.0501    0.1030     1.3559 r
  mem_cmd_o[114] (net)                          1      10.7063              0.0000     1.3559 r
  mem_cmd_o[114] (out)                                            0.0501    0.0040 &   1.3599 r
  data arrival time                                                                    1.3599

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5401


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  U1901/IN1 (AND2X1)                                              0.3989    0.0132 @   0.8143 r
  U1901/Q (AND2X1)                                                0.4345    0.2718 @   1.0862 r
  io_cmd_o[79] (net)                            4     130.4382              0.0000     1.0862 r
  U1902/INP (NBUFFX2)                                             0.4425    0.0551 @   1.1413 r
  U1902/Z (NBUFFX2)                                               0.1294    0.1579 @   1.2992 r
  mem_cmd_o[79] (net)                           1      60.1111              0.0000     1.2992 r
  mem_cmd_o[79] (out)                                             0.1304    0.0598 @   1.3590 r
  data arrival time                                                                    1.3590

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3590
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5410


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  U1901/IN1 (AND2X1)                                              0.3372    0.0131 @   0.8302 f
  U1901/Q (AND2X1)                                                0.4452    0.2825 @   1.1128 f
  io_cmd_o[79] (net)                            4     130.2134              0.0000     1.1128 f
  U1902/INP (NBUFFX2)                                             0.4530    0.0554 @   1.1682 f
  U1902/Z (NBUFFX2)                                               0.1201    0.1357 @   1.3038 f
  mem_cmd_o[79] (net)                           1      60.1111              0.0000     1.3038 f
  mem_cmd_o[79] (out)                                             0.1212    0.0518 @   1.3556 f
  data arrival time                                                                    1.3556

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5444


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1971/IN1 (AND2X1)                                              0.1532    0.0015 @   0.9869 f
  U1971/Q (AND2X1)                                                0.3104    0.2176 @   1.2045 f
  io_cmd_o[114] (net)                           4      93.1202              0.0000     1.2045 f
  U1972/INP (NBUFFX2)                                             0.3122    0.0613 @   1.2657 f
  U1972/Z (NBUFFX2)                                               0.0451    0.0871     1.3528 f
  mem_cmd_o[114] (net)                          1      10.7063              0.0000     1.3528 f
  mem_cmd_o[114] (out)                                            0.0451    0.0027 &   1.3555 f
  data arrival time                                                                    1.3555

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5445


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4467     0.4467
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.2129    0.0000     0.4467 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1179    0.2625 @   0.7092 f
  fifo_1__mem_fifo/dff/data_o[12] (net)         2      39.4177              0.0000     0.7092 f
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7092 f
  fifo_1__mem_fifo/data_o[12] (net)                    39.4177              0.0000     0.7092 f
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.7092 f
  fifo_lo[59] (net)                                    39.4177              0.0000     0.7092 f
  U1780/IN2 (MUX21X1)                                             0.1181    0.0184 @   0.7276 f
  U1780/Q (MUX21X1)                                               0.2782    0.2104 @   0.9380 f
  n2649 (net)                                   1      83.6533              0.0000     0.9380 f
  icc_place1909/INP (NBUFFX2)                                     0.2806    0.0490 @   0.9871 f
  icc_place1909/Z (NBUFFX2)                                       0.3429    0.1944 @   1.1814 f
  mem_cmd_o[12] (net)                           4     200.3537              0.0000     1.1814 f
  icc_place1987/INP (NBUFFX2)                                     0.3808    0.0858 @   1.2672 f
  icc_place1987/Z (NBUFFX2)                                       0.0418    0.0852     1.3524 f
  io_cmd_o[12] (net)                            1       5.6860              0.0000     1.3524 f
  io_cmd_o[12] (out)                                              0.0418    0.0001 &   1.3525 f
  data arrival time                                                                    1.3525

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5475


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1969/IN1 (AND2X1)                                              0.1652    0.0014 @   0.9919 r
  U1969/Q (AND2X1)                                                0.2790    0.1886 @   1.1805 r
  io_cmd_o[113] (net)                           4      84.4987              0.0000     1.1805 r
  U1970/INP (NBUFFX2)                                             0.2816    0.0581 @   1.2386 r
  U1970/Z (NBUFFX2)                                               0.0476    0.0991     1.3377 r
  mem_cmd_o[113] (net)                          1       9.5891              0.0000     1.3377 r
  mem_cmd_o[113] (out)                                            0.0476    0.0101 &   1.3477 r
  data arrival time                                                                    1.3477

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5523


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1861/IN1 (AND2X1)                                              0.1652    0.0022 @   0.9927 r
  U1861/Q (AND2X1)                                                0.2162    0.1636 @   1.1563 r
  io_cmd_o[59] (net)                            4      64.2029              0.0000     1.1563 r
  U1862/INP (NBUFFX2)                                             0.2173    0.0100 @   1.1664 r
  U1862/Z (NBUFFX2)                                               0.1305    0.1307 @   1.2971 r
  mem_cmd_o[59] (net)                           1      67.3801              0.0000     1.2971 r
  mem_cmd_o[59] (out)                                             0.1326    0.0492 @   1.3463 r
  data arrival time                                                                    1.3463

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3463
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5537


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1957/IN1 (AND2X1)                                              0.1659    0.0022 @   0.9927 r
  U1957/Q (AND2X1)                                                0.3274    0.2053 @   1.1979 r
  io_cmd_o[107] (net)                           4      98.9610              0.0000     1.1979 r
  U1958/INP (NBUFFX2)                                             0.3301    0.0371 @   1.2350 r
  U1958/Z (NBUFFX2)                                               0.0493    0.1041     1.3391 r
  mem_cmd_o[107] (net)                          1       9.0738              0.0000     1.3391 r
  mem_cmd_o[107] (out)                                            0.0493    0.0050 &   1.3442 r
  data arrival time                                                                    1.3442

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5558


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1939/IN1 (AND2X1)                                              0.1652    0.0007 @   0.9912 r
  U1939/Q (AND2X1)                                                0.2632    0.1822 @   1.1734 r
  io_cmd_o[98] (net)                            4      79.3394              0.0000     1.1734 r
  U1940/INP (NBUFFX2)                                             0.2654    0.0558 @   1.2291 r
  U1940/Z (NBUFFX2)                                               0.0488    0.0990     1.3282 r
  mem_cmd_o[98] (net)                           1      11.1762              0.0000     1.3282 r
  mem_cmd_o[98] (out)                                             0.0488    0.0151 &   1.3433 r
  data arrival time                                                                    1.3433

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3433
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5567


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1969/IN1 (AND2X1)                                              0.1529    0.0014 @   0.9868 f
  U1969/Q (AND2X1)                                                0.2851    0.2020 @   1.1888 f
  io_cmd_o[113] (net)                           4      84.2739              0.0000     1.1888 f
  U1970/INP (NBUFFX2)                                             0.2875    0.0590 @   1.2478 f
  U1970/Z (NBUFFX2)                                               0.0427    0.0843     1.3321 f
  mem_cmd_o[113] (net)                          1       9.5891              0.0000     1.3321 f
  mem_cmd_o[113] (out)                                            0.0427    0.0078 &   1.3399 f
  data arrival time                                                                    1.3399

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5601


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1957/IN1 (AND2X1)                                              0.1529    0.0021 @   0.9875 f
  U1957/Q (AND2X1)                                                0.3356    0.2225 @   1.2099 f
  io_cmd_o[107] (net)                           4      98.7362              0.0000     1.2099 f
  U1958/INP (NBUFFX2)                                             0.3383    0.0374 @   1.2474 f
  U1958/Z (NBUFFX2)                                               0.0442    0.0867     1.3341 f
  mem_cmd_o[107] (net)                          1       9.0738              0.0000     1.3341 f
  mem_cmd_o[107] (out)                                            0.0442    0.0040 &   1.3381 f
  data arrival time                                                                    1.3381

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5619


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1861/IN1 (AND2X1)                                              0.1529    0.0021 @   0.9875 f
  U1861/Q (AND2X1)                                                0.2190    0.1715 @   1.1590 f
  io_cmd_o[59] (net)                            4      63.9781              0.0000     1.1590 f
  U1862/INP (NBUFFX2)                                             0.2202    0.0100 @   1.1690 f
  U1862/Z (NBUFFX2)                                               0.1241    0.1229 @   1.2919 f
  mem_cmd_o[59] (net)                           1      67.3801              0.0000     1.2919 f
  mem_cmd_o[59] (out)                                             0.1264    0.0454 @   1.3373 f
  data arrival time                                                                    1.3373

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5627


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1893/IN1 (AND2X1)                                              0.1652    0.0016 @   0.9921 r
  U1893/Q (AND2X1)                                                0.2549    0.1815 @   1.1737 r
  io_cmd_o[75] (net)                            4      76.4989              0.0000     1.1737 r
  U1894/INP (NBUFFX2)                                             0.2551    0.0381 @   1.2118 r
  U1894/Z (NBUFFX2)                                               0.0611    0.1075 @   1.3193 r
  mem_cmd_o[75] (net)                           1      21.9516              0.0000     1.3193 r
  mem_cmd_o[75] (out)                                             0.0612    0.0180 @   1.3373 r
  data arrival time                                                                    1.3373

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5627


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4465     0.4465
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.2129    0.0000     0.4465 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.1282    0.2401 @   0.6866 r
  fifo_1__mem_fifo/dff/data_o[17] (net)         2      36.6402              0.0000     0.6866 r
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6866 r
  fifo_1__mem_fifo/data_o[17] (net)                    36.6402              0.0000     0.6866 r
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.6866 r
  fifo_lo[64] (net)                                    36.6402              0.0000     0.6866 r
  U1790/IN2 (MUX21X1)                                             0.1282    0.0164 @   0.7030 r
  U1790/Q (MUX21X1)                                               0.4677    0.2676 @   0.9706 r
  io_cmd_o[17] (net)                            4     138.6050              0.0000     0.9706 r
  U1791/INP (NBUFFX2)                                             0.4784    0.0830 @   1.0536 r
  U1791/Z (NBUFFX2)                                               0.1477    0.1682 @   1.2218 r
  mem_cmd_o[17] (net)                           1      71.1712              0.0000     1.2218 r
  mem_cmd_o[17] (out)                                             0.1495    0.1155 @   1.3373 r
  data arrival time                                                                    1.3373

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5627


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1979/IN1 (AND2X1)                                              0.1656    0.0011 @   0.9916 r
  U1979/Q (AND2X1)                                                0.3020    0.2003 @   1.1919 r
  io_cmd_o[118] (net)                           4      92.8774              0.0000     1.1919 r
  U1980/INP (NBUFFX2)                                             0.3044    0.0273 @   1.2192 r
  U1980/Z (NBUFFX2)                                               0.0557    0.1080     1.3272 r
  mem_cmd_o[118] (net)                          1      15.1935              0.0000     1.3272 r
  mem_cmd_o[118] (out)                                            0.0557    0.0086 &   1.3358 r
  data arrival time                                                                    1.3358

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5642


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1939/IN1 (AND2X1)                                              0.1529    0.0006 @   0.9860 f
  U1939/Q (AND2X1)                                                0.2684    0.1942 @   1.1803 f
  io_cmd_o[98] (net)                            4      79.1146              0.0000     1.1803 f
  U1940/INP (NBUFFX2)                                             0.2705    0.0566 @   1.2369 f
  U1940/Z (NBUFFX2)                                               0.0440    0.0851     1.3220 f
  mem_cmd_o[98] (net)                           1      11.1762              0.0000     1.3220 f
  mem_cmd_o[98] (out)                                             0.0440    0.0120 &   1.3340 f
  data arrival time                                                                    1.3340

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3340
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5660


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1975/IN1 (AND2X1)                                              0.1652    0.0015 @   0.9921 r
  U1975/Q (AND2X1)                                                0.2301    0.1672 @   1.1592 r
  io_cmd_o[116] (net)                           4      67.6561              0.0000     1.1592 r
  U1976/INP (NBUFFX2)                                             0.2312    0.0839 @   1.2432 r
  U1976/Z (NBUFFX2)                                               0.0346    0.0836     1.3268 r
  mem_cmd_o[116] (net)                          1       1.5646              0.0000     1.3268 r
  mem_cmd_o[116] (out)                                            0.0346    0.0072 &   1.3339 r
  data arrival time                                                                    1.3339

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3339
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5661


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1973/IN1 (AND2X1)                                              0.1652    0.0023 @   0.9928 r
  U1973/Q (AND2X1)                                                0.2795    0.1897 @   1.1825 r
  io_cmd_o[115] (net)                           4      85.0001              0.0000     1.1825 r
  U1974/INP (NBUFFX2)                                             0.2815    0.0307 @   1.2132 r
  U1974/Z (NBUFFX2)                                               0.0762    0.1162 @   1.3294 r
  mem_cmd_o[115] (net)                          1      29.1097              0.0000     1.3294 r
  mem_cmd_o[115] (out)                                            0.0765    0.0031 @   1.3326 r
  data arrival time                                                                    1.3326

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5674


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4470     0.4470
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.2129    0.0000     0.4470 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.1768    0.2597 @   0.7067 r
  fifo_1__mem_fifo/dff/data_o[30] (net)         2      52.2116              0.0000     0.7067 r
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7067 r
  fifo_1__mem_fifo/data_o[30] (net)                    52.2116              0.0000     0.7067 r
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.7067 r
  fifo_lo[77] (net)                                    52.2116              0.0000     0.7067 r
  U1816/IN2 (MUX21X1)                                             0.1773    0.0223 @   0.7290 r
  U1816/Q (MUX21X1)                                               0.2779    0.2166 @   0.9456 r
  n2647 (net)                                   1      81.4567              0.0000     0.9456 r
  icc_place1906/INP (NBUFFX2)                                     0.2786    0.0733 @   1.0189 r
  icc_place1906/Z (NBUFFX2)                                       0.2744    0.1859 @   1.2048 r
  mem_cmd_o[30] (net)                           4     154.0347              0.0000     1.2048 r
  icc_place1984/INP (NBUFFX2)                                     0.2872    0.0306 @   1.2354 r
  icc_place1984/Z (NBUFFX2)                                       0.0439    0.0963     1.3317 r
  io_cmd_o[30] (net)                            1       6.4724              0.0000     1.3317 r
  io_cmd_o[30] (out)                                              0.0439    0.0001 &   1.3318 r
  data arrival time                                                                    1.3318

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5682


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1893/IN1 (AND2X1)                                              0.1529    0.0016 @   0.9870 f
  U1893/Q (AND2X1)                                                0.2569    0.1941 @   1.1811 f
  io_cmd_o[75] (net)                            4      76.2741              0.0000     1.1811 f
  U1894/INP (NBUFFX2)                                             0.2572    0.0384 @   1.2195 f
  U1894/Z (NBUFFX2)                                               0.0559    0.0944 @   1.3138 f
  mem_cmd_o[75] (net)                           1      21.9516              0.0000     1.3138 f
  mem_cmd_o[75] (out)                                             0.0560    0.0159 @   1.3297 f
  data arrival time                                                                    1.3297

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5703


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1979/IN1 (AND2X1)                                              0.1533    0.0010 @   0.9864 f
  U1979/Q (AND2X1)                                                0.3097    0.2163 @   1.2027 f
  io_cmd_o[118] (net)                           4      92.6527              0.0000     1.2027 f
  U1980/INP (NBUFFX2)                                             0.3121    0.0276 @   1.2303 f
  U1980/Z (NBUFFX2)                                               0.0507    0.0921     1.3224 f
  mem_cmd_o[118] (net)                          1      15.1935              0.0000     1.3224 f
  mem_cmd_o[118] (out)                                            0.0507    0.0070 &   1.3293 f
  data arrival time                                                                    1.3293

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5707


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1975/IN1 (AND2X1)                                              0.1529    0.0015 @   0.9869 f
  U1975/Q (AND2X1)                                                0.2321    0.1793 @   1.1662 f
  io_cmd_o[116] (net)                           4      67.4314              0.0000     1.1662 f
  U1976/INP (NBUFFX2)                                             0.2332    0.0848 @   1.2510 f
  U1976/Z (NBUFFX2)                                               0.0304    0.0715     1.3225 f
  mem_cmd_o[116] (net)                          1       1.5646              0.0000     1.3225 f
  mem_cmd_o[116] (out)                                            0.0304    0.0061 &   1.3286 f
  data arrival time                                                                    1.3286

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5714


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1973/IN1 (AND2X1)                                              0.1529    0.0022 @   0.9876 f
  U1973/Q (AND2X1)                                                0.2859    0.2034 @   1.1910 f
  io_cmd_o[115] (net)                           4      84.7753              0.0000     1.1910 f
  U1974/INP (NBUFFX2)                                             0.2879    0.0311 @   1.2221 f
  U1974/Z (NBUFFX2)                                               0.0709    0.1020 @   1.3241 f
  mem_cmd_o[115] (net)                          1      29.1097              0.0000     1.3241 f
  mem_cmd_o[115] (out)                                            0.0712    0.0031 @   1.3273 f
  data arrival time                                                                    1.3273

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5727


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4465     0.4465
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.2129    0.0000     0.4465 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.1097    0.2588 @   0.7053 f
  fifo_1__mem_fifo/dff/data_o[17] (net)         2      36.4714              0.0000     0.7053 f
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7053 f
  fifo_1__mem_fifo/data_o[17] (net)                    36.4714              0.0000     0.7053 f
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.7053 f
  fifo_lo[64] (net)                                    36.4714              0.0000     0.7053 f
  U1790/IN2 (MUX21X1)                                             0.1098    0.0129 @   0.7182 f
  U1790/Q (MUX21X1)                                               0.4523    0.2782 @   0.9964 f
  io_cmd_o[17] (net)                            4     138.3802              0.0000     0.9964 f
  U1791/INP (NBUFFX2)                                             0.4634    0.0810 @   1.0774 f
  U1791/Z (NBUFFX2)                                               0.1376    0.1435 @   1.2209 f
  mem_cmd_o[17] (net)                           1      71.1712              0.0000     1.2209 f
  mem_cmd_o[17] (out)                                             0.1396    0.1022 @   1.3231 f
  data arrival time                                                                    1.3231

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3231
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5769


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4472     0.4472
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.2129    0.0000     0.4472 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.1785    0.2598 @   0.7070 r
  fifo_1__mem_fifo/dff/data_o[36] (net)         2      52.4541              0.0000     0.7070 r
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7070 r
  fifo_1__mem_fifo/data_o[36] (net)                    52.4541              0.0000     0.7070 r
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.7070 r
  fifo_lo[83] (net)                                    52.4541              0.0000     0.7070 r
  U1828/IN2 (MUX21X1)                                             0.1791    0.0381 @   0.7451 r
  U1828/Q (MUX21X1)                                               0.2285    0.1940 @   0.9391 r
  n2646 (net)                                   1      64.2008              0.0000     0.9391 r
  icc_place1905/INP (NBUFFX2)                                     0.2297    0.0494 @   0.9885 r
  icc_place1905/Z (NBUFFX2)                                       0.3166    0.1885 @   1.1770 r
  mem_cmd_o[36] (net)                           5     178.4414              0.0000     1.1770 r
  icc_place1983/INP (NBUFFX2)                                     0.3385    0.0440 @   1.2210 r
  icc_place1983/Z (NBUFFX2)                                       0.0439    0.0998     1.3208 r
  io_cmd_o[36] (net)                            1       4.4745              0.0000     1.3208 r
  io_cmd_o[36] (out)                                              0.0439    0.0001 &   1.3208 r
  data arrival time                                                                    1.3208

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5792


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1955/IN1 (AND2X1)                                              0.1652    0.0023 @   0.9928 r
  U1955/Q (AND2X1)                                                0.2923    0.1946 @   1.1874 r
  io_cmd_o[106] (net)                           4      89.0851              0.0000     1.1874 r
  U1956/INP (NBUFFX2)                                             0.2947    0.0305 @   1.2179 r
  U1956/Z (NBUFFX2)                                               0.0501    0.1023     1.3202 r
  mem_cmd_o[106] (net)                          1      11.0861              0.0000     1.3202 r
  mem_cmd_o[106] (out)                                            0.0501    0.0005 &   1.3207 r
  data arrival time                                                                    1.3207

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5793


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4468     0.4468
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.2129    0.0000     0.4468 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1547    0.2817 @   0.7286 f
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      54.1808              0.0000     0.7286 f
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7286 f
  fifo_1__mem_fifo/data_o[29] (net)                    54.1808              0.0000     0.7286 f
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.7286 f
  fifo_lo[76] (net)                                    54.1808              0.0000     0.7286 f
  U1814/IN2 (MUX21X1)                                             0.1551    0.0233 @   0.7519 f
  U1814/Q (MUX21X1)                                               0.2181    0.1928 @   0.9447 f
  n2648 (net)                                   1      64.8497              0.0000     0.9447 f
  icc_place1907/INP (NBUFFX2)                                     0.2185    0.0558 @   1.0005 f
  icc_place1907/Z (NBUFFX2)                                       0.3236    0.1900 @   1.1904 f
  mem_cmd_o[29] (net)                           4     191.5945              0.0000     1.1904 f
  mem_cmd_o[29] (out)                                             0.3528    0.1297 @   1.3202 f
  data arrival time                                                                    1.3202

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5798


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1967/IN1 (AND2X1)                                              0.1656    0.0018 @   0.9923 r
  U1967/Q (AND2X1)                                                0.2723    0.1861 @   1.1784 r
  io_cmd_o[112] (net)                           4      82.3860              0.0000     1.1784 r
  U1968/INP (NBUFFX2)                                             0.2748    0.0386 @   1.2170 r
  U1968/Z (NBUFFX2)                                               0.0464    0.0975     1.3146 r
  mem_cmd_o[112] (net)                          1       8.8850              0.0000     1.3146 r
  mem_cmd_o[112] (out)                                            0.0464    0.0055 &   1.3200 r
  data arrival time                                                                    1.3200

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3200
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5800


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4468     0.4468
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.2129    0.0000     0.4468 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1828    0.2626 @   0.7095 r
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      54.3496              0.0000     0.7095 r
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7095 r
  fifo_1__mem_fifo/data_o[29] (net)                    54.3496              0.0000     0.7095 r
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.7095 r
  fifo_lo[76] (net)                                    54.3496              0.0000     0.7095 r
  U1814/IN2 (MUX21X1)                                             0.1833    0.0288 @   0.7383 r
  U1814/Q (MUX21X1)                                               0.2293    0.1959 @   0.9342 r
  n2648 (net)                                   1      64.9089              0.0000     0.9342 r
  icc_place1907/INP (NBUFFX2)                                     0.2297    0.0600 @   0.9942 r
  icc_place1907/Z (NBUFFX2)                                       0.3357    0.1926 @   1.1868 r
  mem_cmd_o[29] (net)                           4     191.8192              0.0000     1.1868 r
  mem_cmd_o[29] (out)                                             0.3639    0.1320 @   1.3188 r
  data arrival time                                                                    1.3188

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5812


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4470     0.4470
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.2129    0.0000     0.4470 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.1497    0.2789 @   0.7259 f
  fifo_1__mem_fifo/dff/data_o[30] (net)         2      52.0428              0.0000     0.7259 f
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7259 f
  fifo_1__mem_fifo/data_o[30] (net)                    52.0428              0.0000     0.7259 f
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.7259 f
  fifo_lo[77] (net)                                    52.0428              0.0000     0.7259 f
  U1816/IN2 (MUX21X1)                                             0.1502    0.0187 @   0.7446 f
  U1816/Q (MUX21X1)                                               0.2649    0.2173 @   0.9620 f
  n2647 (net)                                   1      81.3976              0.0000     0.9620 f
  icc_place1906/INP (NBUFFX2)                                     0.2656    0.0644 @   1.0263 f
  icc_place1906/Z (NBUFFX2)                                       0.2635    0.1790 @   1.2053 f
  mem_cmd_o[30] (net)                           4     153.8099              0.0000     1.2053 f
  icc_place1984/INP (NBUFFX2)                                     0.2768    0.0304 @   1.2358 f
  icc_place1984/Z (NBUFFX2)                                       0.0384    0.0802     1.3160 f
  io_cmd_o[30] (net)                            1       6.4724              0.0000     1.3160 f
  io_cmd_o[30] (out)                                              0.0384    0.0001 &   1.3161 f
  data arrival time                                                                    1.3161

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5839


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1955/IN1 (AND2X1)                                              0.1529    0.0022 @   0.9876 f
  U1955/Q (AND2X1)                                                0.2994    0.2095 @   1.1971 f
  io_cmd_o[106] (net)                           4      88.8603              0.0000     1.1971 f
  U1956/INP (NBUFFX2)                                             0.3017    0.0308 @   1.2279 f
  U1956/Z (NBUFFX2)                                               0.0452    0.0869     1.3148 f
  mem_cmd_o[106] (net)                          1      11.0861              0.0000     1.3148 f
  mem_cmd_o[106] (out)                                            0.0452    0.0005 &   1.3152 f
  data arrival time                                                                    1.3152

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5848


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4475     0.4475
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.2129    0.0000     0.4475 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.1392    0.2441 @   0.6916 r
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      39.9403              0.0000     0.6916 r
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6916 r
  fifo_1__mem_fifo/data_o[28] (net)                    39.9403              0.0000     0.6916 r
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.6916 r
  fifo_lo[75] (net)                                    39.9403              0.0000     0.6916 r
  U1812/IN2 (MUX21X1)                                             0.1394    0.0319 @   0.7235 r
  U1812/Q (MUX21X1)                                               0.2336    0.1887 @   0.9121 r
  n4553 (net)                                   1      65.5288              0.0000     0.9121 r
  icc_place1908/INP (NBUFFX2)                                     0.2347    0.0631 @   0.9752 r
  icc_place1908/Z (NBUFFX2)                                       0.2784    0.1777 @   1.1529 r
  mem_cmd_o[28] (net)                           4     156.5112              0.0000     1.1529 r
  icc_place1986/INP (NBUFFX2)                                     0.2998    0.0562 @   1.2092 r
  icc_place1986/Z (NBUFFX2)                                       0.0383    0.0921     1.3012 r
  io_cmd_o[28] (net)                            1       1.5065              0.0000     1.3012 r
  io_cmd_o[28] (out)                                              0.0383    0.0123 &   1.3135 r
  data arrival time                                                                    1.3135

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5865


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1967/IN1 (AND2X1)                                              0.1533    0.0017 @   0.9871 f
  U1967/Q (AND2X1)                                                0.2780    0.1990 @   1.1861 f
  io_cmd_o[112] (net)                           4      82.1612              0.0000     1.1861 f
  U1968/INP (NBUFFX2)                                             0.2804    0.0390 @   1.2251 f
  U1968/Z (NBUFFX2)                                               0.0416    0.0831     1.3083 f
  mem_cmd_o[112] (net)                          1       8.8850              0.0000     1.3083 f
  mem_cmd_o[112] (out)                                            0.0416    0.0043 &   1.3126 f
  data arrival time                                                                    1.3126

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5874


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1985/IN1 (AND2X1)                                              0.1657    0.0019 @   0.9924 r
  U1985/Q (AND2X1)                                                0.2660    0.1830 @   1.1754 r
  io_cmd_o[121] (net)                           4      80.1312              0.0000     1.1754 r
  U1986/INP (NBUFFX2)                                             0.2686    0.0319 @   1.2073 r
  U1986/Z (NBUFFX2)                                               0.0474    0.0980     1.3053 r
  mem_cmd_o[121] (net)                          1       9.9043              0.0000     1.3053 r
  mem_cmd_o[121] (out)                                            0.0474    0.0059 &   1.3111 r
  data arrival time                                                                    1.3111

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5889


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4467     0.4467
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.2129    0.0000     0.4467 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1381    0.2436 @   0.6903 r
  fifo_1__mem_fifo/dff/data_o[12] (net)         2      39.5865              0.0000     0.6903 r
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6903 r
  fifo_1__mem_fifo/data_o[12] (net)                    39.5865              0.0000     0.6903 r
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.6903 r
  fifo_lo[59] (net)                                    39.5865              0.0000     0.6903 r
  U1780/IN2 (MUX21X1)                                             0.1383    0.0237 @   0.7140 r
  U1780/Q (MUX21X1)                                               0.2883    0.2082 @   0.9222 r
  n2649 (net)                                   1      83.7125              0.0000     0.9222 r
  icc_place1909/INP (NBUFFX2)                                     0.2906    0.0516 @   0.9738 r
  icc_place1909/Z (NBUFFX2)                                       0.3564    0.2009 @   1.1747 r
  mem_cmd_o[12] (net)                           4     200.5784              0.0000     1.1747 r
  mem_cmd_o[12] (out)                                             0.3972    0.1340 @   1.3087 r
  data arrival time                                                                    1.3087

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5913


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4467     0.4467
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.2129    0.0000     0.4467 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.1179    0.2625 @   0.7092 f
  fifo_1__mem_fifo/dff/data_o[12] (net)         2      39.4177              0.0000     0.7092 f
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7092 f
  fifo_1__mem_fifo/data_o[12] (net)                    39.4177              0.0000     0.7092 f
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.7092 f
  fifo_lo[59] (net)                                    39.4177              0.0000     0.7092 f
  U1780/IN2 (MUX21X1)                                             0.1181    0.0184 @   0.7276 f
  U1780/Q (MUX21X1)                                               0.2782    0.2104 @   0.9380 f
  n2649 (net)                                   1      83.6533              0.0000     0.9380 f
  icc_place1909/INP (NBUFFX2)                                     0.2806    0.0490 @   0.9871 f
  icc_place1909/Z (NBUFFX2)                                       0.3429    0.1944 @   1.1814 f
  mem_cmd_o[12] (net)                           4     200.3537              0.0000     1.1814 f
  mem_cmd_o[12] (out)                                             0.3851    0.1262 @   1.3077 f
  data arrival time                                                                    1.3077

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5923


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1867/IN1 (AND2X1)                                              0.1652    0.0008 @   0.9913 r
  U1867/Q (AND2X1)                                                0.2461    0.1756 @   1.1669 r
  io_cmd_o[62] (net)                            4      73.8973              0.0000     1.1669 r
  U1868/INP (NBUFFX2)                                             0.2478    0.0449 @   1.2118 r
  U1868/Z (NBUFFX2)                                               0.0449    0.0941     1.3059 r
  mem_cmd_o[62] (net)                           1       8.8045              0.0000     1.3059 r
  mem_cmd_o[62] (out)                                             0.0449    0.0014 &   1.3073 r
  data arrival time                                                                    1.3073

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5927


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1965/IN1 (AND2X1)                                              0.1652    0.0023 @   0.9928 r
  U1965/Q (AND2X1)                                                0.2307    0.1684 @   1.1612 r
  io_cmd_o[111] (net)                           4      68.2116              0.0000     1.1612 r
  U1966/INP (NBUFFX2)                                             0.2316    0.0245 @   1.1857 r
  U1966/Z (NBUFFX2)                                               0.0771    0.1111 @   1.2968 r
  mem_cmd_o[111] (net)                          1      31.7069              0.0000     1.2968 r
  mem_cmd_o[111] (out)                                            0.0774    0.0094 @   1.3062 r
  data arrival time                                                                    1.3062

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5938


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1951/IN1 (AND2X1)                                              0.1652    0.0015 @   0.9920 r
  U1951/Q (AND2X1)                                                0.2450    0.1753 @   1.1673 r
  io_cmd_o[104] (net)                           4      73.5565              0.0000     1.1673 r
  U1952/INP (NBUFFX2)                                             0.2466    0.0444 @   1.2117 r
  U1952/Z (NBUFFX2)                                               0.0422    0.0915     1.3033 r
  mem_cmd_o[104] (net)                          1       6.6989              0.0000     1.3033 r
  mem_cmd_o[104] (out)                                            0.0422    0.0013 &   1.3046 r
  data arrival time                                                                    1.3046

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5954


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1937/IN1 (AND2X1)                                              0.1658    0.0009 @   0.9914 r
  U1937/Q (AND2X1)                                                0.2547    0.1786 @   1.1700 r
  io_cmd_o[97] (net)                            4      76.4921              0.0000     1.1700 r
  U1938/INP (NBUFFX2)                                             0.2568    0.0307 @   1.2008 r
  U1938/Z (NBUFFX2)                                               0.0467    0.0965     1.2973 r
  mem_cmd_o[97] (net)                           1       9.8394              0.0000     1.2973 r
  mem_cmd_o[97] (out)                                             0.0467    0.0071 &   1.3045 r
  data arrival time                                                                    1.3045

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5955


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1985/IN1 (AND2X1)                                              0.1534    0.0019 @   0.9872 f
  U1985/Q (AND2X1)                                                0.2714    0.1952 @   1.1824 f
  io_cmd_o[121] (net)                           4      79.9064              0.0000     1.1824 f
  U1986/INP (NBUFFX2)                                             0.2739    0.0325 @   1.2149 f
  U1986/Z (NBUFFX2)                                               0.0426    0.0839     1.2988 f
  mem_cmd_o[121] (net)                          1       9.9043              0.0000     1.2988 f
  mem_cmd_o[121] (out)                                            0.0426    0.0046 &   1.3034 f
  data arrival time                                                                    1.3034

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5966


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4472     0.4472
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.2129    0.0000     0.4472 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.1510    0.2791 @   0.7263 f
  fifo_1__mem_fifo/dff/data_o[36] (net)         2      52.2853              0.0000     0.7263 f
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7263 f
  fifo_1__mem_fifo/data_o[36] (net)                    52.2853              0.0000     0.7263 f
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.7263 f
  fifo_lo[83] (net)                                    52.2853              0.0000     0.7263 f
  U1828/IN2 (MUX21X1)                                             0.1517    0.0293 @   0.7556 f
  U1828/Q (MUX21X1)                                               0.2199    0.1906 @   0.9462 f
  n2646 (net)                                   1      64.1416              0.0000     0.9462 f
  icc_place1905/INP (NBUFFX2)                                     0.2212    0.0470 @   0.9932 f
  icc_place1905/Z (NBUFFX2)                                       0.3020    0.1835 @   1.1767 f
  mem_cmd_o[36] (net)                           5     178.0745              0.0000     1.1767 f
  icc_place1983/INP (NBUFFX2)                                     0.3248    0.0436 @   1.2203 f
  icc_place1983/Z (NBUFFX2)                                       0.0380    0.0806     1.3009 f
  io_cmd_o[36] (net)                            1       4.4745              0.0000     1.3009 f
  io_cmd_o[36] (out)                                              0.0380    0.0001 &   1.3010 f
  data arrival time                                                                    1.3010

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5990


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1965/IN1 (AND2X1)                                              0.1529    0.0022 @   0.9876 f
  U1965/Q (AND2X1)                                                0.2328    0.1804 @   1.1680 f
  io_cmd_o[111] (net)                           4      67.9868              0.0000     1.1680 f
  U1966/INP (NBUFFX2)                                             0.2337    0.0246 @   1.1925 f
  U1966/Z (NBUFFX2)                                               0.0719    0.0999 @   1.2925 f
  mem_cmd_o[111] (net)                          1      31.7069              0.0000     1.2925 f
  mem_cmd_o[111] (out)                                            0.0722    0.0085 @   1.3009 f
  data arrival time                                                                    1.3009

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5991


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1867/IN1 (AND2X1)                                              0.1529    0.0008 @   0.9861 f
  U1867/Q (AND2X1)                                                0.2505    0.1862 @   1.1723 f
  io_cmd_o[62] (net)                            4      73.6725              0.0000     1.1723 f
  U1868/INP (NBUFFX2)                                             0.2522    0.0461 @   1.2184 f
  U1868/Z (NBUFFX2)                                               0.0403    0.0813     1.2997 f
  mem_cmd_o[62] (net)                           1       8.8045              0.0000     1.2997 f
  mem_cmd_o[62] (out)                                             0.0403    0.0011 &   1.3008 f
  data arrival time                                                                    1.3008

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5992


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1983/IN1 (AND2X1)                                              0.1652    0.0023 @   0.9928 r
  U1983/Q (AND2X1)                                                0.2349    0.1718 @   1.1646 r
  io_cmd_o[120] (net)                           4      70.5436              0.0000     1.1646 r
  U1984/INP (NBUFFX2)                                             0.2362    0.0353 @   1.1999 r
  U1984/Z (NBUFFX2)                                               0.0356    0.0849     1.2848 r
  mem_cmd_o[120] (net)                          1       2.1037              0.0000     1.2848 r
  mem_cmd_o[120] (out)                                            0.0356    0.0159 &   1.3007 r
  data arrival time                                                                    1.3007

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5993


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1951/IN1 (AND2X1)                                              0.1529    0.0015 @   0.9869 f
  U1951/Q (AND2X1)                                                0.2493    0.1857 @   1.1726 f
  io_cmd_o[104] (net)                           4      73.3317              0.0000     1.1726 f
  U1952/INP (NBUFFX2)                                             0.2508    0.0452 @   1.2178 f
  U1952/Z (NBUFFX2)                                               0.0376    0.0788     1.2966 f
  mem_cmd_o[104] (net)                          1       6.6989              0.0000     1.2966 f
  mem_cmd_o[104] (out)                                            0.0376    0.0011 &   1.2977 f
  data arrival time                                                                    1.2977

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6023


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4475     0.4475
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.2129    0.0000     0.4475 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.1188    0.2630 @   0.7105 f
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      39.7715              0.0000     0.7105 f
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7105 f
  fifo_1__mem_fifo/data_o[28] (net)                    39.7715              0.0000     0.7105 f
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.7105 f
  fifo_lo[75] (net)                                    39.7715              0.0000     0.7105 f
  U1812/IN2 (MUX21X1)                                             0.1190    0.0238 @   0.7343 f
  U1812/Q (MUX21X1)                                               0.2231    0.1884 @   0.9227 f
  n4553 (net)                                   1      65.4696              0.0000     0.9227 f
  icc_place1908/INP (NBUFFX2)                                     0.2242    0.0599 @   0.9825 f
  icc_place1908/Z (NBUFFX2)                                       0.2679    0.1732 @   1.1558 f
  mem_cmd_o[28] (net)                           4     156.2864              0.0000     1.1558 f
  icc_place1986/INP (NBUFFX2)                                     0.2902    0.0544 @   1.2102 f
  icc_place1986/Z (NBUFFX2)                                       0.0329    0.0753     1.2855 f
  io_cmd_o[28] (net)                            1       1.5065              0.0000     1.2855 f
  io_cmd_o[28] (out)                                              0.0329    0.0105 &   1.2960 f
  data arrival time                                                                    1.2960

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6040


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1937/IN1 (AND2X1)                                              0.1529    0.0009 @   0.9863 f
  U1937/Q (AND2X1)                                                0.2594    0.1897 @   1.1760 f
  io_cmd_o[97] (net)                            4      76.2674              0.0000     1.1760 f
  U1938/INP (NBUFFX2)                                             0.2615    0.0313 @   1.2073 f
  U1938/Z (NBUFFX2)                                               0.0420    0.0831     1.2905 f
  mem_cmd_o[97] (net)                           1       9.8394              0.0000     1.2905 f
  mem_cmd_o[97] (out)                                             0.0420    0.0055 &   1.2960 f
  data arrival time                                                                    1.2960

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6040


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1983/IN1 (AND2X1)                                              0.1529    0.0022 @   0.9876 f
  U1983/Q (AND2X1)                                                0.2390    0.1815 @   1.1691 f
  io_cmd_o[120] (net)                           4      70.3189              0.0000     1.1691 f
  U1984/INP (NBUFFX2)                                             0.2403    0.0356 @   1.2047 f
  U1984/Z (NBUFFX2)                                               0.0314    0.0727     1.2774 f
  mem_cmd_o[120] (net)                          1       2.1037              0.0000     1.2774 f
  mem_cmd_o[120] (out)                                            0.0314    0.0140 &   1.2914 f
  data arrival time                                                                    1.2914

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6086


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1949/IN1 (AND2X1)                                              0.1652    0.0014 @   0.9919 r
  U1949/Q (AND2X1)                                                0.2647    0.1815 @   1.1734 r
  io_cmd_o[103] (net)                           4      79.2323              0.0000     1.1734 r
  U1950/INP (NBUFFX2)                                             0.2664    0.0166 @   1.1901 r
  U1950/Z (NBUFFX2)                                               0.0480    0.0983     1.2884 r
  mem_cmd_o[103] (net)                          1      10.4443              0.0000     1.2884 r
  mem_cmd_o[103] (out)                                            0.0480    0.0029 &   1.2913 r
  data arrival time                                                                    1.2913

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6087


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1929/IN1 (AND2X1)                                              0.1652    0.0003 @   0.9909 r
  U1929/Q (AND2X1)                                                0.2153    0.1632 @   1.1541 r
  io_cmd_o[93] (net)                            4      63.8987              0.0000     1.1541 r
  U1930/INP (NBUFFX2)                                             0.2164    0.0238 @   1.1779 r
  U1930/Z (NBUFFX2)                                               0.0764    0.1084 @   1.2863 r
  mem_cmd_o[93] (net)                           1      31.5190              0.0000     1.2863 r
  mem_cmd_o[93] (out)                                             0.0768    0.0034 @   1.2898 r
  data arrival time                                                                    1.2898

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6102


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3352    0.3712 @   0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (net)                          124.1723              0.0000     0.8171 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8171 f
  n2395 (net)                                         124.1723              0.0000     0.8171 f
  icc_place1901/INP (NBUFFX2)                                     0.3371    0.0139 @   0.8310 f
  icc_place1901/Z (NBUFFX2)                                       0.1529    0.1544 @   0.9854 f
  n2563 (net)                                  34      91.7138              0.0000     0.9854 f
  U1941/IN1 (AND2X1)                                              0.1532    0.0015 @   0.9868 f
  U1941/Q (AND2X1)                                                0.3361    0.2244 @   1.2112 f
  io_cmd_o[99] (net)                            4      99.3742              0.0000     1.2112 f
  io_cmd_o[99] (out)                                              0.3387    0.0779 @   1.2891 f
  data arrival time                                                                    1.2891

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6109


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4459     0.4459
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2128    0.0000     0.4459 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3972    0.3552 @   0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (net)                          124.9420              0.0000     0.8011 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8011 r
  n2395 (net)                                         124.9420              0.0000     0.8011 r
  icc_place1901/INP (NBUFFX2)                                     0.3989    0.0140 @   0.8151 r
  icc_place1901/Z (NBUFFX2)                                       0.1652    0.1754 @   0.9905 r
  n2563 (net)                                  34      92.3937              0.0000     0.9905 r
  U1865/IN1 (AND2X1)                                              0.1657    0.0011 @   0.9916 r
  U1865/Q (AND2X1)                                                0.2110    0.1593 @   1.1509 r
  io_cmd_o[61] (net)                            4      61.3832              0.0000     1.1509 r
  U1866/INP (NBUFFX2)                                             0.2120    0.0484 @   1.1993 r
  U1866/Z (NBUFFX2)                                               0.0347    0.0818     1.2811 r
  mem_cmd_o[61] (net)                           1       2.5718              0.0000     1.2811 r
  mem_cmd_o[61] (out)                                             0.0347    0.0070 &   1.2881 r
  data arrival time                                                                    1.2881

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6119


1
