Info: Generated by version: 22.4 build 94
Info: Starting: Create simulation model
Info: qsys-generate C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.2\fft1024\fft1024.ip --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.2\fft1024\fft1024 --family=Agilex --part=AGFB014R24B2E2V
Info: fft1024: "Transforming system: fft1024"
Info: fft1024: "Naming system components in system: fft1024"
Info: fft1024: "Processing generation queue"
Info: fft1024: "Generating: fft1024"
Info: fft1024: "Generating: fft1024_intel_FPGA_unified_fft_104_qqiyosa"
Info: intel_FPGA_unified_fft_0: To run testbench, generate the Qsys testbench system and set TOP_LEVEL_NAME to intel_FPGA_unified_fft_104.fft1024_intel_FPGA_unified_fft_104_qqiyosa_atb to simulate the IP core
Info: intel_FPGA_unified_fft_0: Generating test data for the testbench
Info: fft1024: Done "fft1024" with 2 modules, 24 files
Info: Generating the following file(s) for RIVIERA simulator in C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.2/fft1024/fft1024/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.2/fft1024/fft1024/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.2/fft1024/fft1024/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.2\fft1024\fft1024.ip --output-directory=C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.2/fft1024/fft1024/sim/ --use-relative-paths=true
Info: Generating the following file(s) for RIVIERA simulator in C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.2/fft1024/fft1024/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.2/fft1024/fft1024/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/FDAS_PI17/FDAS_PI17_3_DDR_22_4/Projects/SKA/altera/quartus/22.2/fft1024/fft1024/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.2\fft1024\fft1024.ip --synthesis=VHDL --output-directory=C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.2\fft1024\fft1024 --family=Agilex --part=AGFB014R24B2E2V
Info: fft1024: "Transforming system: fft1024"
Info: fft1024: "Naming system components in system: fft1024"
Info: fft1024: "Processing generation queue"
Info: fft1024: "Generating: fft1024"
Info: fft1024: "Generating: fft1024_intel_FPGA_unified_fft_104_qqiyosa"
Info: fft1024: Done "fft1024" with 2 modules, 12 files
Info: Finished: Create HDL design files for synthesis
