

================================================================
== Vivado HLS Report for 'phasegen'
================================================================
* Date:           Mon Nov 27 23:30:12 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        phasegen
* Solution:       zybe
* Product family: zynq
* Target device:  xc7z010clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.25|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: params_V_addr (10)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:22
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:7  %params_V_addr = getelementptr [1024 x i32]* %params_V, i32 0, i32 128

ST_1: p_Val2_s (11)  [2/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:22
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:8  %p_Val2_s = load i32* %params_V_addr, align 4


 <State 2>: 3.25ns
ST_2: p_Val2_s (11)  [1/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:22
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:8  %p_Val2_s = load i32* %params_V_addr, align 4

ST_2: currvoice_V (12)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:22
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:9  %currvoice_V = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %p_Val2_s, i32 20, i32 22)

ST_2: params_V_addr_1 (13)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:23
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:10  %params_V_addr_1 = getelementptr [1024 x i32]* %params_V, i32 0, i32 129

ST_2: p_Val2_1 (14)  [2/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:23
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:11  %p_Val2_1 = load i32* %params_V_addr_1, align 4


 <State 3>: 3.25ns
ST_3: p_Val2_1 (14)  [1/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:23
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:11  %p_Val2_1 = load i32* %params_V_addr_1, align 4

ST_3: currlayer_V (15)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:23
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:12  %currlayer_V = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %p_Val2_1, i32 20, i32 22)

ST_3: tmp_1 (16)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:25
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:13  %tmp_1 = call i23 @_ssdm_op_BitConcatenate.i23.i3.i20(i3 %currvoice_V, i20 0)

ST_3: r_V (17)  [1/1] 2.59ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:25
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:14  %r_V = add i23 %tmp_1, 1048576


 <State 4>: 3.25ns
ST_4: tmp_3_cast (18)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:25
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:15  %tmp_3_cast = zext i23 %r_V to i32

ST_4: StgValue_22 (19)  [1/1] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:25
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:16  store i32 %tmp_3_cast, i32* %params_V_addr, align 4

ST_4: tmp_5 (20)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:26
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:17  %tmp_5 = call i23 @_ssdm_op_BitConcatenate.i23.i3.i20(i3 %currlayer_V, i20 0)

ST_4: r_V_1 (21)  [1/1] 2.59ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:26
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:18  %r_V_1 = add i23 %tmp_5, 1048576


 <State 5>: 3.25ns
ST_5: tmp_7_cast (22)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:26
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:19  %tmp_7_cast = zext i23 %r_V_1 to i32

ST_5: StgValue_26 (23)  [1/1] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:26
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:20  store i32 %tmp_7_cast, i32* %params_V_addr_1, align 4


 <State 6>: 3.25ns
ST_6: tmp_s (26)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:29
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:23  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i1.i3.i3(i1 true, i3 %currlayer_V, i3 %currvoice_V)

ST_6: tmp_cast (27)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:29
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:24  %tmp_cast = zext i7 %tmp_s to i32

ST_6: params_V_addr_2 (28)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:29
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:25  %params_V_addr_2 = getelementptr [1024 x i32]* %params_V, i32 0, i32 %tmp_cast

ST_6: p_Val2_2 (29)  [2/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:29
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:26  %p_Val2_2 = load i32* %params_V_addr_2, align 4


 <State 7>: 3.25ns
ST_7: tmp_2 (24)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:23
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:21  %tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %currlayer_V, i3 %currvoice_V)

ST_7: idx (25)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:28
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:22  %idx = zext i6 %tmp_2 to i32

ST_7: p_Val2_2 (29)  [1/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:29
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:26  %p_Val2_2 = load i32* %params_V_addr_2, align 4

ST_7: params_V_addr_3 (30)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:30
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:27  %params_V_addr_3 = getelementptr [1024 x i32]* %params_V, i32 0, i32 %idx

ST_7: p_Val2_3 (31)  [2/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:30
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:28  %p_Val2_3 = load i32* %params_V_addr_3, align 4


 <State 8>: 3.25ns
ST_8: p_Val2_3 (31)  [1/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:30
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:28  %p_Val2_3 = load i32* %params_V_addr_3, align 4


 <State 9>: 2.90ns
ST_9: p_Val2_4 (32)  [1/1] 2.90ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:30
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:29  %p_Val2_4 = add i32 %p_Val2_2, %p_Val2_3

ST_9: tmp_phase_V (34)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:34
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:31  %tmp_phase_V = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_4, i32 8, i32 31)

ST_9: tmp_voice_V (35)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:36
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:32  %tmp_voice_V = zext i3 %currvoice_V to i4

ST_9: tmp11 (36)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:44
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:33  %tmp11 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i3.i4.i24(i1 false, i3 %currlayer_V, i4 %tmp_voice_V, i24 %tmp_phase_V)

ST_9: StgValue_41 (37)  [2/2] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:44
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:34  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %outval_V, i32 %tmp11)


 <State 10>: 3.25ns
ST_10: StgValue_42 (3)  [1/1] 0.00ns
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outval_V), !map !68

ST_10: StgValue_43 (4)  [1/1] 0.00ns
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %params_V), !map !78

ST_10: StgValue_44 (5)  [1/1] 0.00ns
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @phasegen_str) nounwind

ST_10: StgValue_45 (6)  [1/1] 0.00ns
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:3  call void (...)* @_ssdm_op_SpecMemCore([1024 x i32]* %params_V, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_10: StgValue_46 (7)  [1/1] 0.00ns
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:4  call void (...)* @_ssdm_op_SpecInterface([1024 x i32]* %params_V, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_10: StgValue_47 (8)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:17
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_10: StgValue_48 (9)  [1/1] 0.00ns
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:6  call void (...)* @_ssdm_op_SpecInterface(i32* %outval_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_10: StgValue_49 (33)  [1/1] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:31
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:30  store i32 %p_Val2_4, i32* %params_V_addr_3, align 4

ST_10: StgValue_50 (37)  [1/2] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:44
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:34  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %outval_V, i32 %tmp11)

ST_10: StgValue_51 (38)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:45
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:35  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ outval_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ params_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
params_V_addr   (getelementptr ) [ 00111000000]
p_Val2_s        (load          ) [ 00000000000]
currvoice_V     (partselect    ) [ 00011111110]
params_V_addr_1 (getelementptr ) [ 00011100000]
p_Val2_1        (load          ) [ 00000000000]
currlayer_V     (partselect    ) [ 00001111110]
tmp_1           (bitconcatenate) [ 00000000000]
r_V             (add           ) [ 00001000000]
tmp_3_cast      (zext          ) [ 00000000000]
StgValue_22     (store         ) [ 00000000000]
tmp_5           (bitconcatenate) [ 00000000000]
r_V_1           (add           ) [ 00000100000]
tmp_7_cast      (zext          ) [ 00000000000]
StgValue_26     (store         ) [ 00000000000]
tmp_s           (bitconcatenate) [ 00000000000]
tmp_cast        (zext          ) [ 00000000000]
params_V_addr_2 (getelementptr ) [ 00000001000]
tmp_2           (bitconcatenate) [ 00000000000]
idx             (zext          ) [ 00000000000]
p_Val2_2        (load          ) [ 00000000110]
params_V_addr_3 (getelementptr ) [ 00000000111]
p_Val2_3        (load          ) [ 00000000010]
p_Val2_4        (add           ) [ 00000000001]
tmp_phase_V     (partselect    ) [ 00000000000]
tmp_voice_V     (zext          ) [ 00000000000]
tmp11           (bitconcatenate) [ 00000000001]
StgValue_42     (specbitsmap   ) [ 00000000000]
StgValue_43     (specbitsmap   ) [ 00000000000]
StgValue_44     (spectopmodule ) [ 00000000000]
StgValue_45     (specmemcore   ) [ 00000000000]
StgValue_46     (specinterface ) [ 00000000000]
StgValue_47     (specinterface ) [ 00000000000]
StgValue_48     (specinterface ) [ 00000000000]
StgValue_49     (store         ) [ 00000000000]
StgValue_50     (write         ) [ 00000000000]
StgValue_51     (ret           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outval_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outval_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="params_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i3.i20"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i3.i4.i24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="phasegen_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="grp_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/9 "/>
</bind>
</comp>

<comp id="73" class="1004" name="params_V_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="9" slack="0"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="params_V_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_Val2_s/1 p_Val2_1/2 StgValue_22/4 StgValue_26/5 p_Val2_2/6 p_Val2_3/7 StgValue_49/10 "/>
</bind>
</comp>

<comp id="86" class="1004" name="params_V_addr_1_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="9" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="params_V_addr_1/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="params_V_addr_2_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="7" slack="0"/>
<pin id="99" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="params_V_addr_2/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="params_V_addr_3_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="6" slack="0"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="params_V_addr_3/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="0" index="3" bw="6" slack="0"/>
<pin id="116" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currvoice_V/2 currlayer_V/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="23" slack="0"/>
<pin id="123" dir="0" index="1" bw="3" slack="1"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="r_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="23" slack="0"/>
<pin id="130" dir="0" index="1" bw="22" slack="0"/>
<pin id="131" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_3_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="23" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_5_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="23" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="1"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="r_V_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="23" slack="0"/>
<pin id="147" dir="0" index="1" bw="22" slack="0"/>
<pin id="148" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_7_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="23" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_s_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="3" slack="3"/>
<pin id="159" dir="0" index="3" bw="3" slack="4"/>
<pin id="160" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="4"/>
<pin id="171" dir="0" index="2" bw="3" slack="5"/>
<pin id="172" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="idx_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_Val2_4_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2"/>
<pin id="181" dir="0" index="1" bw="32" slack="1"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/9 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_phase_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="24" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="0" index="3" bw="6" slack="0"/>
<pin id="188" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_phase_V/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_voice_V_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="7"/>
<pin id="195" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_voice_V/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp11_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="6"/>
<pin id="200" dir="0" index="3" bw="3" slack="0"/>
<pin id="201" dir="0" index="4" bw="24" slack="0"/>
<pin id="202" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp11/9 "/>
</bind>
</comp>

<comp id="208" class="1005" name="params_V_addr_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="1"/>
<pin id="210" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="params_V_addr "/>
</bind>
</comp>

<comp id="213" class="1005" name="currvoice_V_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="1"/>
<pin id="215" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="currvoice_V "/>
</bind>
</comp>

<comp id="221" class="1005" name="params_V_addr_1_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="1"/>
<pin id="223" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="params_V_addr_1 "/>
</bind>
</comp>

<comp id="226" class="1005" name="currlayer_V_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="1"/>
<pin id="228" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="currlayer_V "/>
</bind>
</comp>

<comp id="234" class="1005" name="r_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="23" slack="1"/>
<pin id="236" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="239" class="1005" name="r_V_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="23" slack="1"/>
<pin id="241" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="params_V_addr_2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="1"/>
<pin id="246" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="params_V_addr_2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="p_Val2_2_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="2"/>
<pin id="251" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="params_V_addr_3_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="1"/>
<pin id="256" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="params_V_addr_3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="p_Val2_3_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="p_Val2_4_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp11_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="94"><net_src comp="86" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="95" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="81" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="134" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="151" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="155" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="168" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="193" pin="1"/><net_sink comp="196" pin=3"/></net>

<net id="206"><net_src comp="183" pin="4"/><net_sink comp="196" pin=4"/></net>

<net id="207"><net_src comp="196" pin="5"/><net_sink comp="66" pin=2"/></net>

<net id="211"><net_src comp="73" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="216"><net_src comp="111" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="155" pin=3"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="224"><net_src comp="86" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="229"><net_src comp="111" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="237"><net_src comp="128" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="242"><net_src comp="145" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="247"><net_src comp="95" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="252"><net_src comp="81" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="257"><net_src comp="103" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="262"><net_src comp="81" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="267"><net_src comp="179" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="272"><net_src comp="196" pin="5"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="66" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outval_V | {10 }
	Port: params_V | {4 5 10 }
 - Input state : 
	Port: phasegen : params_V | {1 2 3 6 7 8 }
  - Chain level:
	State 1
		p_Val2_s : 1
	State 2
		currvoice_V : 1
		p_Val2_1 : 1
	State 3
		currlayer_V : 1
		r_V : 1
	State 4
		StgValue_22 : 1
		r_V_1 : 1
	State 5
		StgValue_26 : 1
	State 6
		tmp_cast : 1
		params_V_addr_2 : 2
		p_Val2_2 : 3
	State 7
		idx : 1
		params_V_addr_3 : 2
		p_Val2_3 : 3
	State 8
	State 9
		tmp_phase_V : 1
		tmp11 : 2
		StgValue_41 : 3
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |     r_V_fu_128     |    74   |    28   |
|    add   |    r_V_1_fu_145    |    74   |    28   |
|          |   p_Val2_4_fu_179  |   101   |    37   |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_66  |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|     grp_fu_111     |    0    |    0    |
|          | tmp_phase_V_fu_183 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_1_fu_121    |    0    |    0    |
|          |    tmp_5_fu_138    |    0    |    0    |
|bitconcatenate|    tmp_s_fu_155    |    0    |    0    |
|          |    tmp_2_fu_168    |    0    |    0    |
|          |    tmp11_fu_196    |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  tmp_3_cast_fu_134 |    0    |    0    |
|          |  tmp_7_cast_fu_151 |    0    |    0    |
|   zext   |   tmp_cast_fu_163  |    0    |    0    |
|          |     idx_fu_174     |    0    |    0    |
|          | tmp_voice_V_fu_193 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |   249   |    93   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  currlayer_V_reg_226  |    3   |
|  currvoice_V_reg_213  |    3   |
|    p_Val2_2_reg_249   |   32   |
|    p_Val2_3_reg_259   |   32   |
|    p_Val2_4_reg_264   |   32   |
|params_V_addr_1_reg_221|   10   |
|params_V_addr_2_reg_244|   10   |
|params_V_addr_3_reg_254|   10   |
| params_V_addr_reg_208 |   10   |
|     r_V_1_reg_239     |   23   |
|      r_V_reg_234      |   23   |
|     tmp11_reg_269     |   32   |
+-----------------------+--------+
|         Total         |   220  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_66 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_81 |  p0  |   8  |  10  |   80   ||    45   |
| grp_access_fu_81 |  p1  |   3  |  32  |   96   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   240  ||   5.84  ||    69   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   249  |   93   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   69   |
|  Register |    -   |   220  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   469  |   162  |
+-----------+--------+--------+--------+
