Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 13 01:42:39 2020
| Host         : DESKTOP-N9UHTE5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_128_timing_summary_routed.rpt -pb top_128_timing_summary_routed.pb -rpx top_128_timing_summary_routed.rpx -warn_on_violation
| Design       : top_128
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: dac_instance/inst/inst/Clk_reg/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: dacout/u_i2c_drive/dri_clk_reg/Q (HIGH)

 There are 3840 register/latch pins with no clock driven by root clock pin: fir_instance/clk_ADC_o_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uart_blue/clk_div_baud/Clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uart_blue/clk_div_baud/flag_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: uart_top/clk_div_baud/Clk_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart_top/clk_div_baud/Is_Odd_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: uart_top/clk_div_baud/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7879 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.740     -250.751                     28                 3950        0.071        0.000                      0                 3950        0.483        0.000                       0                  1727  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
HDMI/clk_10/inst/clk_in1                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                    {0.000 6.596}        13.193          75.798          
    CLKFBIN                             {0.000 6.596}        13.193          75.798          
    HDMI/Mini_HDMI_Driver/U0/SerialClk  {0.000 1.319}        2.639           378.992         
    PixelClkIO                          {0.000 6.596}        13.193          75.798          
    SerialClkIO                         {0.000 1.319}        2.639           378.992         
  clkfbout_clk_wiz_0                    {0.000 25.000}       50.000          20.000          
dacout/instance_name/inst/clk_in1       {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1                    {0.000 5.000}        10.000          100.000         
sys_clk_pin                             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HDMI/clk_10/inst/clk_in1                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                     4.360        0.000                      0                 2545        0.071        0.000                      0                 2545        3.596        0.000                       0                  1046  
    CLKFBIN                                                                                                                                                                         11.944        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                      11.038        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                      0.483        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                                47.845        0.000                       0                     3  
dacout/instance_name/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                    17.274        0.000                      0                   11        0.213        0.000                      0                   11        9.500        0.000                       0                    13  
  clkfbout_clk_wiz_1                                                                                                                                                                 7.845        0.000                       0                     3  
sys_clk_pin                              2.164        0.000                      0                 1324        0.192        0.000                      0                 1324        4.500        0.000                       0                   638  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0      -13.740     -221.526                     20                   20        0.490        0.000                      0                   20  
clk_out1_clk_wiz_0  PixelClkIO                7.695        0.000                      0                   38        0.153        0.000                      0                   38  
clk_out1_clk_wiz_0  sys_clk_pin              -4.381      -29.226                      8                    8        0.676        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       11.235        0.000                      0                    4        0.542        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HDMI/clk_10/inst/clk_in1
  To Clock:  HDMI/clk_10/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HDMI/clk_10/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HDMI/clk_10/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 HDMI/max_display/a2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[14]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 1.418ns (16.809%)  route 7.018ns (83.191%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 14.689 - 13.193 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.611     1.611    HDMI/max_display/clk_out1
    SLICE_X6Y26          FDRE                                         r  HDMI/max_display/a2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     2.129 r  HDMI/max_display/a2_reg[0]/Q
                         net (fo=8, routed)           2.913     5.042    HDMI/max_display/osd_display_1/timing_gen_xy_m0/a2_reg[1][0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I4_O)        0.124     5.166 r  HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_12__1/O
                         net (fo=1, routed)           0.000     5.166    HDMI/max_display/osd_display_0/timing_gen_xy_m0/o_q2[0]
    SLICE_X8Y75          MUXF7 (Prop_muxf7_I0_O)      0.241     5.407 r  HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_6/O
                         net (fo=1, routed)           0.000     5.407    HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_6_n_0
    SLICE_X8Y75          MUXF8 (Prop_muxf8_I0_O)      0.098     5.505 r  HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_3__2/O
                         net (fo=1, routed)           1.219     6.724    HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_3__2_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.319     7.043 r  HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_2__2/O
                         net (fo=3, routed)           0.974     8.017    HDMI/max_display/osd_display_0/timing_gen_xy_m0/v_data
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.118     8.135 r  HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[14]_srl2_i_1__0/O
                         net (fo=1, routed)           1.913    10.047    HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d1_reg[14]_1
    SLICE_X2Y23          SRL16E                                       r  HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[14]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.496    14.689    HDMI/max_display/osd_display_1/timing_gen_xy_m0/clk_out1
    SLICE_X2Y23          SRL16E                                       r  HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[14]_srl2/CLK
                         clock pessimism              0.080    14.769    
                         clock uncertainty           -0.116    14.653    
    SLICE_X2Y23          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.246    14.407    HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[14]_srl2
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 HDMI/max_display/a2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.416ns  (logic 1.424ns (16.920%)  route 6.992ns (83.080%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 14.689 - 13.193 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.611     1.611    HDMI/max_display/clk_out1
    SLICE_X6Y26          FDRE                                         r  HDMI/max_display/a2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     2.129 r  HDMI/max_display/a2_reg[0]/Q
                         net (fo=8, routed)           2.913     5.042    HDMI/max_display/osd_display_1/timing_gen_xy_m0/a2_reg[1][0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I4_O)        0.124     5.166 f  HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_12__1/O
                         net (fo=1, routed)           0.000     5.166    HDMI/max_display/osd_display_0/timing_gen_xy_m0/o_q2[0]
    SLICE_X8Y75          MUXF7 (Prop_muxf7_I0_O)      0.241     5.407 f  HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_6/O
                         net (fo=1, routed)           0.000     5.407    HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_6_n_0
    SLICE_X8Y75          MUXF8 (Prop_muxf8_I0_O)      0.098     5.505 f  HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_3__2/O
                         net (fo=1, routed)           1.219     6.724    HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_3__2_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.319     7.043 f  HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_2__2/O
                         net (fo=3, routed)           0.978     8.021    HDMI/max_display/osd_display_0/timing_gen_xy_m0/v_data
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.124     8.145 r  HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_1/O
                         net (fo=1, routed)           1.883    10.027    HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d1_reg[23]_1
    SLICE_X2Y23          SRL16E                                       r  HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.496    14.689    HDMI/max_display/osd_display_1/timing_gen_xy_m0/clk_out1
    SLICE_X2Y23          SRL16E                                       r  HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
                         clock pessimism              0.080    14.769    
                         clock uncertainty           -0.116    14.653    
    SLICE_X2Y23          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    14.601    HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 HDMI/max_display/a2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 1.424ns (17.530%)  route 6.699ns (82.470%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 14.689 - 13.193 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.611     1.611    HDMI/max_display/clk_out1
    SLICE_X6Y26          FDRE                                         r  HDMI/max_display/a2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     2.129 r  HDMI/max_display/a2_reg[0]/Q
                         net (fo=8, routed)           2.913     5.042    HDMI/max_display/osd_display_1/timing_gen_xy_m0/a2_reg[1][0]
    SLICE_X8Y75          LUT6 (Prop_lut6_I4_O)        0.124     5.166 r  HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_12__1/O
                         net (fo=1, routed)           0.000     5.166    HDMI/max_display/osd_display_0/timing_gen_xy_m0/o_q2[0]
    SLICE_X8Y75          MUXF7 (Prop_muxf7_I0_O)      0.241     5.407 r  HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_6/O
                         net (fo=1, routed)           0.000     5.407    HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_6_n_0
    SLICE_X8Y75          MUXF8 (Prop_muxf8_I0_O)      0.098     5.505 r  HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_3__2/O
                         net (fo=1, routed)           1.219     6.724    HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_3__2_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.319     7.043 r  HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_2__2/O
                         net (fo=3, routed)           0.974     8.017    HDMI/max_display/osd_display_0/timing_gen_xy_m0/v_data
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.124     8.141 r  HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2_i_1/O
                         net (fo=1, routed)           1.594     9.735    HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d1_reg[22]_1
    SLICE_X2Y23          SRL16E                                       r  HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.496    14.689    HDMI/max_display/osd_display_1/timing_gen_xy_m0/clk_out1
    SLICE_X2Y23          SRL16E                                       r  HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
                         clock pessimism              0.080    14.769    
                         clock uncertainty           -0.116    14.653    
    SLICE_X2Y23          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    14.606    HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[22]_srl2
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/flg_trigger_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 1.146ns (15.369%)  route 6.311ns (84.631%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 14.694 - 13.193 ) 
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.540     1.540    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y67         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518     2.058 f  HDMI/Driver_ADC_0/adc_data_i_reg[4]/Q
                         net (fo=8, routed)           4.482     6.540    HDMI/Driver_ADC_0/adc_data_i[4]
    SLICE_X10Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  HDMI/Driver_ADC_0/flg_trigger[0]_i_8/O
                         net (fo=1, routed)           0.000     6.664    HDMI/Driver_ADC_0/flg_trigger[0]_i_8_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.044 r  HDMI/Driver_ADC_0/flg_trigger_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           1.349     8.393    HDMI/Driver_ADC_0/flg_trigger2
    SLICE_X6Y96          LUT4 (Prop_lut4_I0_O)        0.124     8.517 r  HDMI/Driver_ADC_0/flg_trigger[0]_i_1/O
                         net (fo=1, routed)           0.480     8.997    HDMI/Driver_ADC_0/flg_trigger[0]_i_1_n_0
    SLICE_X5Y99          FDCE                                         r  HDMI/Driver_ADC_0/flg_trigger_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.501    14.694    HDMI/Driver_ADC_0/clk_out1
    SLICE_X5Y99          FDCE                                         r  HDMI/Driver_ADC_0/flg_trigger_reg[0]/C
                         clock pessimism              0.078    14.772    
                         clock uncertainty           -0.116    14.656    
    SLICE_X5Y99          FDCE (Setup_fdce_C_D)       -0.067    14.589    HDMI/Driver_ADC_0/flg_trigger_reg[0]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 HDMI/max_display/rom_t01/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 2.018ns (29.569%)  route 4.807ns (70.431%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 14.634 - 13.193 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.598     1.598    HDMI/max_display/rom_t01/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y6          RAMB18E1                                     r  HDMI/max_display/rom_t01/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     2.480 r  HDMI/max_display/rom_t01/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.928     4.408    HDMI/max_display/osd_display_dot/timing_gen_xy_m0/bbstub_douta[7]_1[0]
    SLICE_X8Y15          LUT6 (Prop_lut6_I3_O)        0.124     4.532 r  HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_34/O
                         net (fo=1, routed)           0.000     4.532    HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_34_n_0
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I0_O)      0.209     4.741 r  HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_19/O
                         net (fo=1, routed)           1.317     6.058    HDMI/max_display/osd_display_2/timing_gen_xy_m0/a0_reg[2]_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I5_O)        0.297     6.355 r  HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_6__1/O
                         net (fo=1, routed)           0.000     6.355    HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_6__1_n_0
    SLICE_X8Y12          MUXF7 (Prop_muxf7_I0_O)      0.209     6.564 r  HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_3__4/O
                         net (fo=3, routed)           0.828     7.391    HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_3__4_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.297     7.688 r  HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[22]_srl2_i_1__1/O
                         net (fo=1, routed)           0.734     8.423    HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d1_reg[22]_1
    SLICE_X8Y7           SRL16E                                       r  HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.441    14.634    HDMI/max_display/osd_display_dot/timing_gen_xy_m0/clk_out1
    SLICE_X8Y7           SRL16E                                       r  HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
                         clock pessimism              0.008    14.642    
                         clock uncertainty           -0.116    14.526    
    SLICE_X8Y7           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    14.479    HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[22]_srl2
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 HDMI/max_display/rom_t16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 2.033ns (29.836%)  route 4.781ns (70.164%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 14.698 - 13.193 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.591     1.591    HDMI/max_display/rom_t16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  HDMI/max_display/rom_t16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     2.473 f  HDMI/max_display/rom_t16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           1.756     4.229    HDMI/max_display/osd_display_2/timing_gen_xy_m0/bbstub_douta[7]_3[7]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     4.353 f  HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_29__0/O
                         net (fo=1, routed)           0.000     4.353    HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_29__0_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I1_O)      0.214     4.567 f  HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_13__0/O
                         net (fo=1, routed)           1.184     5.750    HDMI/max_display/osd_display_1/timing_gen_xy_m0/a1_reg[2]_5
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.297     6.047 f  HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_5__0/O
                         net (fo=1, routed)           0.000     6.047    HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_5__0_n_0
    SLICE_X9Y24          MUXF7 (Prop_muxf7_I1_O)      0.217     6.264 f  HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_2__3/O
                         net (fo=3, routed)           0.821     7.085    HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_2__3_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I1_O)        0.299     7.384 r  HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_1__0/O
                         net (fo=1, routed)           1.021     8.405    HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d1_reg[23]_17
    SLICE_X6Y14          SRL16E                                       r  HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.505    14.698    HDMI/max_display/osd_display_2/timing_gen_xy_m0/clk_out1
    SLICE_X6Y14          SRL16E                                       r  HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
                         clock pessimism              0.008    14.706    
                         clock uncertainty           -0.116    14.590    
    SLICE_X6Y14          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    14.538    HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 HDMI/max_display/rom_t16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 2.033ns (29.842%)  route 4.780ns (70.158%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 14.698 - 13.193 ) 
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.591     1.591    HDMI/max_display/rom_t16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  HDMI/max_display/rom_t16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     2.473 r  HDMI/max_display/rom_t16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           1.756     4.229    HDMI/max_display/osd_display_2/timing_gen_xy_m0/bbstub_douta[7]_3[7]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     4.353 r  HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_29__0/O
                         net (fo=1, routed)           0.000     4.353    HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_29__0_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I1_O)      0.214     4.567 r  HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_13__0/O
                         net (fo=1, routed)           1.184     5.750    HDMI/max_display/osd_display_1/timing_gen_xy_m0/a1_reg[2]_5
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.297     6.047 r  HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_5__0/O
                         net (fo=1, routed)           0.000     6.047    HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_5__0_n_0
    SLICE_X9Y24          MUXF7 (Prop_muxf7_I1_O)      0.217     6.264 r  HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_2__3/O
                         net (fo=3, routed)           0.819     7.083    HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_2__3_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I1_O)        0.299     7.382 r  HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[22]_srl2_i_1__0/O
                         net (fo=1, routed)           1.021     8.404    HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d1_reg[22]_1
    SLICE_X6Y14          SRL16E                                       r  HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.505    14.698    HDMI/max_display/osd_display_2/timing_gen_xy_m0/clk_out1
    SLICE_X6Y14          SRL16E                                       r  HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
                         clock pessimism              0.008    14.706    
                         clock uncertainty           -0.116    14.590    
    SLICE_X6Y14          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    14.543    HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[22]_srl2
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 HDMI/freq_display/rom_t13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[14]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 2.058ns (30.585%)  route 4.671ns (69.415%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 14.631 - 13.193 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.598     1.598    HDMI/freq_display/rom_t13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  HDMI/freq_display/rom_t13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     2.480 r  HDMI/freq_display/rom_t13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           1.715     4.194    HDMI/freq_display/osd_display_2/timing_gen_xy_m0/douta[7]
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.318 r  HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_28__2/O
                         net (fo=1, routed)           0.000     4.318    HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_28__2_n_0
    SLICE_X34Y30         MUXF7 (Prop_muxf7_I0_O)      0.238     4.556 r  HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_13__3/O
                         net (fo=1, routed)           1.182     5.738    HDMI/freq_display/osd_display_1/timing_gen_xy_m0/a1_reg[2]_5
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.298     6.036 r  HDMI/freq_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_5__3/O
                         net (fo=1, routed)           0.000     6.036    HDMI/freq_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_5__3_n_0
    SLICE_X33Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     6.253 r  HDMI/freq_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_2__7/O
                         net (fo=3, routed)           1.226     7.479    HDMI/freq_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_2__7_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I1_O)        0.299     7.778 r  HDMI/freq_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[14]_srl2_i_1__4/O
                         net (fo=1, routed)           0.548     8.327    HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d1_reg[14]_1
    SLICE_X30Y18         SRL16E                                       r  HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[14]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.438    14.631    HDMI/freq_display/osd_display_2/timing_gen_xy_m0/clk_out1
    SLICE_X30Y18         SRL16E                                       r  HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[14]_srl2/CLK
                         clock pessimism              0.080    14.711    
                         clock uncertainty           -0.116    14.595    
    SLICE_X30Y18         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    14.551    HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[14]_srl2
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 HDMI/freq_display/rom_t13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 2.058ns (30.671%)  route 4.652ns (69.329%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 14.631 - 13.193 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.598     1.598    HDMI/freq_display/rom_t13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  HDMI/freq_display/rom_t13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     2.480 f  HDMI/freq_display/rom_t13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           1.715     4.194    HDMI/freq_display/osd_display_2/timing_gen_xy_m0/douta[7]
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.318 f  HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_28__2/O
                         net (fo=1, routed)           0.000     4.318    HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_28__2_n_0
    SLICE_X34Y30         MUXF7 (Prop_muxf7_I0_O)      0.238     4.556 f  HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_13__3/O
                         net (fo=1, routed)           1.182     5.738    HDMI/freq_display/osd_display_1/timing_gen_xy_m0/a1_reg[2]_5
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.298     6.036 f  HDMI/freq_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_5__3/O
                         net (fo=1, routed)           0.000     6.036    HDMI/freq_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_5__3_n_0
    SLICE_X33Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     6.253 f  HDMI/freq_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_2__7/O
                         net (fo=3, routed)           1.235     7.489    HDMI/freq_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_2__7_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I1_O)        0.299     7.788 r  HDMI/freq_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_1__3/O
                         net (fo=1, routed)           0.520     8.308    HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d1_reg[23]_17
    SLICE_X30Y18         SRL16E                                       r  HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.438    14.631    HDMI/freq_display/osd_display_2/timing_gen_xy_m0/clk_out1
    SLICE_X30Y18         SRL16E                                       r  HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
                         clock pessimism              0.080    14.711    
                         clock uncertainty           -0.116    14.595    
    SLICE_X30Y18         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    14.543    HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 HDMI/max_display/rom_t01/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 2.018ns (30.429%)  route 4.614ns (69.571%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 14.634 - 13.193 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.598     1.598    HDMI/max_display/rom_t01/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y6          RAMB18E1                                     r  HDMI/max_display/rom_t01/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     2.480 f  HDMI/max_display/rom_t01/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.928     4.408    HDMI/max_display/osd_display_dot/timing_gen_xy_m0/bbstub_douta[7]_1[0]
    SLICE_X8Y15          LUT6 (Prop_lut6_I3_O)        0.124     4.532 f  HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_34/O
                         net (fo=1, routed)           0.000     4.532    HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_34_n_0
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I0_O)      0.209     4.741 f  HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_19/O
                         net (fo=1, routed)           1.317     6.058    HDMI/max_display/osd_display_2/timing_gen_xy_m0/a0_reg[2]_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I5_O)        0.297     6.355 f  HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_6__1/O
                         net (fo=1, routed)           0.000     6.355    HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_6__1_n_0
    SLICE_X8Y12          MUXF7 (Prop_muxf7_I0_O)      0.209     6.564 f  HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_3__4/O
                         net (fo=3, routed)           0.833     7.396    HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_3__4_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.297     7.693 r  HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_1__1/O
                         net (fo=1, routed)           0.537     8.230    HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d1_reg[23]_17
    SLICE_X8Y7           SRL16E                                       r  HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.441    14.634    HDMI/max_display/osd_display_dot/timing_gen_xy_m0/clk_out1
    SLICE_X8Y7           SRL16E                                       r  HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
                         clock pessimism              0.008    14.642    
                         clock uncertainty           -0.116    14.526    
    SLICE_X8Y7           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    14.474    HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  6.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 HDMI/osd_display_freq/osd_ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/osd_rom_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.627%)  route 0.168ns (54.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.552     0.552    HDMI/osd_display_freq/clk_out1
    SLICE_X24Y79         FDRE                                         r  HDMI/osd_display_freq/osd_ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y79         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  HDMI/osd_display_freq/osd_ram_addr_reg[5]/Q
                         net (fo=2, routed)           0.168     0.861    HDMI/osd_rom_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y15         RAMB36E1                                     r  HDMI/osd_rom_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.860     0.860    HDMI/osd_rom_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  HDMI/osd_rom_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.607    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.790    HDMI/osd_rom_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 HDMI/freq_display/osd_display_2/osd_ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/freq_display/rom_t02/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.353%)  route 0.192ns (57.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.562     0.562    HDMI/freq_display/osd_display_2/clk_out1
    SLICE_X33Y12         FDRE                                         r  HDMI/freq_display/osd_display_2/osd_ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  HDMI/freq_display/osd_display_2/osd_ram_addr_reg[3]/Q
                         net (fo=21, routed)          0.192     0.895    HDMI/freq_display/rom_t02/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y4          RAMB18E1                                     r  HDMI/freq_display/rom_t02/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.875     0.875    HDMI/freq_display/rom_t02/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  HDMI/freq_display/rom_t02/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.621    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.804    HDMI/freq_display/rom_t02/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 HDMI/freq_display/osd_display_2/osd_ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/freq_display/rom_t05/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.353%)  route 0.192ns (57.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.562     0.562    HDMI/freq_display/osd_display_2/clk_out1
    SLICE_X33Y12         FDRE                                         r  HDMI/freq_display/osd_display_2/osd_ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  HDMI/freq_display/osd_display_2/osd_ram_addr_reg[3]/Q
                         net (fo=21, routed)          0.192     0.895    HDMI/freq_display/rom_t05/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y5          RAMB18E1                                     r  HDMI/freq_display/rom_t05/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.875     0.875    HDMI/freq_display/rom_t05/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y5          RAMB18E1                                     r  HDMI/freq_display/rom_t05/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.621    
    RAMB18_X2Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.804    HDMI/freq_display/rom_t05/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 HDMI/osd_display_freq/timing_gen_xy_m0/vs_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/osd_display_title/pos_vs_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.422%)  route 0.269ns (65.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.557     0.557    HDMI/osd_display_freq/timing_gen_xy_m0/clk_out1
    SLICE_X15Y86         FDRE                                         r  HDMI/osd_display_freq/timing_gen_xy_m0/vs_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  HDMI/osd_display_freq/timing_gen_xy_m0/vs_d0_reg/Q
                         net (fo=16, routed)          0.269     0.966    HDMI/osd_display_title/vs_d0
    SLICE_X18Y81         FDRE                                         r  HDMI/osd_display_title/pos_vs_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.817     0.817    HDMI/osd_display_title/clk_out1
    SLICE_X18Y81         FDRE                                         r  HDMI/osd_display_title/pos_vs_d1_reg/C
                         clock pessimism             -0.005     0.812    
    SLICE_X18Y81         FDRE (Hold_fdre_C_D)         0.063     0.875    HDMI/osd_display_title/pos_vs_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/addr_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.227%)  route 0.193ns (57.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.561     0.561    HDMI/Driver_ADC_0/clk_out1
    SLICE_X9Y94          FDRE                                         r  HDMI/Driver_ADC_0/addr_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  HDMI/Driver_ADC_0/addr_wr_reg[0]/Q
                         net (fo=7, routed)           0.193     0.895    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y18         RAMB36E1                                     r  HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.872     0.872    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.619    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.802    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 HDMI/max_display/osd_display_1/osd_ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/max_display/rom_t19/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.343%)  route 0.175ns (51.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.551     0.551    HDMI/max_display/osd_display_1/clk_out1
    SLICE_X8Y23          FDRE                                         r  HDMI/max_display/osd_display_1/osd_ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     0.715 r  HDMI/max_display/osd_display_1/osd_ram_addr_reg[4]/Q
                         net (fo=21, routed)          0.175     0.890    HDMI/max_display/rom_t19/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y9          RAMB18E1                                     r  HDMI/max_display/rom_t19/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.862     0.862    HDMI/max_display/rom_t19/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y9          RAMB18E1                                     r  HDMI/max_display/rom_t19/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.609    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.792    HDMI/max_display/rom_t19/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 HDMI/freq_display/osd_display_1/osd_ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/freq_display/rom_t18/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.157%)  route 0.202ns (58.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.552     0.552    HDMI/freq_display/osd_display_1/clk_out1
    SLICE_X24Y26         FDRE                                         r  HDMI/freq_display/osd_display_1/osd_ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  HDMI/freq_display/osd_display_1/osd_ram_addr_reg[10]/Q
                         net (fo=21, routed)          0.202     0.894    HDMI/freq_display/rom_t18/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y10         RAMB18E1                                     r  HDMI/freq_display/rom_t18/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.864     0.864    HDMI/freq_display/rom_t18/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  HDMI/freq_display/rom_t18/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.610    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.793    HDMI/freq_display/rom_t18/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/addr_wr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.585%)  route 0.206ns (59.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.561     0.561    HDMI/Driver_ADC_0/clk_out1
    SLICE_X9Y96          FDRE                                         r  HDMI/Driver_ADC_0/addr_wr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  HDMI/Driver_ADC_0/addr_wr_reg[10]/Q
                         net (fo=8, routed)           0.206     0.908    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y19         RAMB36E1                                     r  HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.873     0.873    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.620    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.803    HDMI/Driver_ADC_0/Ram_Wave/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 HDMI/osd_display_max/osd_ram_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/osd_display_max/osd_ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.355ns (74.232%)  route 0.123ns (25.768%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.591     0.591    HDMI/osd_display_max/clk_out1
    SLICE_X5Y49          FDRE                                         r  HDMI/osd_display_max/osd_ram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  HDMI/osd_display_max/osd_ram_addr_reg[11]/Q
                         net (fo=2, routed)           0.123     0.854    HDMI/osd_display_max/osd_ram_addr[8]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.014 r  HDMI/osd_display_max/osd_ram_addr_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.015    HDMI/osd_display_max/osd_ram_addr_reg[8]_i_1__1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.069 r  HDMI/osd_display_max/osd_ram_addr_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.069    HDMI/osd_display_max/osd_ram_addr_reg[12]_i_1__1_n_7
    SLICE_X5Y50          FDRE                                         r  HDMI/osd_display_max/osd_ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.859     0.858    HDMI/osd_display_max/clk_out1
    SLICE_X5Y50          FDRE                                         r  HDMI/osd_display_max/osd_ram_addr_reg[12]/C
                         clock pessimism              0.000     0.858    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     0.963    HDMI/osd_display_max/osd_ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 HDMI/max_display/osd_display_1/osd_ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/max_display/rom_t19/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.519%)  route 0.181ns (52.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.553     0.553    HDMI/max_display/osd_display_1/clk_out1
    SLICE_X8Y22          FDRE                                         r  HDMI/max_display/osd_display_1/osd_ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     0.717 r  HDMI/max_display/osd_display_1/osd_ram_addr_reg[3]/Q
                         net (fo=21, routed)          0.181     0.898    HDMI/max_display/rom_t19/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y9          RAMB18E1                                     r  HDMI/max_display/rom_t19/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.862     0.862    HDMI/max_display/rom_t19/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y9          RAMB18E1                                     r  HDMI/max_display/rom_t19/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.609    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.792    HDMI/max_display/rom_t19/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.596 }
Period(ns):         13.193
Sources:            { HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.193      10.617     RAMB18_X1Y13     HDMI/freq_display/rom_t13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.193      10.617     RAMB18_X1Y13     HDMI/freq_display/rom_t13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.193      10.617     RAMB18_X0Y9      HDMI/max_display/rom_t19/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.193      10.617     RAMB18_X0Y9      HDMI/max_display/rom_t19/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.193      10.617     RAMB18_X2Y13     HDMI/freq_display/rom_t14/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.193      10.617     RAMB18_X2Y13     HDMI/freq_display/rom_t14/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.193      10.617     RAMB18_X0Y30     HDMI/max_display/rom_t20/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.193      10.617     RAMB18_X0Y30     HDMI/max_display/rom_t20/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.193      10.617     RAMB18_X2Y12     HDMI/freq_display/rom_t15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.193      10.617     RAMB18_X2Y12     HDMI/freq_display/rom_t15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.193      86.807     MMCME2_ADV_X0Y1  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.193      200.167    MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.596       3.596      MMCME2_ADV_X0Y1  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.596       3.596      MMCME2_ADV_X0Y1  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X2Y61      HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[14]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X2Y61      HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X2Y61      HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X14Y87     HDMI/osd_display_freq/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X14Y87     HDMI/osd_display_freq/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X12Y8      HDMI/freq_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[14]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X12Y8      HDMI/freq_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X12Y8      HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[14]_srl2/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.596       3.596      MMCME2_ADV_X0Y1  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.596       3.596      MMCME2_ADV_X0Y1  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X2Y61      HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[14]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X2Y61      HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X2Y61      HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X6Y83      HDMI/osd_display_freq/timing_gen_xy_m0/i_data_d0_reg[14]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X6Y83      HDMI/osd_display_freq/timing_gen_xy_m0/i_data_d0_reg[14]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X14Y87     HDMI/osd_display_freq/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X14Y87     HDMI/osd_display_freq/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.596       5.616      SLICE_X2Y23      HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d0_reg[14]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.944ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.596 }
Period(ns):         13.193
Sources:            { HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.193      11.944     MMCME2_ADV_X0Y1  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.193      11.944     MMCME2_ADV_X0Y1  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.193      86.807     MMCME2_ADV_X0Y1  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.193      200.167    MMCME2_ADV_X0Y1  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.596 }
Period(ns):         13.193
Sources:            { HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.193      11.038     BUFGCTRL_X0Y16   HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y26     HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y25     HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y32     HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y31     HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y30     HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y29     HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y28     HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.193      11.526     OLOGIC_X1Y27     HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.193      11.944     MMCME2_ADV_X0Y1  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.193      200.167    MMCME2_ADV_X0Y1  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.319 }
Period(ns):         2.639
Sources:            { HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.639       0.483      BUFGCTRL_X0Y17   HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y26     HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y25     HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y32     HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y31     HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y30     HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y29     HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y28     HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.639       0.972      OLOGIC_X1Y27     HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.639       1.390      MMCME2_ADV_X0Y1  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.639       210.721    MMCME2_ADV_X0Y1  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { HDMI/clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    HDMI/clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  HDMI/clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dacout/instance_name/inst/clk_in1
  To Clock:  dacout/instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dacout/instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dacout/instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dacout/instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  dacout/instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dacout/instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dacout/instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dacout/instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dacout/instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       17.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.274ns  (required time - arrival time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.934ns (34.864%)  route 1.745ns (65.136%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 21.432 - 20.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.571     1.571    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.550     1.550    dacout/u_i2c_drive/CLK
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  dacout/u_i2c_drive/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.861     2.867    dacout/u_i2c_drive/clk_cnt[1]
    SLICE_X19Y99         LUT3 (Prop_lut3_I0_O)        0.152     3.019 r  dacout/u_i2c_drive/clk_cnt[7]_i_2/O
                         net (fo=2, routed)           0.884     3.903    dacout/u_i2c_drive/clk_cnt[7]_i_2_n_0
    SLICE_X18Y99         LUT5 (Prop_lut5_I1_O)        0.326     4.229 r  dacout/u_i2c_drive/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     4.229    dacout/u_i2c_drive/clk_cnt_1[6]
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.453    21.453    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    18.331 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    19.909    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.432    21.432    dacout/u_i2c_drive/CLK
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[6]/C
                         clock pessimism              0.078    21.510    
                         clock uncertainty           -0.084    21.426    
    SLICE_X18Y99         FDCE (Setup_fdce_C_D)        0.077    21.503    dacout/u_i2c_drive/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.503    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                 17.274    

Slack (MET) :             17.288ns  (required time - arrival time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.934ns (34.995%)  route 1.735ns (65.005%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 21.432 - 20.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.571     1.571    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.550     1.550    dacout/u_i2c_drive/CLK
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  dacout/u_i2c_drive/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.861     2.867    dacout/u_i2c_drive/clk_cnt[1]
    SLICE_X19Y99         LUT3 (Prop_lut3_I0_O)        0.152     3.019 r  dacout/u_i2c_drive/clk_cnt[7]_i_2/O
                         net (fo=2, routed)           0.874     3.893    dacout/u_i2c_drive/clk_cnt[7]_i_2_n_0
    SLICE_X18Y99         LUT6 (Prop_lut6_I3_O)        0.326     4.219 r  dacout/u_i2c_drive/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     4.219    dacout/u_i2c_drive/clk_cnt_1[7]
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.453    21.453    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    18.331 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    19.909    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.432    21.432    dacout/u_i2c_drive/CLK
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[7]/C
                         clock pessimism              0.078    21.510    
                         clock uncertainty           -0.084    21.426    
    SLICE_X18Y99         FDCE (Setup_fdce_C_D)        0.081    21.507    dacout/u_i2c_drive/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.507    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                 17.288    

Slack (MET) :             17.698ns  (required time - arrival time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.898ns (40.585%)  route 1.315ns (59.415%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.571     1.571    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.549     1.549    dacout/u_i2c_drive/CLK
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDCE (Prop_fdce_C_Q)         0.478     2.027 r  dacout/u_i2c_drive/clk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.707     2.734    dacout/u_i2c_drive/clk_cnt[9]
    SLICE_X18Y99         LUT6 (Prop_lut6_I1_O)        0.296     3.030 r  dacout/u_i2c_drive/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.608     3.638    dacout/u_i2c_drive/clk_cnt[4]_i_2_n_0
    SLICE_X20Y99         LUT6 (Prop_lut6_I4_O)        0.124     3.762 r  dacout/u_i2c_drive/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.762    dacout/u_i2c_drive/clk_cnt_1[3]
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.453    21.453    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    18.331 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    19.909    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.433    21.433    dacout/u_i2c_drive/CLK
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[3]/C
                         clock pessimism              0.078    21.511    
                         clock uncertainty           -0.084    21.427    
    SLICE_X20Y99         FDCE (Setup_fdce_C_D)        0.032    21.459    dacout/u_i2c_drive/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.459    
                         arrival time                          -3.762    
  -------------------------------------------------------------------
                         slack                                 17.698    

Slack (MET) :             17.809ns  (required time - arrival time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/dri_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.898ns (42.427%)  route 1.219ns (57.573%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 21.432 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.571     1.571    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.549     1.549    dacout/u_i2c_drive/CLK
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDCE (Prop_fdce_C_Q)         0.478     2.027 r  dacout/u_i2c_drive/clk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.707     2.734    dacout/u_i2c_drive/clk_cnt[9]
    SLICE_X18Y99         LUT6 (Prop_lut6_I1_O)        0.296     3.030 r  dacout/u_i2c_drive/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.512     3.542    dacout/u_i2c_drive/clk_cnt[4]_i_2_n_0
    SLICE_X19Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.666 r  dacout/u_i2c_drive/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     3.666    dacout/u_i2c_drive/dri_clk_i_1_n_0
    SLICE_X19Y99         FDPE                                         r  dacout/u_i2c_drive/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.453    21.453    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    18.331 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    19.909    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.432    21.432    dacout/u_i2c_drive/CLK
    SLICE_X19Y99         FDPE                                         r  dacout/u_i2c_drive/dri_clk_reg/C
                         clock pessimism              0.095    21.527    
                         clock uncertainty           -0.084    21.443    
    SLICE_X19Y99         FDPE (Setup_fdpe_C_D)        0.031    21.474    dacout/u_i2c_drive/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         21.474    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                 17.809    

Slack (MET) :             17.859ns  (required time - arrival time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.704ns (33.299%)  route 1.410ns (66.701%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 21.432 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.571     1.571    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.549     1.549    dacout/u_i2c_drive/CLK
    SLICE_X19Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDCE (Prop_fdce_C_Q)         0.456     2.005 f  dacout/u_i2c_drive/clk_cnt_reg[2]/Q
                         net (fo=8, routed)           0.893     2.898    dacout/u_i2c_drive/clk_cnt[2]
    SLICE_X19Y99         LUT6 (Prop_lut6_I4_O)        0.124     3.022 r  dacout/u_i2c_drive/clk_cnt[9]_i_2/O
                         net (fo=2, routed)           0.517     3.539    dacout/u_i2c_drive/clk_cnt[9]_i_2_n_0
    SLICE_X18Y99         LUT4 (Prop_lut4_I1_O)        0.124     3.663 r  dacout/u_i2c_drive/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     3.663    dacout/u_i2c_drive/clk_cnt_1[8]
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.453    21.453    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    18.331 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    19.909    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.432    21.432    dacout/u_i2c_drive/CLK
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[8]/C
                         clock pessimism              0.095    21.527    
                         clock uncertainty           -0.084    21.443    
    SLICE_X18Y99         FDCE (Setup_fdce_C_D)        0.079    21.522    dacout/u_i2c_drive/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.522    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 17.859    

Slack (MET) :             17.869ns  (required time - arrival time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.733ns (34.202%)  route 1.410ns (65.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 21.432 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.571     1.571    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.549     1.549    dacout/u_i2c_drive/CLK
    SLICE_X19Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDCE (Prop_fdce_C_Q)         0.456     2.005 f  dacout/u_i2c_drive/clk_cnt_reg[2]/Q
                         net (fo=8, routed)           0.893     2.898    dacout/u_i2c_drive/clk_cnt[2]
    SLICE_X19Y99         LUT6 (Prop_lut6_I4_O)        0.124     3.022 r  dacout/u_i2c_drive/clk_cnt[9]_i_2/O
                         net (fo=2, routed)           0.517     3.539    dacout/u_i2c_drive/clk_cnt[9]_i_2_n_0
    SLICE_X18Y99         LUT5 (Prop_lut5_I2_O)        0.153     3.692 r  dacout/u_i2c_drive/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     3.692    dacout/u_i2c_drive/clk_cnt_1[9]
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.453    21.453    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    18.331 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    19.909    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.432    21.432    dacout/u_i2c_drive/CLK
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[9]/C
                         clock pessimism              0.095    21.527    
                         clock uncertainty           -0.084    21.443    
    SLICE_X18Y99         FDCE (Setup_fdce_C_D)        0.118    21.561    dacout/u_i2c_drive/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.561    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 17.869    

Slack (MET) :             17.966ns  (required time - arrival time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.898ns (46.264%)  route 1.043ns (53.736%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.571     1.571    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.549     1.549    dacout/u_i2c_drive/CLK
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDCE (Prop_fdce_C_Q)         0.478     2.027 r  dacout/u_i2c_drive/clk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.707     2.734    dacout/u_i2c_drive/clk_cnt[9]
    SLICE_X18Y99         LUT6 (Prop_lut6_I1_O)        0.296     3.030 r  dacout/u_i2c_drive/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.337     3.366    dacout/u_i2c_drive/clk_cnt[4]_i_2_n_0
    SLICE_X20Y99         LUT6 (Prop_lut6_I4_O)        0.124     3.490 r  dacout/u_i2c_drive/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.490    dacout/u_i2c_drive/clk_cnt_1[4]
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.453    21.453    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    18.331 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    19.909    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.433    21.433    dacout/u_i2c_drive/CLK
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[4]/C
                         clock pessimism              0.078    21.511    
                         clock uncertainty           -0.084    21.427    
    SLICE_X20Y99         FDCE (Setup_fdce_C_D)        0.029    21.456    dacout/u_i2c_drive/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.456    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                 17.966    

Slack (MET) :             17.971ns  (required time - arrival time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.898ns (46.336%)  route 1.040ns (53.664%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.571     1.571    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.549     1.549    dacout/u_i2c_drive/CLK
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDCE (Prop_fdce_C_Q)         0.478     2.027 r  dacout/u_i2c_drive/clk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.707     2.734    dacout/u_i2c_drive/clk_cnt[9]
    SLICE_X18Y99         LUT6 (Prop_lut6_I1_O)        0.296     3.030 r  dacout/u_i2c_drive/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.334     3.363    dacout/u_i2c_drive/clk_cnt[4]_i_2_n_0
    SLICE_X20Y99         LUT5 (Prop_lut5_I4_O)        0.124     3.487 r  dacout/u_i2c_drive/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.487    dacout/u_i2c_drive/clk_cnt_1[0]
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.453    21.453    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    18.331 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    19.909    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.433    21.433    dacout/u_i2c_drive/CLK
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[0]/C
                         clock pessimism              0.078    21.511    
                         clock uncertainty           -0.084    21.427    
    SLICE_X20Y99         FDCE (Setup_fdce_C_D)        0.031    21.458    dacout/u_i2c_drive/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.458    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                 17.971    

Slack (MET) :             18.445ns  (required time - arrival time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.580ns (39.665%)  route 0.882ns (60.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 21.432 - 20.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.571     1.571    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.550     1.550    dacout/u_i2c_drive/CLK
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_fdce_C_Q)         0.456     2.006 r  dacout/u_i2c_drive/clk_cnt_reg[4]/Q
                         net (fo=8, routed)           0.882     2.888    dacout/u_i2c_drive/clk_cnt[4]
    SLICE_X19Y99         LUT6 (Prop_lut6_I1_O)        0.124     3.012 r  dacout/u_i2c_drive/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.012    dacout/u_i2c_drive/clk_cnt_1[5]
    SLICE_X19Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.453    21.453    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    18.331 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    19.909    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.432    21.432    dacout/u_i2c_drive/CLK
    SLICE_X19Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[5]/C
                         clock pessimism              0.078    21.510    
                         clock uncertainty           -0.084    21.426    
    SLICE_X19Y99         FDCE (Setup_fdce_C_D)        0.031    21.457    dacout/u_i2c_drive/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.457    
                         arrival time                          -3.012    
  -------------------------------------------------------------------
                         slack                                 18.445    

Slack (MET) :             18.460ns  (required time - arrival time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.580ns (38.992%)  route 0.907ns (61.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.571     1.571    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.550     1.550    dacout/u_i2c_drive/CLK
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_fdce_C_Q)         0.456     2.006 r  dacout/u_i2c_drive/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.907     2.913    dacout/u_i2c_drive/clk_cnt[0]
    SLICE_X20Y99         LUT2 (Prop_lut2_I0_O)        0.124     3.037 r  dacout/u_i2c_drive/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.037    dacout/u_i2c_drive/clk_cnt_1[1]
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.453    21.453    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    18.331 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    19.909    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          1.433    21.433    dacout/u_i2c_drive/CLK
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[1]/C
                         clock pessimism              0.117    21.550    
                         clock uncertainty           -0.084    21.466    
    SLICE_X20Y99         FDCE (Setup_fdce_C_D)        0.031    21.497    dacout/u_i2c_drive/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.497    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 18.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.547     0.547    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.559     0.559    dacout/u_i2c_drive/CLK
    SLICE_X19Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  dacout/u_i2c_drive/clk_cnt_reg[5]/Q
                         net (fo=5, routed)           0.161     0.861    dacout/u_i2c_drive/clk_cnt[5]
    SLICE_X18Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.906 r  dacout/u_i2c_drive/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.906    dacout/u_i2c_drive/clk_cnt_1[7]
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.815     0.815    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.827     0.827    dacout/u_i2c_drive/CLK
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[7]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X18Y99         FDCE (Hold_fdce_C_D)         0.121     0.693    dacout/u_i2c_drive/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.432%)  route 0.162ns (46.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.547     0.547    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.559     0.559    dacout/u_i2c_drive/CLK
    SLICE_X19Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  dacout/u_i2c_drive/clk_cnt_reg[5]/Q
                         net (fo=5, routed)           0.162     0.862    dacout/u_i2c_drive/clk_cnt[5]
    SLICE_X18Y99         LUT5 (Prop_lut5_I0_O)        0.045     0.907 r  dacout/u_i2c_drive/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.907    dacout/u_i2c_drive/clk_cnt_1[6]
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.815     0.815    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.827     0.827    dacout/u_i2c_drive/CLK
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[6]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X18Y99         FDCE (Hold_fdce_C_D)         0.120     0.692    dacout/u_i2c_drive/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.767%)  route 0.173ns (48.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.547     0.547    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.559     0.559    dacout/u_i2c_drive/CLK
    SLICE_X19Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  dacout/u_i2c_drive/clk_cnt_reg[2]/Q
                         net (fo=8, routed)           0.173     0.873    dacout/u_i2c_drive/clk_cnt[2]
    SLICE_X20Y99         LUT6 (Prop_lut6_I3_O)        0.045     0.918 r  dacout/u_i2c_drive/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.918    dacout/u_i2c_drive/clk_cnt_1[3]
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.815     0.815    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829     0.829    dacout/u_i2c_drive/CLK
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[3]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X20Y99         FDCE (Hold_fdce_C_D)         0.092     0.688    dacout/u_i2c_drive/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.241%)  route 0.184ns (49.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.547     0.547    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.559     0.559    dacout/u_i2c_drive/CLK
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  dacout/u_i2c_drive/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.184     0.884    dacout/u_i2c_drive/clk_cnt[0]
    SLICE_X19Y99         LUT6 (Prop_lut6_I3_O)        0.045     0.929 r  dacout/u_i2c_drive/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.929    dacout/u_i2c_drive/clk_cnt_1[5]
    SLICE_X19Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.815     0.815    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.827     0.827    dacout/u_i2c_drive/CLK
    SLICE_X19Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[5]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X19Y99         FDCE (Hold_fdce_C_D)         0.092     0.686    dacout/u_i2c_drive/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/dri_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.835%)  route 0.187ns (50.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.547     0.547    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.559     0.559    dacout/u_i2c_drive/CLK
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  dacout/u_i2c_drive/clk_cnt_reg[4]/Q
                         net (fo=8, routed)           0.187     0.887    dacout/u_i2c_drive/clk_cnt[4]
    SLICE_X19Y99         LUT6 (Prop_lut6_I2_O)        0.045     0.932 r  dacout/u_i2c_drive/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     0.932    dacout/u_i2c_drive/dri_clk_i_1_n_0
    SLICE_X19Y99         FDPE                                         r  dacout/u_i2c_drive/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.815     0.815    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.827     0.827    dacout/u_i2c_drive/CLK
    SLICE_X19Y99         FDPE                                         r  dacout/u_i2c_drive/dri_clk_reg/C
                         clock pessimism             -0.234     0.594    
    SLICE_X19Y99         FDPE (Hold_fdpe_C_D)         0.092     0.686    dacout/u_i2c_drive/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.547     0.547    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.559     0.559    dacout/u_i2c_drive/CLK
    SLICE_X19Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  dacout/u_i2c_drive/clk_cnt_reg[2]/Q
                         net (fo=8, routed)           0.190     0.890    dacout/u_i2c_drive/clk_cnt[2]
    SLICE_X19Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.935 r  dacout/u_i2c_drive/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.935    dacout/u_i2c_drive/clk_cnt_1[2]
    SLICE_X19Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.815     0.815    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.827     0.827    dacout/u_i2c_drive/CLK
    SLICE_X19Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[2]/C
                         clock pessimism             -0.269     0.559    
    SLICE_X19Y99         FDCE (Hold_fdce_C_D)         0.091     0.650    dacout/u_i2c_drive/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.547     0.547    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.559     0.559    dacout/u_i2c_drive/CLK
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_fdce_C_Q)         0.141     0.700 f  dacout/u_i2c_drive/clk_cnt_reg[4]/Q
                         net (fo=8, routed)           0.197     0.897    dacout/u_i2c_drive/clk_cnt[4]
    SLICE_X20Y99         LUT5 (Prop_lut5_I0_O)        0.045     0.942 r  dacout/u_i2c_drive/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.942    dacout/u_i2c_drive/clk_cnt_1[0]
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.815     0.815    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829     0.829    dacout/u_i2c_drive/CLK
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[0]/C
                         clock pessimism             -0.271     0.559    
    SLICE_X20Y99         FDCE (Hold_fdce_C_D)         0.092     0.651    dacout/u_i2c_drive/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.504%)  route 0.206ns (52.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.547     0.547    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.559     0.559    dacout/u_i2c_drive/CLK
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  dacout/u_i2c_drive/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.206     0.905    dacout/u_i2c_drive/clk_cnt[0]
    SLICE_X20Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.950 r  dacout/u_i2c_drive/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.950    dacout/u_i2c_drive/clk_cnt_1[4]
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.815     0.815    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.829     0.829    dacout/u_i2c_drive/CLK
    SLICE_X20Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[4]/C
                         clock pessimism             -0.271     0.559    
    SLICE_X20Y99         FDCE (Hold_fdce_C_D)         0.091     0.650    dacout/u_i2c_drive/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.213ns (49.040%)  route 0.221ns (50.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.547     0.547    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.559     0.559    dacout/u_i2c_drive/CLK
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  dacout/u_i2c_drive/clk_cnt_reg[7]/Q
                         net (fo=4, routed)           0.221     0.944    dacout/u_i2c_drive/clk_cnt[7]
    SLICE_X18Y99         LUT5 (Prop_lut5_I3_O)        0.049     0.993 r  dacout/u_i2c_drive/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.993    dacout/u_i2c_drive/clk_cnt_1[9]
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.815     0.815    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.827     0.827    dacout/u_i2c_drive/CLK
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[9]/C
                         clock pessimism             -0.269     0.559    
    SLICE_X18Y99         FDCE (Hold_fdce_C_D)         0.131     0.690    dacout/u_i2c_drive/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dacout/u_i2c_drive/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dacout/u_i2c_drive/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.566%)  route 0.221ns (51.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.547     0.547    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.559     0.559    dacout/u_i2c_drive/CLK
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  dacout/u_i2c_drive/clk_cnt_reg[7]/Q
                         net (fo=4, routed)           0.221     0.944    dacout/u_i2c_drive/clk_cnt[7]
    SLICE_X18Y99         LUT4 (Prop_lut4_I0_O)        0.045     0.989 r  dacout/u_i2c_drive/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.989    dacout/u_i2c_drive/clk_cnt_1[8]
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.815     0.815    dacout/instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    dacout/instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  dacout/instance_name/inst/clkout1_buf/O
                         net (fo=11, routed)          0.827     0.827    dacout/u_i2c_drive/CLK
    SLICE_X18Y99         FDCE                                         r  dacout/u_i2c_drive/clk_cnt_reg[8]/C
                         clock pessimism             -0.269     0.559    
    SLICE_X18Y99         FDCE (Hold_fdce_C_D)         0.121     0.680    dacout/u_i2c_drive/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    dacout/instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X19Y99     dacout/u_i2c_drive/clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X19Y99     dacout/u_i2c_drive/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X18Y99     dacout/u_i2c_drive/clk_cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X18Y99     dacout/u_i2c_drive/clk_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  dacout/instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y99     dacout/u_i2c_drive/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y99     dacout/u_i2c_drive/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y99     dacout/u_i2c_drive/clk_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y99     dacout/u_i2c_drive/clk_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y99     dacout/u_i2c_drive/clk_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y99     dacout/u_i2c_drive/clk_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y99     dacout/u_i2c_drive/clk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y99     dacout/u_i2c_drive/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y99     dacout/u_i2c_drive/clk_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dacout/instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    dacout/instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dacout/instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dacout/instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  dacout/instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  dacout/instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 uart_top/clk_div_baud/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/clk_div_baud/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.251ns  (logic 0.583ns (25.904%)  route 1.668ns (74.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns = ( 10.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     6.443 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     8.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.501 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.547    10.048    uart_top/clk_div_baud/clk_100MHz
    SLICE_X27Y25         FDRE                                         r  uart_top/clk_div_baud/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.459    10.507 r  uart_top/clk_div_baud/Is_Odd_reg/Q
                         net (fo=6, routed)           0.923    11.430    uart_top/clk_div_baud/FSM_sequential_cur_st_reg[0]
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124    11.554 r  uart_top/clk_div_baud/Count[0]_i_1/O
                         net (fo=32, routed)          0.745    12.299    uart_top/clk_div_baud/Count[0]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  uart_top/clk_div_baud/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.441    14.764    uart_top/clk_div_baud/clk_100MHz
    SLICE_X26Y16         FDRE                                         r  uart_top/clk_div_baud/Count_reg[0]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X26Y16         FDRE (Setup_fdre_C_R)       -0.524    14.463    uart_top/clk_div_baud/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 uart_top/clk_div_baud/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/clk_div_baud/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.251ns  (logic 0.583ns (25.904%)  route 1.668ns (74.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns = ( 10.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     6.443 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     8.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.501 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.547    10.048    uart_top/clk_div_baud/clk_100MHz
    SLICE_X27Y25         FDRE                                         r  uart_top/clk_div_baud/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.459    10.507 r  uart_top/clk_div_baud/Is_Odd_reg/Q
                         net (fo=6, routed)           0.923    11.430    uart_top/clk_div_baud/FSM_sequential_cur_st_reg[0]
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124    11.554 r  uart_top/clk_div_baud/Count[0]_i_1/O
                         net (fo=32, routed)          0.745    12.299    uart_top/clk_div_baud/Count[0]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  uart_top/clk_div_baud/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.441    14.764    uart_top/clk_div_baud/clk_100MHz
    SLICE_X26Y16         FDRE                                         r  uart_top/clk_div_baud/Count_reg[1]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X26Y16         FDRE (Setup_fdre_C_R)       -0.524    14.463    uart_top/clk_div_baud/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 uart_top/clk_div_baud/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/clk_div_baud/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.251ns  (logic 0.583ns (25.904%)  route 1.668ns (74.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns = ( 10.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     6.443 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     8.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.501 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.547    10.048    uart_top/clk_div_baud/clk_100MHz
    SLICE_X27Y25         FDRE                                         r  uart_top/clk_div_baud/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.459    10.507 r  uart_top/clk_div_baud/Is_Odd_reg/Q
                         net (fo=6, routed)           0.923    11.430    uart_top/clk_div_baud/FSM_sequential_cur_st_reg[0]
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124    11.554 r  uart_top/clk_div_baud/Count[0]_i_1/O
                         net (fo=32, routed)          0.745    12.299    uart_top/clk_div_baud/Count[0]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  uart_top/clk_div_baud/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.441    14.764    uart_top/clk_div_baud/clk_100MHz
    SLICE_X26Y16         FDRE                                         r  uart_top/clk_div_baud/Count_reg[2]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X26Y16         FDRE (Setup_fdre_C_R)       -0.524    14.463    uart_top/clk_div_baud/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 uart_top/clk_div_baud/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/clk_div_baud/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.251ns  (logic 0.583ns (25.904%)  route 1.668ns (74.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns = ( 10.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     6.443 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     8.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.501 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.547    10.048    uart_top/clk_div_baud/clk_100MHz
    SLICE_X27Y25         FDRE                                         r  uart_top/clk_div_baud/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.459    10.507 r  uart_top/clk_div_baud/Is_Odd_reg/Q
                         net (fo=6, routed)           0.923    11.430    uart_top/clk_div_baud/FSM_sequential_cur_st_reg[0]
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124    11.554 r  uart_top/clk_div_baud/Count[0]_i_1/O
                         net (fo=32, routed)          0.745    12.299    uart_top/clk_div_baud/Count[0]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  uart_top/clk_div_baud/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.441    14.764    uart_top/clk_div_baud/clk_100MHz
    SLICE_X26Y16         FDRE                                         r  uart_top/clk_div_baud/Count_reg[3]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X26Y16         FDRE (Setup_fdre_C_R)       -0.524    14.463    uart_top/clk_div_baud/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 uart_top/clk_div_baud/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/clk_div_baud/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.197ns  (logic 0.583ns (26.531%)  route 1.614ns (73.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns = ( 10.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     6.443 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     8.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.501 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.547    10.048    uart_top/clk_div_baud/clk_100MHz
    SLICE_X27Y25         FDRE                                         r  uart_top/clk_div_baud/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.459    10.507 r  uart_top/clk_div_baud/Is_Odd_reg/Q
                         net (fo=6, routed)           0.923    11.430    uart_top/clk_div_baud/FSM_sequential_cur_st_reg[0]
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124    11.554 r  uart_top/clk_div_baud/Count[0]_i_1/O
                         net (fo=32, routed)          0.691    12.246    uart_top/clk_div_baud/Count[0]_i_1_n_0
    SLICE_X26Y18         FDRE                                         r  uart_top/clk_div_baud/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.438    14.761    uart_top/clk_div_baud/clk_100MHz
    SLICE_X26Y18         FDRE                                         r  uart_top/clk_div_baud/Count_reg[10]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X26Y18         FDRE (Setup_fdre_C_R)       -0.524    14.460    uart_top/clk_div_baud/Count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 uart_top/clk_div_baud/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/clk_div_baud/Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.197ns  (logic 0.583ns (26.531%)  route 1.614ns (73.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns = ( 10.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     6.443 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     8.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.501 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.547    10.048    uart_top/clk_div_baud/clk_100MHz
    SLICE_X27Y25         FDRE                                         r  uart_top/clk_div_baud/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.459    10.507 r  uart_top/clk_div_baud/Is_Odd_reg/Q
                         net (fo=6, routed)           0.923    11.430    uart_top/clk_div_baud/FSM_sequential_cur_st_reg[0]
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124    11.554 r  uart_top/clk_div_baud/Count[0]_i_1/O
                         net (fo=32, routed)          0.691    12.246    uart_top/clk_div_baud/Count[0]_i_1_n_0
    SLICE_X26Y18         FDRE                                         r  uart_top/clk_div_baud/Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.438    14.761    uart_top/clk_div_baud/clk_100MHz
    SLICE_X26Y18         FDRE                                         r  uart_top/clk_div_baud/Count_reg[11]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X26Y18         FDRE (Setup_fdre_C_R)       -0.524    14.460    uart_top/clk_div_baud/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 uart_top/clk_div_baud/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/clk_div_baud/Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.197ns  (logic 0.583ns (26.531%)  route 1.614ns (73.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns = ( 10.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     6.443 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     8.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.501 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.547    10.048    uart_top/clk_div_baud/clk_100MHz
    SLICE_X27Y25         FDRE                                         r  uart_top/clk_div_baud/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.459    10.507 r  uart_top/clk_div_baud/Is_Odd_reg/Q
                         net (fo=6, routed)           0.923    11.430    uart_top/clk_div_baud/FSM_sequential_cur_st_reg[0]
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124    11.554 r  uart_top/clk_div_baud/Count[0]_i_1/O
                         net (fo=32, routed)          0.691    12.246    uart_top/clk_div_baud/Count[0]_i_1_n_0
    SLICE_X26Y18         FDRE                                         r  uart_top/clk_div_baud/Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.438    14.761    uart_top/clk_div_baud/clk_100MHz
    SLICE_X26Y18         FDRE                                         r  uart_top/clk_div_baud/Count_reg[8]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X26Y18         FDRE (Setup_fdre_C_R)       -0.524    14.460    uart_top/clk_div_baud/Count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 uart_top/clk_div_baud/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/clk_div_baud/Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.197ns  (logic 0.583ns (26.531%)  route 1.614ns (73.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns = ( 10.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     6.443 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     8.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.501 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.547    10.048    uart_top/clk_div_baud/clk_100MHz
    SLICE_X27Y25         FDRE                                         r  uart_top/clk_div_baud/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.459    10.507 r  uart_top/clk_div_baud/Is_Odd_reg/Q
                         net (fo=6, routed)           0.923    11.430    uart_top/clk_div_baud/FSM_sequential_cur_st_reg[0]
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124    11.554 r  uart_top/clk_div_baud/Count[0]_i_1/O
                         net (fo=32, routed)          0.691    12.246    uart_top/clk_div_baud/Count[0]_i_1_n_0
    SLICE_X26Y18         FDRE                                         r  uart_top/clk_div_baud/Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.438    14.761    uart_top/clk_div_baud/clk_100MHz
    SLICE_X26Y18         FDRE                                         r  uart_top/clk_div_baud/Count_reg[9]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X26Y18         FDRE (Setup_fdre_C_R)       -0.524    14.460    uart_top/clk_div_baud/Count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 uart_top/clk_div_baud/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/clk_div_baud/flag_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 1.538ns (57.463%)  route 1.139ns (42.537%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 9.756 - 5.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.501 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.559     5.060    uart_top/clk_div_baud/clk_100MHz
    SLICE_X26Y16         FDRE                                         r  uart_top/clk_div_baud/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.518     5.578 f  uart_top/clk_div_baud/Count_reg[2]/Q
                         net (fo=4, routed)           1.139     6.717    uart_top/clk_div_baud/Count_reg[2]
    SLICE_X25Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.841 r  uart_top/clk_div_baud/flag0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.841    uart_top/clk_div_baud/flag0_carry_i_4_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.373 r  uart_top/clk_div_baud/flag0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.373    uart_top/clk_div_baud/flag0_carry_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  uart_top/clk_div_baud/flag0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.487    uart_top/clk_div_baud/flag0_carry__0_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.737 r  uart_top/clk_div_baud/flag0_carry__1/CO[2]
                         net (fo=2, routed)           0.000     7.737    uart_top/clk_div_baud/flag0
    SLICE_X25Y22         FDRE                                         r  uart_top/clk_div_baud/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373     6.373 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859     8.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.323 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.433     9.756    uart_top/clk_div_baud/clk_100MHz
    SLICE_X25Y22         FDRE                                         r  uart_top/clk_div_baud/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    10.014    
                         clock uncertainty           -0.035     9.979    
    SLICE_X25Y22         FDRE (Setup_fdre_C_D)        0.020     9.999    uart_top/clk_div_baud/flag_reg
  -------------------------------------------------------------------
                         required time                          9.999    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 uart_top/clk_div_baud/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_top/clk_div_baud/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.110ns  (logic 0.583ns (27.634%)  route 1.527ns (72.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns = ( 10.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     6.443 f  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     8.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.501 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.547    10.048    uart_top/clk_div_baud/clk_100MHz
    SLICE_X27Y25         FDRE                                         r  uart_top/clk_div_baud/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.459    10.507 r  uart_top/clk_div_baud/Is_Odd_reg/Q
                         net (fo=6, routed)           0.923    11.430    uart_top/clk_div_baud/FSM_sequential_cur_st_reg[0]
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124    11.554 r  uart_top/clk_div_baud/Count[0]_i_1/O
                         net (fo=32, routed)          0.604    12.158    uart_top/clk_div_baud/Count[0]_i_1_n_0
    SLICE_X26Y17         FDRE                                         r  uart_top/clk_div_baud/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.440    14.763    uart_top/clk_div_baud/clk_100MHz
    SLICE_X26Y17         FDRE                                         r  uart_top/clk_div_baud/Count_reg[4]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X26Y17         FDRE (Setup_fdre_C_R)       -0.524    14.462    uart_top/clk_div_baud/Count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -12.158    
  -------------------------------------------------------------------
                         slack                                  2.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.711%)  route 0.111ns (37.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.550     1.417    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X16Y22         FDPE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.558 f  HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[2]/Q
                         net (fo=11, routed)          0.111     1.669    HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg_n_0_[2]
    SLICE_X17Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.714 r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.714    HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt[2]
    SLICE_X17Y22         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.818     1.928    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X17Y22         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[2]/C
                         clock pessimism             -0.498     1.430    
    SLICE_X17Y22         FDCE (Hold_fdce_C_D)         0.092     1.522    HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.500%)  route 0.112ns (37.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.550     1.417    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X16Y22         FDPE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.558 f  HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[2]/Q
                         net (fo=11, routed)          0.112     1.670    HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg_n_0_[2]
    SLICE_X17Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.715 r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.715    HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt[1]
    SLICE_X17Y22         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.818     1.928    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X17Y22         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[1]/C
                         clock pessimism             -0.498     1.430    
    SLICE_X17Y22         FDCE (Hold_fdce_C_D)         0.091     1.521    HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 fir_instance/coeff38_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance/coeff38_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.560     1.427    fir_instance/clk_100MHz
    SLICE_X28Y90         FDRE                                         r  fir_instance/coeff38_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.164     1.591 r  fir_instance/coeff38_reg[3]/Q
                         net (fo=19, routed)          0.127     1.718    fir_instance/coeff38[3]
    SLICE_X28Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.763 r  fir_instance/coeff38[3]_i_1/O
                         net (fo=1, routed)           0.000     1.763    fir_instance/coeff38[3]_i_1_n_0
    SLICE_X28Y90         FDRE                                         r  fir_instance/coeff38_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.830     1.940    fir_instance/clk_100MHz
    SLICE_X28Y90         FDRE                                         r  fir_instance/coeff38_reg[3]/C
                         clock pessimism             -0.513     1.427    
    SLICE_X28Y90         FDRE (Hold_fdre_C_D)         0.121     1.548    fir_instance/coeff38_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.110%)  route 0.134ns (41.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.550     1.417    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X17Y22         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDCE (Prop_fdce_C_Q)         0.141     1.558 r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[4]/Q
                         net (fo=4, routed)           0.134     1.692    HDMI/Driver_ADC_0/Freq_Cal_0/p_0_in5_in
    SLICE_X16Y22         LUT5 (Prop_lut5_I1_O)        0.045     1.737 r  HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current[2]_i_1/O
                         net (fo=1, routed)           0.000     1.737    HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current[2]_i_1_n_0
    SLICE_X16Y22         FDPE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.818     1.928    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X16Y22         FDPE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[2]/C
                         clock pessimism             -0.498     1.430    
    SLICE_X16Y22         FDPE (Hold_fdpe_C_D)         0.092     1.522    HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 fir_instance/coeff65_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance/coeff65_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.759%)  route 0.142ns (43.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.559     1.426    fir_instance/clk_100MHz
    SLICE_X25Y33         FDRE                                         r  fir_instance/coeff65_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  fir_instance/coeff65_reg[0]/Q
                         net (fo=19, routed)          0.142     1.709    fir_instance/coeff65_reg_n_0_[0]
    SLICE_X25Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.754 r  fir_instance/coeff65[0]_i_1/O
                         net (fo=1, routed)           0.000     1.754    fir_instance/coeff65[0]_i_1_n_0
    SLICE_X25Y33         FDRE                                         r  fir_instance/coeff65_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.827     1.937    fir_instance/clk_100MHz
    SLICE_X25Y33         FDRE                                         r  fir_instance/coeff65_reg[0]/C
                         clock pessimism             -0.511     1.426    
    SLICE_X25Y33         FDRE (Hold_fdre_C_D)         0.091     1.517    fir_instance/coeff65_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.523%)  route 0.143ns (43.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.550     1.417    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X17Y22         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDCE (Prop_fdce_C_Q)         0.141     1.558 r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[1]/Q
                         net (fo=4, routed)           0.143     1.701    HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg_n_0_[1]
    SLICE_X17Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.746 r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.746    HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt[3]
    SLICE_X17Y22         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.818     1.928    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X17Y22         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[3]/C
                         clock pessimism             -0.511     1.417    
    SLICE_X17Y22         FDCE (Hold_fdce_C_D)         0.092     1.509    HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_blue/clk_div_baud/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_blue/clk_div_baud/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.551     1.418    uart_blue/clk_div_baud/clk_100MHz
    SLICE_X26Y25         FDRE                                         r  uart_blue/clk_div_baud/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.164     1.582 r  uart_blue/clk_div_baud/Clk_reg/Q
                         net (fo=2, routed)           0.149     1.731    uart_blue/clk_div_baud/Clk
    SLICE_X26Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.776 r  uart_blue/clk_div_baud/Clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.776    uart_blue/clk_div_baud/Clk_i_1__0_n_0
    SLICE_X26Y25         FDRE                                         r  uart_blue/clk_div_baud/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.818     1.928    uart_blue/clk_div_baud/clk_100MHz
    SLICE_X26Y25         FDRE                                         r  uart_blue/clk_div_baud/Clk_reg/C
                         clock pessimism             -0.510     1.418    
    SLICE_X26Y25         FDRE (Hold_fdre_C_D)         0.121     1.539    uart_blue/clk_div_baud/Clk_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.550     1.417    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X17Y22         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDCE (Prop_fdce_C_Q)         0.141     1.558 r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[1]/Q
                         net (fo=4, routed)           0.146     1.704    HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg_n_0_[1]
    SLICE_X17Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.749 r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.749    HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt[4]
    SLICE_X17Y22         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.818     1.928    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X17Y22         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[4]/C
                         clock pessimism             -0.511     1.417    
    SLICE_X17Y22         FDCE (Hold_fdce_C_D)         0.092     1.509    HDMI/Driver_ADC_0/Freq_Cal_0/measure_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.163%)  route 0.178ns (48.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.550     1.417    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X16Y21         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.141     1.558 r  HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[1]/Q
                         net (fo=11, routed)          0.178     1.736    HDMI/Driver_ADC_0/Freq_Cal_0/p_0_in4_in
    SLICE_X16Y22         LUT5 (Prop_lut5_I1_O)        0.045     1.781 r  HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current[3]_i_1/O
                         net (fo=1, routed)           0.000     1.781    HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current[3]_i_1_n_0
    SLICE_X16Y22         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.818     1.928    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X16Y22         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[3]/C
                         clock pessimism             -0.498     1.430    
    SLICE_X16Y22         FDCE (Hold_fdce_C_D)         0.091     1.521    HDMI/Driver_ADC_0/Freq_Cal_0/FSM_onehot_state_current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fir_instance/coeff28_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance/coeff28_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.557     1.424    fir_instance/clk_100MHz
    SLICE_X15Y85         FDRE                                         r  fir_instance/coeff28_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  fir_instance/coeff28_reg[2]/Q
                         net (fo=19, routed)          0.168     1.733    fir_instance/coeff28[2]
    SLICE_X15Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.778 r  fir_instance/coeff28[2]_i_1/O
                         net (fo=1, routed)           0.000     1.778    fir_instance/coeff28[2]_i_1_n_0
    SLICE_X15Y85         FDRE                                         r  fir_instance/coeff28_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.824     1.935    fir_instance/clk_100MHz
    SLICE_X15Y85         FDRE                                         r  fir_instance/coeff28_reg[2]/C
                         clock pessimism             -0.511     1.424    
    SLICE_X15Y85         FDRE (Hold_fdre_C_D)         0.091     1.515    fir_instance/coeff28_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y13   dac_instance/inst/inst/Clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y27   fir_instance/your_instance_name1/inst/flag_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y7    dac_instance/inst/inst/Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y9    dac_instance/inst/inst/Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y9    dac_instance/inst/inst/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y10   dac_instance/inst/inst/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y10   dac_instance/inst/inst/Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y10   dac_instance/inst/inst/Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y10   dac_instance/inst/inst/Count_reg[15]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y66   fir_instance/coeff15_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X25Y46   fir_instance/coeff53_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y13   dac_instance/inst/inst/Clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y13   dac_instance/inst/inst/Clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y27   fir_instance/your_instance_name1/inst/flag_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y7    dac_instance/inst/inst/Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y9    dac_instance/inst/inst/Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y9    dac_instance/inst/inst/Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y10   dac_instance/inst/inst/Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y10   dac_instance/inst/inst/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y27   fir_instance/your_instance_name1/inst/flag_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y7    dac_instance/inst/inst/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y9    dac_instance/inst/inst/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y9    dac_instance/inst/inst/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y10   dac_instance/inst/inst/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y10   dac_instance/inst/inst/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y10   dac_instance/inst/inst/Count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y10   dac_instance/inst/inst/Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y11   dac_instance/inst/inst/Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47    fir_instance/your_instance_name2/inst/Clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           20  Failing Endpoints,  Worst Slack      -13.740ns,  Total Violation     -221.526ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.740ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/freq_display/a2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@2190.022ns - sys_clk_pin rise@2190.000ns)
  Data Path Delay:        9.760ns  (logic 5.665ns (58.046%)  route 4.095ns (41.954%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 2191.456 - 2190.022 ) 
    Source Clock Delay      (SCD):    5.051ns = ( 2195.051 - 2190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2190.000  2190.000 r  
    H4                                                0.000  2190.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2190.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443  2191.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962  2193.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  2193.500 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.550  2195.051    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X33Y23         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456  2195.507 r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/Q
                         net (fo=6, routed)           0.695  2196.201    HDMI/o_period[4]
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.124  2196.325 r  HDMI/freq_kHz_i_29/O
                         net (fo=1, routed)           0.000  2196.325    HDMI/freq_kHz_i_29_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2196.858 r  HDMI/freq_kHz_i_18/CO[3]
                         net (fo=1, routed)           0.009  2196.867    HDMI/freq_kHz_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2197.086 r  HDMI/freq_kHz_i_10/O[0]
                         net (fo=13, routed)          0.816  2197.903    HDMI/Driver_ADC_0/Freq_Cal_0/O[0]
    SLICE_X30Y24         LUT4 (Prop_lut4_I1_O)        0.295  2198.198 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_24/O
                         net (fo=1, routed)           0.000  2198.198    HDMI/Driver_ADC_0_n_14
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2198.731 r  HDMI/freq_kHz_i_11/CO[3]
                         net (fo=1, routed)           0.009  2198.740    HDMI/freq_kHz_i_11_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2198.969 r  HDMI/freq_kHz_i_9/CO[2]
                         net (fo=3, routed)           0.314  2199.282    HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[7]_0[0]
    SLICE_X31Y25         LUT5 (Prop_lut5_I3_O)        0.310  2199.593 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_8/O
                         net (fo=1, routed)           0.566  2200.158    HDMI/Driver_ADC_0_n_12
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[7])
                                                      1.820  2201.979 r  HDMI/freq_kHz/P[7]
                         net (fo=16, routed)          1.269  2203.247    HDMI/freq_kHz__0[7]
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124  2203.371 r  HDMI/a2[1]_i_11__0/O
                         net (fo=1, routed)           0.000  2203.371    HDMI/a2[1]_i_11__0_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2203.904 r  HDMI/a2_reg[1]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000  2203.904    HDMI/a2_reg[1]_i_3__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  2204.061 r  HDMI/a2_reg[1]_i_2__0/CO[1]
                         net (fo=2, routed)           0.417  2204.479    HDMI/freq_display/CO[0]
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.332  2204.811 r  HDMI/freq_display/a2[0]_i_1__0/O
                         net (fo=1, routed)           0.000  2204.811    HDMI/freq_display/a21[0]
    SLICE_X31Y22         FDRE                                         r  HDMI/freq_display/a2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2190.022  2190.022 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2190.022 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449  2191.471    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122  2188.350 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2189.931    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2190.022 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.434  2191.456    HDMI/freq_display/clk_out1
    SLICE_X31Y22         FDRE                                         r  HDMI/freq_display/a2_reg[0]/C
                         clock pessimism              0.000  2191.456    
                         clock uncertainty           -0.416  2191.040    
    SLICE_X31Y22         FDRE (Setup_fdre_C_D)        0.031  2191.071    HDMI/freq_display/a2_reg[0]
  -------------------------------------------------------------------
                         required time                       2191.071    
                         arrival time                       -2204.811    
  -------------------------------------------------------------------
                         slack                                -13.740    

Slack (VIOLATED) :        -13.738ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/freq_display/a2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@2190.022ns - sys_clk_pin rise@2190.000ns)
  Data Path Delay:        9.759ns  (logic 5.665ns (58.052%)  route 4.094ns (41.948%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 2191.456 - 2190.022 ) 
    Source Clock Delay      (SCD):    5.051ns = ( 2195.051 - 2190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2190.000  2190.000 r  
    H4                                                0.000  2190.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2190.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443  2191.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962  2193.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  2193.500 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.550  2195.051    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X33Y23         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456  2195.507 r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/Q
                         net (fo=6, routed)           0.695  2196.201    HDMI/o_period[4]
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.124  2196.325 r  HDMI/freq_kHz_i_29/O
                         net (fo=1, routed)           0.000  2196.325    HDMI/freq_kHz_i_29_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2196.858 r  HDMI/freq_kHz_i_18/CO[3]
                         net (fo=1, routed)           0.009  2196.867    HDMI/freq_kHz_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2197.086 r  HDMI/freq_kHz_i_10/O[0]
                         net (fo=13, routed)          0.816  2197.903    HDMI/Driver_ADC_0/Freq_Cal_0/O[0]
    SLICE_X30Y24         LUT4 (Prop_lut4_I1_O)        0.295  2198.198 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_24/O
                         net (fo=1, routed)           0.000  2198.198    HDMI/Driver_ADC_0_n_14
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2198.731 r  HDMI/freq_kHz_i_11/CO[3]
                         net (fo=1, routed)           0.009  2198.740    HDMI/freq_kHz_i_11_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2198.969 r  HDMI/freq_kHz_i_9/CO[2]
                         net (fo=3, routed)           0.314  2199.282    HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[7]_0[0]
    SLICE_X31Y25         LUT5 (Prop_lut5_I3_O)        0.310  2199.593 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_8/O
                         net (fo=1, routed)           0.566  2200.158    HDMI/Driver_ADC_0_n_12
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[7])
                                                      1.820  2201.979 r  HDMI/freq_kHz/P[7]
                         net (fo=16, routed)          1.269  2203.247    HDMI/freq_kHz__0[7]
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.124  2203.371 r  HDMI/a2[1]_i_11__0/O
                         net (fo=1, routed)           0.000  2203.371    HDMI/a2[1]_i_11__0_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2203.904 r  HDMI/a2_reg[1]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000  2203.904    HDMI/a2_reg[1]_i_3__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  2204.061 f  HDMI/a2_reg[1]_i_2__0/CO[1]
                         net (fo=2, routed)           0.416  2204.478    HDMI/freq_display/CO[0]
    SLICE_X31Y22         LUT2 (Prop_lut2_I1_O)        0.332  2204.810 r  HDMI/freq_display/a2[1]_i_1__0/O
                         net (fo=1, routed)           0.000  2204.810    HDMI/freq_display/a21[1]
    SLICE_X31Y22         FDRE                                         r  HDMI/freq_display/a2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2190.022  2190.022 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2190.022 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449  2191.471    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122  2188.350 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2189.931    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2190.022 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.434  2191.456    HDMI/freq_display/clk_out1
    SLICE_X31Y22         FDRE                                         r  HDMI/freq_display/a2_reg[1]/C
                         clock pessimism              0.000  2191.456    
                         clock uncertainty           -0.416  2191.040    
    SLICE_X31Y22         FDRE (Setup_fdre_C_D)        0.032  2191.072    HDMI/freq_display/a2_reg[1]
  -------------------------------------------------------------------
                         required time                       2191.072    
                         arrival time                       -2204.810    
  -------------------------------------------------------------------
                         slack                                -13.738    

Slack (VIOLATED) :        -13.011ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/freq_display/a1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@2190.022ns - sys_clk_pin rise@2190.000ns)
  Data Path Delay:        9.079ns  (logic 4.767ns (52.504%)  route 4.312ns (47.496%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 2191.455 - 2190.022 ) 
    Source Clock Delay      (SCD):    5.051ns = ( 2195.051 - 2190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2190.000  2190.000 r  
    H4                                                0.000  2190.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2190.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443  2191.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962  2193.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  2193.500 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.550  2195.051    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X33Y23         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456  2195.507 r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/Q
                         net (fo=6, routed)           0.695  2196.201    HDMI/o_period[4]
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.124  2196.325 r  HDMI/freq_kHz_i_29/O
                         net (fo=1, routed)           0.000  2196.325    HDMI/freq_kHz_i_29_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2196.858 r  HDMI/freq_kHz_i_18/CO[3]
                         net (fo=1, routed)           0.009  2196.867    HDMI/freq_kHz_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2197.086 r  HDMI/freq_kHz_i_10/O[0]
                         net (fo=13, routed)          0.816  2197.903    HDMI/Driver_ADC_0/Freq_Cal_0/O[0]
    SLICE_X30Y24         LUT4 (Prop_lut4_I1_O)        0.295  2198.198 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_24/O
                         net (fo=1, routed)           0.000  2198.198    HDMI/Driver_ADC_0_n_14
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2198.731 r  HDMI/freq_kHz_i_11/CO[3]
                         net (fo=1, routed)           0.009  2198.740    HDMI/freq_kHz_i_11_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2198.969 r  HDMI/freq_kHz_i_9/CO[2]
                         net (fo=3, routed)           0.314  2199.282    HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[7]_0[0]
    SLICE_X31Y25         LUT5 (Prop_lut5_I3_O)        0.310  2199.593 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_8/O
                         net (fo=1, routed)           0.566  2200.158    HDMI/Driver_ADC_0_n_12
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[4])
                                                      1.820  2201.979 r  HDMI/freq_kHz/P[4]
                         net (fo=7, routed)           1.228  2203.207    HDMI/freq_display/P[4]
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124  2203.331 r  HDMI/freq_display/a0[3]_i_3/O
                         net (fo=4, routed)           0.676  2204.006    HDMI/freq_display/a0[3]_i_3_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I4_O)        0.124  2204.130 r  HDMI/freq_display/a1[0]_i_1__0/O
                         net (fo=1, routed)           0.000  2204.130    HDMI/freq_display/a1[0]_i_1__0_n_0
    SLICE_X30Y26         FDRE                                         r  HDMI/freq_display/a1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2190.022  2190.022 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2190.022 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449  2191.471    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122  2188.350 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2189.931    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2190.022 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.433  2191.455    HDMI/freq_display/clk_out1
    SLICE_X30Y26         FDRE                                         r  HDMI/freq_display/a1_reg[0]/C
                         clock pessimism              0.000  2191.455    
                         clock uncertainty           -0.416  2191.039    
    SLICE_X30Y26         FDRE (Setup_fdre_C_D)        0.081  2191.120    HDMI/freq_display/a1_reg[0]
  -------------------------------------------------------------------
                         required time                       2191.120    
                         arrival time                       -2204.130    
  -------------------------------------------------------------------
                         slack                                -13.011    

Slack (VIOLATED) :        -12.863ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/freq_display/a0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@2190.022ns - sys_clk_pin rise@2190.000ns)
  Data Path Delay:        8.931ns  (logic 4.767ns (53.374%)  route 4.164ns (46.626%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 2191.456 - 2190.022 ) 
    Source Clock Delay      (SCD):    5.051ns = ( 2195.051 - 2190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2190.000  2190.000 r  
    H4                                                0.000  2190.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2190.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443  2191.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962  2193.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  2193.500 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.550  2195.051    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X33Y23         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456  2195.507 r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/Q
                         net (fo=6, routed)           0.695  2196.201    HDMI/o_period[4]
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.124  2196.325 r  HDMI/freq_kHz_i_29/O
                         net (fo=1, routed)           0.000  2196.325    HDMI/freq_kHz_i_29_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2196.858 r  HDMI/freq_kHz_i_18/CO[3]
                         net (fo=1, routed)           0.009  2196.867    HDMI/freq_kHz_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2197.086 r  HDMI/freq_kHz_i_10/O[0]
                         net (fo=13, routed)          0.816  2197.903    HDMI/Driver_ADC_0/Freq_Cal_0/O[0]
    SLICE_X30Y24         LUT4 (Prop_lut4_I1_O)        0.295  2198.198 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_24/O
                         net (fo=1, routed)           0.000  2198.198    HDMI/Driver_ADC_0_n_14
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2198.731 r  HDMI/freq_kHz_i_11/CO[3]
                         net (fo=1, routed)           0.009  2198.740    HDMI/freq_kHz_i_11_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2198.969 r  HDMI/freq_kHz_i_9/CO[2]
                         net (fo=3, routed)           0.314  2199.282    HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[7]_0[0]
    SLICE_X31Y25         LUT5 (Prop_lut5_I3_O)        0.310  2199.593 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_8/O
                         net (fo=1, routed)           0.566  2200.158    HDMI/Driver_ADC_0_n_12
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[4])
                                                      1.820  2201.979 r  HDMI/freq_kHz/P[4]
                         net (fo=7, routed)           1.228  2203.207    HDMI/freq_display/P[4]
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124  2203.331 r  HDMI/freq_display/a0[3]_i_3/O
                         net (fo=4, routed)           0.528  2203.858    HDMI/freq_display/a0[3]_i_3_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I2_O)        0.124  2203.982 r  HDMI/freq_display/a0[3]_i_1__0/O
                         net (fo=1, routed)           0.000  2203.982    HDMI/freq_display/p_1_in[3]
    SLICE_X32Y26         FDRE                                         r  HDMI/freq_display/a0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2190.022  2190.022 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2190.022 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449  2191.471    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122  2188.350 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2189.931    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2190.022 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.434  2191.456    HDMI/freq_display/clk_out1
    SLICE_X32Y26         FDRE                                         r  HDMI/freq_display/a0_reg[3]/C
                         clock pessimism              0.000  2191.456    
                         clock uncertainty           -0.416  2191.040    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.079  2191.119    HDMI/freq_display/a0_reg[3]
  -------------------------------------------------------------------
                         required time                       2191.119    
                         arrival time                       -2203.982    
  -------------------------------------------------------------------
                         slack                                -12.863    

Slack (VIOLATED) :        -12.843ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/freq_display/a0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@2190.022ns - sys_clk_pin rise@2190.000ns)
  Data Path Delay:        8.859ns  (logic 4.767ns (53.808%)  route 4.092ns (46.192%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 2191.455 - 2190.022 ) 
    Source Clock Delay      (SCD):    5.051ns = ( 2195.051 - 2190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2190.000  2190.000 r  
    H4                                                0.000  2190.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2190.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443  2191.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962  2193.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  2193.500 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.550  2195.051    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X33Y23         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456  2195.507 r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/Q
                         net (fo=6, routed)           0.695  2196.201    HDMI/o_period[4]
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.124  2196.325 r  HDMI/freq_kHz_i_29/O
                         net (fo=1, routed)           0.000  2196.325    HDMI/freq_kHz_i_29_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2196.858 r  HDMI/freq_kHz_i_18/CO[3]
                         net (fo=1, routed)           0.009  2196.867    HDMI/freq_kHz_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2197.086 r  HDMI/freq_kHz_i_10/O[0]
                         net (fo=13, routed)          0.816  2197.903    HDMI/Driver_ADC_0/Freq_Cal_0/O[0]
    SLICE_X30Y24         LUT4 (Prop_lut4_I1_O)        0.295  2198.198 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_24/O
                         net (fo=1, routed)           0.000  2198.198    HDMI/Driver_ADC_0_n_14
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2198.731 r  HDMI/freq_kHz_i_11/CO[3]
                         net (fo=1, routed)           0.009  2198.740    HDMI/freq_kHz_i_11_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2198.969 r  HDMI/freq_kHz_i_9/CO[2]
                         net (fo=3, routed)           0.314  2199.282    HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[7]_0[0]
    SLICE_X31Y25         LUT5 (Prop_lut5_I3_O)        0.310  2199.593 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_8/O
                         net (fo=1, routed)           0.566  2200.158    HDMI/Driver_ADC_0_n_12
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[4])
                                                      1.820  2201.979 r  HDMI/freq_kHz/P[4]
                         net (fo=7, routed)           1.228  2203.207    HDMI/freq_display/P[4]
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124  2203.331 r  HDMI/freq_display/a0[3]_i_3/O
                         net (fo=4, routed)           0.456  2203.786    HDMI/freq_display/a0[3]_i_3_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I0_O)        0.124  2203.910 r  HDMI/freq_display/a0[1]_i_1__0/O
                         net (fo=1, routed)           0.000  2203.910    HDMI/freq_display/p_1_in[1]
    SLICE_X31Y26         FDRE                                         r  HDMI/freq_display/a0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2190.022  2190.022 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2190.022 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449  2191.471    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122  2188.350 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2189.931    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2190.022 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.433  2191.455    HDMI/freq_display/clk_out1
    SLICE_X31Y26         FDRE                                         r  HDMI/freq_display/a0_reg[1]/C
                         clock pessimism              0.000  2191.455    
                         clock uncertainty           -0.416  2191.039    
    SLICE_X31Y26         FDRE (Setup_fdre_C_D)        0.029  2191.068    HDMI/freq_display/a0_reg[1]
  -------------------------------------------------------------------
                         required time                       2191.068    
                         arrival time                       -2203.911    
  -------------------------------------------------------------------
                         slack                                -12.843    

Slack (VIOLATED) :        -12.797ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/freq_display/a0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@2190.022ns - sys_clk_pin rise@2190.000ns)
  Data Path Delay:        8.867ns  (logic 4.767ns (53.763%)  route 4.100ns (46.237%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 2191.456 - 2190.022 ) 
    Source Clock Delay      (SCD):    5.051ns = ( 2195.051 - 2190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2190.000  2190.000 r  
    H4                                                0.000  2190.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2190.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443  2191.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962  2193.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  2193.500 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.550  2195.051    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X33Y23         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456  2195.507 r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/Q
                         net (fo=6, routed)           0.695  2196.201    HDMI/o_period[4]
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.124  2196.325 r  HDMI/freq_kHz_i_29/O
                         net (fo=1, routed)           0.000  2196.325    HDMI/freq_kHz_i_29_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2196.858 r  HDMI/freq_kHz_i_18/CO[3]
                         net (fo=1, routed)           0.009  2196.867    HDMI/freq_kHz_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2197.086 r  HDMI/freq_kHz_i_10/O[0]
                         net (fo=13, routed)          0.816  2197.903    HDMI/Driver_ADC_0/Freq_Cal_0/O[0]
    SLICE_X30Y24         LUT4 (Prop_lut4_I1_O)        0.295  2198.198 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_24/O
                         net (fo=1, routed)           0.000  2198.198    HDMI/Driver_ADC_0_n_14
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2198.731 r  HDMI/freq_kHz_i_11/CO[3]
                         net (fo=1, routed)           0.009  2198.740    HDMI/freq_kHz_i_11_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2198.969 r  HDMI/freq_kHz_i_9/CO[2]
                         net (fo=3, routed)           0.314  2199.282    HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[7]_0[0]
    SLICE_X31Y25         LUT5 (Prop_lut5_I3_O)        0.310  2199.593 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_8/O
                         net (fo=1, routed)           0.566  2200.158    HDMI/Driver_ADC_0_n_12
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[4])
                                                      1.820  2201.979 r  HDMI/freq_kHz/P[4]
                         net (fo=7, routed)           1.228  2203.207    HDMI/freq_display/P[4]
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124  2203.331 r  HDMI/freq_display/a0[3]_i_3/O
                         net (fo=4, routed)           0.463  2203.794    HDMI/freq_display/a0[3]_i_3_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.124  2203.918 r  HDMI/freq_display/a0[2]_i_1__0/O
                         net (fo=1, routed)           0.000  2203.918    HDMI/freq_display/p_1_in[2]
    SLICE_X32Y26         FDRE                                         r  HDMI/freq_display/a0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2190.022  2190.022 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2190.022 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449  2191.471    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122  2188.350 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2189.931    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2190.022 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.434  2191.456    HDMI/freq_display/clk_out1
    SLICE_X32Y26         FDRE                                         r  HDMI/freq_display/a0_reg[2]/C
                         clock pessimism              0.000  2191.456    
                         clock uncertainty           -0.416  2191.040    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.081  2191.121    HDMI/freq_display/a0_reg[2]
  -------------------------------------------------------------------
                         required time                       2191.121    
                         arrival time                       -2203.918    
  -------------------------------------------------------------------
                         slack                                -12.797    

Slack (VIOLATED) :        -12.272ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/freq_display/a1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@2190.022ns - sys_clk_pin rise@2190.000ns)
  Data Path Delay:        8.291ns  (logic 4.643ns (56.003%)  route 3.648ns (43.997%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 2191.455 - 2190.022 ) 
    Source Clock Delay      (SCD):    5.051ns = ( 2195.051 - 2190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2190.000  2190.000 r  
    H4                                                0.000  2190.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2190.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443  2191.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962  2193.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  2193.500 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.550  2195.051    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X33Y23         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456  2195.507 r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/Q
                         net (fo=6, routed)           0.695  2196.201    HDMI/o_period[4]
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.124  2196.325 r  HDMI/freq_kHz_i_29/O
                         net (fo=1, routed)           0.000  2196.325    HDMI/freq_kHz_i_29_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2196.858 r  HDMI/freq_kHz_i_18/CO[3]
                         net (fo=1, routed)           0.009  2196.867    HDMI/freq_kHz_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2197.086 r  HDMI/freq_kHz_i_10/O[0]
                         net (fo=13, routed)          0.816  2197.903    HDMI/Driver_ADC_0/Freq_Cal_0/O[0]
    SLICE_X30Y24         LUT4 (Prop_lut4_I1_O)        0.295  2198.198 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_24/O
                         net (fo=1, routed)           0.000  2198.198    HDMI/Driver_ADC_0_n_14
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2198.731 r  HDMI/freq_kHz_i_11/CO[3]
                         net (fo=1, routed)           0.009  2198.740    HDMI/freq_kHz_i_11_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2198.969 r  HDMI/freq_kHz_i_9/CO[2]
                         net (fo=3, routed)           0.314  2199.282    HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[7]_0[0]
    SLICE_X31Y25         LUT5 (Prop_lut5_I3_O)        0.310  2199.593 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_8/O
                         net (fo=1, routed)           0.566  2200.158    HDMI/Driver_ADC_0_n_12
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[4])
                                                      1.820  2201.979 r  HDMI/freq_kHz/P[4]
                         net (fo=7, routed)           1.239  2203.218    HDMI/freq_display/P[4]
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.124  2203.342 r  HDMI/freq_display/a1[1]_i_1__0/O
                         net (fo=1, routed)           0.000  2203.342    HDMI/freq_display/a1[1]_i_1__0_n_0
    SLICE_X31Y26         FDRE                                         r  HDMI/freq_display/a1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2190.022  2190.022 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2190.022 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449  2191.471    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122  2188.350 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2189.931    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2190.022 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.433  2191.455    HDMI/freq_display/clk_out1
    SLICE_X31Y26         FDRE                                         r  HDMI/freq_display/a1_reg[1]/C
                         clock pessimism              0.000  2191.455    
                         clock uncertainty           -0.416  2191.039    
    SLICE_X31Y26         FDRE (Setup_fdre_C_D)        0.031  2191.070    HDMI/freq_display/a1_reg[1]
  -------------------------------------------------------------------
                         required time                       2191.070    
                         arrival time                       -2203.342    
  -------------------------------------------------------------------
                         slack                                -12.272    

Slack (VIOLATED) :        -12.238ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/freq_display/a1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@2190.022ns - sys_clk_pin rise@2190.000ns)
  Data Path Delay:        8.306ns  (logic 4.643ns (55.899%)  route 3.663ns (44.101%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 2191.456 - 2190.022 ) 
    Source Clock Delay      (SCD):    5.051ns = ( 2195.051 - 2190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2190.000  2190.000 r  
    H4                                                0.000  2190.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2190.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443  2191.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962  2193.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  2193.500 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.550  2195.051    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X33Y23         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456  2195.507 r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/Q
                         net (fo=6, routed)           0.695  2196.201    HDMI/o_period[4]
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.124  2196.325 r  HDMI/freq_kHz_i_29/O
                         net (fo=1, routed)           0.000  2196.325    HDMI/freq_kHz_i_29_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2196.858 r  HDMI/freq_kHz_i_18/CO[3]
                         net (fo=1, routed)           0.009  2196.867    HDMI/freq_kHz_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2197.086 r  HDMI/freq_kHz_i_10/O[0]
                         net (fo=13, routed)          0.816  2197.903    HDMI/Driver_ADC_0/Freq_Cal_0/O[0]
    SLICE_X30Y24         LUT4 (Prop_lut4_I1_O)        0.295  2198.198 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_24/O
                         net (fo=1, routed)           0.000  2198.198    HDMI/Driver_ADC_0_n_14
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2198.731 r  HDMI/freq_kHz_i_11/CO[3]
                         net (fo=1, routed)           0.009  2198.740    HDMI/freq_kHz_i_11_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2198.969 r  HDMI/freq_kHz_i_9/CO[2]
                         net (fo=3, routed)           0.314  2199.282    HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[7]_0[0]
    SLICE_X31Y25         LUT5 (Prop_lut5_I3_O)        0.310  2199.593 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_8/O
                         net (fo=1, routed)           0.566  2200.158    HDMI/Driver_ADC_0_n_12
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[5])
                                                      1.820  2201.979 r  HDMI/freq_kHz/P[5]
                         net (fo=9, routed)           1.255  2203.233    HDMI/freq_display/P[5]
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.124  2203.357 r  HDMI/freq_display/a1[3]_i_1__0/O
                         net (fo=1, routed)           0.000  2203.357    HDMI/freq_display/a1[3]_i_1__0_n_0
    SLICE_X32Y26         FDRE                                         r  HDMI/freq_display/a1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2190.022  2190.022 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2190.022 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449  2191.471    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122  2188.350 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2189.931    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2190.022 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.434  2191.456    HDMI/freq_display/clk_out1
    SLICE_X32Y26         FDRE                                         r  HDMI/freq_display/a1_reg[3]/C
                         clock pessimism              0.000  2191.456    
                         clock uncertainty           -0.416  2191.040    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.079  2191.119    HDMI/freq_display/a1_reg[3]
  -------------------------------------------------------------------
                         required time                       2191.119    
                         arrival time                       -2203.357    
  -------------------------------------------------------------------
                         slack                                -12.238    

Slack (VIOLATED) :        -12.084ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/freq_display/a1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@2190.022ns - sys_clk_pin rise@2190.000ns)
  Data Path Delay:        8.151ns  (logic 4.643ns (56.965%)  route 3.508ns (43.035%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 2191.455 - 2190.022 ) 
    Source Clock Delay      (SCD):    5.051ns = ( 2195.051 - 2190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2190.000  2190.000 r  
    H4                                                0.000  2190.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2190.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443  2191.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962  2193.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  2193.500 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.550  2195.051    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X33Y23         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456  2195.507 r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/Q
                         net (fo=6, routed)           0.695  2196.201    HDMI/o_period[4]
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.124  2196.325 r  HDMI/freq_kHz_i_29/O
                         net (fo=1, routed)           0.000  2196.325    HDMI/freq_kHz_i_29_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2196.858 r  HDMI/freq_kHz_i_18/CO[3]
                         net (fo=1, routed)           0.009  2196.867    HDMI/freq_kHz_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2197.086 r  HDMI/freq_kHz_i_10/O[0]
                         net (fo=13, routed)          0.816  2197.903    HDMI/Driver_ADC_0/Freq_Cal_0/O[0]
    SLICE_X30Y24         LUT4 (Prop_lut4_I1_O)        0.295  2198.198 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_24/O
                         net (fo=1, routed)           0.000  2198.198    HDMI/Driver_ADC_0_n_14
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2198.731 r  HDMI/freq_kHz_i_11/CO[3]
                         net (fo=1, routed)           0.009  2198.740    HDMI/freq_kHz_i_11_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2198.969 r  HDMI/freq_kHz_i_9/CO[2]
                         net (fo=3, routed)           0.314  2199.282    HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[7]_0[0]
    SLICE_X31Y25         LUT5 (Prop_lut5_I3_O)        0.310  2199.593 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_8/O
                         net (fo=1, routed)           0.566  2200.158    HDMI/Driver_ADC_0_n_12
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[3])
                                                      1.820  2201.979 r  HDMI/freq_kHz/P[3]
                         net (fo=11, routed)          1.099  2203.078    HDMI/freq_display/P[3]
    SLICE_X30Y26         LUT6 (Prop_lut6_I0_O)        0.124  2203.202 r  HDMI/freq_display/a1[2]_i_1__0/O
                         net (fo=1, routed)           0.000  2203.202    HDMI/freq_display/a1[2]_i_1__0_n_0
    SLICE_X30Y26         FDRE                                         r  HDMI/freq_display/a1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2190.022  2190.022 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2190.022 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449  2191.471    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122  2188.350 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2189.931    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2190.022 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.433  2191.455    HDMI/freq_display/clk_out1
    SLICE_X30Y26         FDRE                                         r  HDMI/freq_display/a1_reg[2]/C
                         clock pessimism              0.000  2191.455    
                         clock uncertainty           -0.416  2191.039    
    SLICE_X30Y26         FDRE (Setup_fdre_C_D)        0.079  2191.118    HDMI/freq_display/a1_reg[2]
  -------------------------------------------------------------------
                         required time                       2191.118    
                         arrival time                       -2203.202    
  -------------------------------------------------------------------
                         slack                                -12.084    

Slack (VIOLATED) :        -11.505ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/freq_display/a0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@2190.022ns - sys_clk_pin rise@2190.000ns)
  Data Path Delay:        7.446ns  (logic 4.519ns (60.693%)  route 2.927ns (39.307%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 2191.455 - 2190.022 ) 
    Source Clock Delay      (SCD):    5.051ns = ( 2195.051 - 2190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2190.000  2190.000 r  
    H4                                                0.000  2190.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  2190.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443  2191.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962  2193.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  2193.500 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.550  2195.051    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X33Y23         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456  2195.507 r  HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[4]/Q
                         net (fo=6, routed)           0.695  2196.201    HDMI/o_period[4]
    SLICE_X32Y24         LUT2 (Prop_lut2_I1_O)        0.124  2196.325 r  HDMI/freq_kHz_i_29/O
                         net (fo=1, routed)           0.000  2196.325    HDMI/freq_kHz_i_29_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2196.858 r  HDMI/freq_kHz_i_18/CO[3]
                         net (fo=1, routed)           0.009  2196.867    HDMI/freq_kHz_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2197.086 r  HDMI/freq_kHz_i_10/O[0]
                         net (fo=13, routed)          0.816  2197.903    HDMI/Driver_ADC_0/Freq_Cal_0/O[0]
    SLICE_X30Y24         LUT4 (Prop_lut4_I1_O)        0.295  2198.198 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_24/O
                         net (fo=1, routed)           0.000  2198.198    HDMI/Driver_ADC_0_n_14
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2198.731 r  HDMI/freq_kHz_i_11/CO[3]
                         net (fo=1, routed)           0.009  2198.740    HDMI/freq_kHz_i_11_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2198.969 r  HDMI/freq_kHz_i_9/CO[2]
                         net (fo=3, routed)           0.314  2199.282    HDMI/Driver_ADC_0/Freq_Cal_0/period_o_reg[7]_0[0]
    SLICE_X31Y25         LUT5 (Prop_lut5_I3_O)        0.310  2199.593 r  HDMI/Driver_ADC_0/Freq_Cal_0/freq_kHz_i_8/O
                         net (fo=1, routed)           0.566  2200.158    HDMI/Driver_ADC_0_n_12
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[0])
                                                      1.820  2201.979 r  HDMI/freq_kHz/P[0]
                         net (fo=1, routed)           0.518  2202.497    HDMI/freq_display/P[0]
    SLICE_X31Y26         FDRE                                         r  HDMI/freq_display/a0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2190.022  2190.022 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  2190.022 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449  2191.471    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122  2188.350 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  2189.931    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2190.022 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.433  2191.455    HDMI/freq_display/clk_out1
    SLICE_X31Y26         FDRE                                         r  HDMI/freq_display/a0_reg[0]/C
                         clock pessimism              0.000  2191.455    
                         clock uncertainty           -0.416  2191.039    
    SLICE_X31Y26         FDRE (Setup_fdre_C_D)       -0.047  2190.992    HDMI/freq_display/a0_reg[0]
  -------------------------------------------------------------------
                         required time                       2190.992    
                         arrival time                       -2202.497    
  -------------------------------------------------------------------
                         slack                                -11.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/max_display/a0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.250ns (56.619%)  route 0.192ns (43.381%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.578     1.445    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X4Y23          FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[2]/Q
                         net (fo=7, routed)           0.192     1.778    HDMI/o_max_data[2]
    SLICE_X6Y22          LUT3 (Prop_lut3_I0_O)        0.045     1.823 r  HDMI/a0[0]_i_3/O
                         net (fo=1, routed)           0.000     1.823    HDMI/a0[0]_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.887 r  HDMI/a0_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    HDMI/max_display/D[0]
    SLICE_X6Y22          FDRE                                         r  HDMI/max_display/a0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.847     0.847    HDMI/max_display/clk_out1
    SLICE_X6Y22          FDRE                                         r  HDMI/max_display/a0_reg[0]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.416     1.263    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.134     1.397    HDMI/max_display/a0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/max_display/a1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.361ns (51.330%)  route 0.342ns (48.670%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.578     1.445    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X5Y23          FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[4]/Q
                         net (fo=8, routed)           0.165     1.751    HDMI/Driver_ADC_0/Freq_Cal_0/a0_reg[0]_0[4]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.045     1.796 r  HDMI/Driver_ADC_0/Freq_Cal_0/a1[3]_i_5/O
                         net (fo=1, routed)           0.000     1.796    HDMI/Driver_ADC_0_n_17
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.866 r  HDMI/a1_reg[3]_i_2/O[0]
                         net (fo=9, routed)           0.177     2.043    HDMI/Driver_ADC_0/Freq_Cal_0/max_data_3v30[4]
    SLICE_X7Y23          LUT6 (Prop_lut6_I3_O)        0.105     2.148 r  HDMI/Driver_ADC_0/Freq_Cal_0/a1[3]_i_1/O
                         net (fo=1, routed)           0.000     2.148    HDMI/max_display/max_data_o_reg[6][3]
    SLICE_X7Y23          FDRE                                         r  HDMI/max_display/a1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.845     0.845    HDMI/max_display/clk_out1
    SLICE_X7Y23          FDRE                                         r  HDMI/max_display/a1_reg[3]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.416     1.261    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.092     1.353    HDMI/max_display/a1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/max_display/a1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.361ns (51.258%)  route 0.343ns (48.742%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.578     1.445    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X5Y23          FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[4]/Q
                         net (fo=8, routed)           0.165     1.751    HDMI/Driver_ADC_0/Freq_Cal_0/a0_reg[0]_0[4]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.045     1.796 r  HDMI/Driver_ADC_0/Freq_Cal_0/a1[3]_i_5/O
                         net (fo=1, routed)           0.000     1.796    HDMI/Driver_ADC_0_n_17
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.866 r  HDMI/a1_reg[3]_i_2/O[0]
                         net (fo=9, routed)           0.178     2.044    HDMI/Driver_ADC_0/Freq_Cal_0/max_data_3v30[4]
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.105     2.149 r  HDMI/Driver_ADC_0/Freq_Cal_0/a1[2]_i_1/O
                         net (fo=1, routed)           0.000     2.149    HDMI/max_display/max_data_o_reg[6][2]
    SLICE_X7Y23          FDRE                                         r  HDMI/max_display/a1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.845     0.845    HDMI/max_display/clk_out1
    SLICE_X7Y23          FDRE                                         r  HDMI/max_display/a1_reg[2]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.416     1.261    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.091     1.352    HDMI/max_display/a1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/max_display/a1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.361ns (49.373%)  route 0.370ns (50.627%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.578     1.445    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X5Y23          FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[4]/Q
                         net (fo=8, routed)           0.165     1.751    HDMI/Driver_ADC_0/Freq_Cal_0/a0_reg[0]_0[4]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.045     1.796 r  HDMI/Driver_ADC_0/Freq_Cal_0/a1[3]_i_5/O
                         net (fo=1, routed)           0.000     1.796    HDMI/Driver_ADC_0_n_17
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.866 r  HDMI/a1_reg[3]_i_2/O[0]
                         net (fo=9, routed)           0.205     2.071    HDMI/Driver_ADC_0/Freq_Cal_0/max_data_3v30[4]
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.105     2.176 r  HDMI/Driver_ADC_0/Freq_Cal_0/a1[1]_i_1/O
                         net (fo=1, routed)           0.000     2.176    HDMI/max_display/max_data_o_reg[6][1]
    SLICE_X7Y26          FDRE                                         r  HDMI/max_display/a1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.845     0.845    HDMI/max_display/clk_out1
    SLICE_X7Y26          FDRE                                         r  HDMI/max_display/a1_reg[1]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.416     1.261    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.091     1.352    HDMI/max_display/a1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/max_display/a0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.360ns (42.229%)  route 0.492ns (57.771%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.578     1.445    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X4Y23          FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[2]/Q
                         net (fo=7, routed)           0.203     1.789    HDMI/o_max_data[2]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.834 r  HDMI/a0[3]_i_12/O
                         net (fo=1, routed)           0.000     1.834    HDMI/a0[3]_i_12_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.900 r  HDMI/a0_reg[3]_i_3/O[1]
                         net (fo=11, routed)          0.290     2.190    HDMI/Driver_ADC_0/Freq_Cal_0/max_data_3v30[1]
    SLICE_X6Y25          LUT6 (Prop_lut6_I2_O)        0.108     2.298 r  HDMI/Driver_ADC_0/Freq_Cal_0/a0[1]_i_1/O
                         net (fo=1, routed)           0.000     2.298    HDMI/max_display/D[1]
    SLICE_X6Y25          FDRE                                         r  HDMI/max_display/a0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.844     0.844    HDMI/max_display/clk_out1
    SLICE_X6Y25          FDRE                                         r  HDMI/max_display/a0_reg[1]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.416     1.260    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.120     1.380    HDMI/max_display/a0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/max_display/a1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.456ns (53.253%)  route 0.400ns (46.747%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.578     1.445    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X5Y23          FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[0]/Q
                         net (fo=4, routed)           0.143     1.716    HDMI/o_max_data[0]
    SLICE_X6Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.170     1.886 r  HDMI/a0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.886    HDMI/a0_reg[0]_i_1_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.939 r  HDMI/a0_reg[3]_i_3/O[0]
                         net (fo=4, routed)           0.257     2.196    HDMI/Driver_ADC_0/Freq_Cal_0/max_data_3v30[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.105     2.301 r  HDMI/Driver_ADC_0/Freq_Cal_0/a1[0]_i_1/O
                         net (fo=1, routed)           0.000     2.301    HDMI/max_display/max_data_o_reg[6][0]
    SLICE_X6Y25          FDRE                                         r  HDMI/max_display/a1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.844     0.844    HDMI/max_display/clk_out1
    SLICE_X6Y25          FDRE                                         r  HDMI/max_display/a1_reg[0]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.416     1.260    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.121     1.381    HDMI/max_display/a1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/max_display/a2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.423ns (48.983%)  route 0.441ns (51.017%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.578     1.445    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X5Y23          FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[4]/Q
                         net (fo=8, routed)           0.165     1.751    HDMI/o_max_data[4]
    SLICE_X6Y24          LUT2 (Prop_lut2_I0_O)        0.048     1.799 r  HDMI/a1[3]_i_3/O
                         net (fo=1, routed)           0.000     1.799    HDMI/a1[3]_i_3_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.126     1.925 r  HDMI/a1_reg[3]_i_2/O[2]
                         net (fo=16, routed)          0.276     2.201    HDMI/Driver_ADC_0/Freq_Cal_0/max_data_3v30[6]
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.108     2.309 r  HDMI/Driver_ADC_0/Freq_Cal_0/a2[1]_i_1/O
                         net (fo=1, routed)           0.000     2.309    HDMI/max_display/max_data_o_reg[6]_0[1]
    SLICE_X6Y26          FDRE                                         r  HDMI/max_display/a2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.845     0.845    HDMI/max_display/clk_out1
    SLICE_X6Y26          FDRE                                         r  HDMI/max_display/a2_reg[1]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.416     1.261    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.121     1.382    HDMI/max_display/a2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/max_display/a0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.456ns (49.439%)  route 0.466ns (50.561%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.578     1.445    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X5Y23          FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[0]/Q
                         net (fo=4, routed)           0.143     1.716    HDMI/o_max_data[0]
    SLICE_X6Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.170     1.886 r  HDMI/a0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.886    HDMI/a0_reg[0]_i_1_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.939 r  HDMI/a0_reg[3]_i_3/O[0]
                         net (fo=4, routed)           0.323     2.262    HDMI/Driver_ADC_0/Freq_Cal_0/max_data_3v30[0]
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.105     2.367 r  HDMI/Driver_ADC_0/Freq_Cal_0/a0[3]_i_1/O
                         net (fo=1, routed)           0.000     2.367    HDMI/max_display/D[3]
    SLICE_X4Y25          FDRE                                         r  HDMI/max_display/a0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.844     0.844    HDMI/max_display/clk_out1
    SLICE_X4Y25          FDRE                                         r  HDMI/max_display/a0_reg[3]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.416     1.260    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.092     1.352    HDMI/max_display/a0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/max_display/a2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.423ns (42.403%)  route 0.575ns (57.597%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.578     1.445    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X5Y23          FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[4]/Q
                         net (fo=8, routed)           0.165     1.751    HDMI/o_max_data[4]
    SLICE_X6Y24          LUT2 (Prop_lut2_I0_O)        0.048     1.799 r  HDMI/a1[3]_i_3/O
                         net (fo=1, routed)           0.000     1.799    HDMI/a1[3]_i_3_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.126     1.925 r  HDMI/a1_reg[3]_i_2/O[2]
                         net (fo=16, routed)          0.410     2.335    HDMI/Driver_ADC_0/Freq_Cal_0/max_data_3v30[6]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.108     2.443 r  HDMI/Driver_ADC_0/Freq_Cal_0/a2[0]_i_1/O
                         net (fo=1, routed)           0.000     2.443    HDMI/max_display/max_data_o_reg[6]_0[0]
    SLICE_X6Y26          FDRE                                         r  HDMI/max_display/a2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.845     0.845    HDMI/max_display/clk_out1
    SLICE_X6Y26          FDRE                                         r  HDMI/max_display/a2_reg[0]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.416     1.261    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.121     1.382    HDMI/max_display/a2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDMI/max_display/a0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.405ns (39.470%)  route 0.621ns (60.530%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.577     1.444    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X7Y24          FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  HDMI/Driver_ADC_0/Freq_Cal_0/max_data_o_reg[5]/Q
                         net (fo=8, routed)           0.174     1.760    HDMI/Driver_ADC_0/Freq_Cal_0/a0_reg[0]_0[5]
    SLICE_X6Y24          LUT3 (Prop_lut3_I0_O)        0.045     1.805 r  HDMI/Driver_ADC_0/Freq_Cal_0/a1[3]_i_4/O
                         net (fo=1, routed)           0.000     1.805    HDMI/Driver_ADC_0_n_16
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.871 r  HDMI/a1_reg[3]_i_2/O[1]
                         net (fo=9, routed)           0.190     2.060    HDMI/Driver_ADC_0/Freq_Cal_0/max_data_3v30[5]
    SLICE_X6Y25          LUT6 (Prop_lut6_I2_O)        0.108     2.168 r  HDMI/Driver_ADC_0/Freq_Cal_0/a0[3]_i_4/O
                         net (fo=4, routed)           0.257     2.425    HDMI/Driver_ADC_0/Freq_Cal_0/a0[3]_i_4_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I3_O)        0.045     2.470 r  HDMI/Driver_ADC_0/Freq_Cal_0/a0[2]_i_1/O
                         net (fo=1, routed)           0.000     2.470    HDMI/max_display/D[2]
    SLICE_X6Y26          FDRE                                         r  HDMI/max_display/a0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.845     0.845    HDMI/max_display/clk_out1
    SLICE_X6Y26          FDRE                                         r  HDMI/max_display/a0_reg[2]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.416     1.261    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.120     1.381    HDMI/max_display/a0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  1.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        7.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 0.419ns (5.864%)  route 6.726ns (94.136%))
  Logic Levels:           0  
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 17.908 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.620     1.620    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y28         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.419     2.039 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.726     8.765    HDMI/Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.439    14.632    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.715 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581    16.296    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.387 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    17.908    HDMI/Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    17.908    
                         clock uncertainty           -0.423    17.484    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.460    HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         16.460    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.835ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 0.419ns (5.982%)  route 6.586ns (94.018%))
  Logic Levels:           0  
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 17.908 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.620     1.620    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y28         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.419     2.039 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.586     8.625    HDMI/Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.439    14.632    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.715 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581    16.296    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.387 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    17.908    HDMI/Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    17.908    
                         clock uncertainty           -0.423    17.484    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.460    HDMI/Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.460    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  7.835    

Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 0.419ns (5.994%)  route 6.571ns (94.006%))
  Logic Levels:           0  
  Clock Path Skew:        3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 17.915 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.620     1.620    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y28         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.419     2.039 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.571     8.611    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.439    14.632    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.715 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581    16.296    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.387 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.528    17.915    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    17.915    
                         clock uncertainty           -0.423    17.491    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.467    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         16.467    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  7.857    

Slack (MET) :             7.905ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 0.419ns (6.035%)  route 6.523ns (93.965%))
  Logic Levels:           0  
  Clock Path Skew:        3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 17.915 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.620     1.620    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y28         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.419     2.039 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.523     8.563    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.439    14.632    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.715 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581    16.296    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.387 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.528    17.915    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    17.915    
                         clock uncertainty           -0.423    17.491    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.467    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.467    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  7.905    

Slack (MET) :             7.987ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 0.419ns (6.112%)  route 6.436ns (93.888%))
  Logic Levels:           0  
  Clock Path Skew:        3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 17.910 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.620     1.620    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y28         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.419     2.039 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.436     8.476    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.439    14.632    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.715 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581    16.296    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.387 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    17.910    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    17.910    
                         clock uncertainty           -0.423    17.486    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.462    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         16.462    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  7.987    

Slack (MET) :             7.992ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 0.419ns (6.116%)  route 6.432ns (93.884%))
  Logic Levels:           0  
  Clock Path Skew:        3.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 17.911 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.620     1.620    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y28         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.419     2.039 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.432     8.471    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.439    14.632    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.715 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581    16.296    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.387 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.524    17.911    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    17.911    
                         clock uncertainty           -0.423    17.487    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.463    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.463    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  7.992    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 0.419ns (6.120%)  route 6.427ns (93.880%))
  Logic Levels:           0  
  Clock Path Skew:        3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 17.910 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.620     1.620    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y28         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.419     2.039 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.427     8.467    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.439    14.632    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.715 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581    16.296    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.387 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    17.910    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    17.910    
                         clock uncertainty           -0.423    17.486    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.462    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.462    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  7.996    

Slack (MET) :             8.011ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 0.419ns (6.133%)  route 6.413ns (93.867%))
  Logic Levels:           0  
  Clock Path Skew:        3.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 17.911 - 13.193 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.620     1.620    HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y28         FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.419     2.039 r  HDMI/Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.413     8.452    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.439    14.632    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.715 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581    16.296    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.387 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.524    17.911    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    17.911    
                         clock uncertainty           -0.423    17.487    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    16.463    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         16.463    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  8.011    

Slack (MET) :             9.180ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.066ns  (logic 0.456ns (7.517%)  route 5.610ns (92.483%))
  Logic Levels:           0  
  Clock Path Skew:        3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 17.911 - 13.193 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.616     1.616    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y23         FDSE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDSE (Prop_fdse_C_Q)         0.456     2.072 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           5.610     7.683    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.439    14.632    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.715 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581    16.296    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.387 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.524    17.911    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    17.911    
                         clock uncertainty           -0.423    17.487    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    16.862    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  9.180    

Slack (MET) :             9.205ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.193ns  (PixelClkIO rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 0.456ns (7.550%)  route 5.584ns (92.450%))
  Logic Levels:           0  
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 17.915 - 13.193 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.621     1.621    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y29         FDSE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDSE (Prop_fdse_C_Q)         0.456     2.077 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           5.584     7.661    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.439    14.632    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    14.715 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.581    16.296    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.387 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.528    17.915    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    17.915    
                         clock uncertainty           -0.423    17.491    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    16.866    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.866    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  9.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.164ns (7.171%)  route 2.123ns (92.829%))
  Logic Levels:           0  
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.580     0.580    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y24         FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.123     2.867    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.811     0.810    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.863 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.393    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.422 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.272    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.272    
                         clock uncertainty            0.423     2.695    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.714    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.164ns (7.053%)  route 2.161ns (92.947%))
  Logic Levels:           0  
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.585     0.585    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y30         FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.161     2.910    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.811     0.810    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.863 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.393    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.422 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.276    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.276    
                         clock uncertainty            0.423     2.699    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.718    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.164ns (7.031%)  route 2.168ns (92.969%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.580     0.580    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y24         FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.168     2.912    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.811     0.810    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.863 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.393    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.422 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.274    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.274    
                         clock uncertainty            0.423     2.697    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.716    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.148ns (6.488%)  route 2.133ns (93.512%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.580     0.580    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y25         FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.148     0.728 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.133     2.861    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.811     0.810    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.863 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.393    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.422 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.274    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.274    
                         clock uncertainty            0.423     2.697    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     2.663    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.164ns (6.997%)  route 2.180ns (93.003%))
  Logic Levels:           0  
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.580     0.580    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y24         FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.180     2.923    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y28         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.811     0.810    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.863 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.393    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.422 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.272    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.272    
                         clock uncertainty            0.423     2.695    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.714    HDMI/Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.164ns (6.994%)  route 2.181ns (93.006%))
  Logic Levels:           0  
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.585     0.585    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y30         FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.181     2.929    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.811     0.810    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.863 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.393    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.422 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.276    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.276    
                         clock uncertainty            0.423     2.699    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.718    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.141ns (6.011%)  route 2.205ns (93.989%))
  Logic Levels:           0  
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.585     0.585    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y30         FDSE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDSE (Prop_fdse_C_Q)         0.141     0.726 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.205     2.930    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y31         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.811     0.810    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.863 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.393    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.422 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.276    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.276    
                         clock uncertainty            0.423     2.699    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.718    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.141ns (6.004%)  route 2.207ns (93.996%))
  Logic Levels:           0  
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.584     0.584    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y29         FDSE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDSE (Prop_fdse_C_Q)         0.141     0.725 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.207     2.932    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.811     0.810    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.863 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.393    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.422 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.276    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.276    
                         clock uncertainty            0.423     2.699    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.718    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.164ns (6.943%)  route 2.198ns (93.057%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.580     0.580    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y25         FDRE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.198     2.942    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.811     0.810    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.863 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.393    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.422 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.852     2.274    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.274    
                         clock uncertainty            0.423     2.697    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.716    HDMI/Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.141ns (5.975%)  route 2.219ns (94.025%))
  Logic Levels:           0  
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.184ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.585     0.585    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y30         FDSE                                         r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDSE (Prop_fdse_C_Q)         0.141     0.726 r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.219     2.944    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y31         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.811     0.810    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.863 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.530     1.393    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.422 r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.276    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.276    
                         clock uncertainty            0.423     2.699    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.718    HDMI/Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -4.381ns,  Total Violation      -29.226ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.381ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (sys_clk_pin rise@3760.000ns - clk_out1_clk_wiz_0 rise@3759.978ns)
  Data Path Delay:        7.135ns  (logic 0.518ns (7.260%)  route 6.617ns (92.740%))
  Logic Levels:           0  
  Clock Path Skew:        3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 3764.749 - 3760.000 ) 
    Source Clock Delay      (SCD):    1.540ns = ( 3761.518 - 3759.978 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   3759.978  3759.978 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3759.978 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567  3761.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324  3758.221 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3759.882    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3759.978 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.540  3761.518    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y67         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518  3762.036 r  HDMI/Driver_ADC_0/adc_data_i_reg[2]/Q
                         net (fo=8, routed)           6.617  3768.652    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[2]
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   3760.000  3760.000 r  
    H4                                                0.000  3760.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  3760.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373  3761.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859  3763.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3763.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.426  3764.749    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[2]/C
                         clock pessimism              0.000  3764.749    
                         clock uncertainty           -0.416  3764.332    
    SLICE_X13Y65         FDCE (Setup_fdce_C_D)       -0.061  3764.271    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[2]
  -------------------------------------------------------------------
                         required time                       3764.271    
                         arrival time                       -3768.652    
  -------------------------------------------------------------------
                         slack                                 -4.381    

Slack (VIOLATED) :        -4.085ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (sys_clk_pin rise@3760.000ns - clk_out1_clk_wiz_0 rise@3759.978ns)
  Data Path Delay:        6.834ns  (logic 0.518ns (7.580%)  route 6.316ns (92.420%))
  Logic Levels:           0  
  Clock Path Skew:        3.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 3764.750 - 3760.000 ) 
    Source Clock Delay      (SCD):    1.540ns = ( 3761.518 - 3759.978 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   3759.978  3759.978 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3759.978 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567  3761.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324  3758.221 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3759.882    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3759.978 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.540  3761.518    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y67         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518  3762.036 r  HDMI/Driver_ADC_0/adc_data_i_reg[5]/Q
                         net (fo=8, routed)           6.316  3768.352    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[5]
    SLICE_X11Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   3760.000  3760.000 r  
    H4                                                0.000  3760.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  3760.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373  3761.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859  3763.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3763.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.427  3764.750    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X11Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[5]/C
                         clock pessimism              0.000  3764.750    
                         clock uncertainty           -0.416  3764.333    
    SLICE_X11Y65         FDCE (Setup_fdce_C_D)       -0.067  3764.266    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[5]
  -------------------------------------------------------------------
                         required time                       3764.266    
                         arrival time                       -3768.352    
  -------------------------------------------------------------------
                         slack                                 -4.085    

Slack (VIOLATED) :        -3.915ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (sys_clk_pin rise@3760.000ns - clk_out1_clk_wiz_0 rise@3759.978ns)
  Data Path Delay:        6.626ns  (logic 0.518ns (7.818%)  route 6.108ns (92.182%))
  Logic Levels:           0  
  Clock Path Skew:        3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 3764.749 - 3760.000 ) 
    Source Clock Delay      (SCD):    1.541ns = ( 3761.519 - 3759.978 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   3759.978  3759.978 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3759.978 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567  3761.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324  3758.221 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3759.882    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3759.978 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.541  3761.519    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y66         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDCE (Prop_fdce_C_Q)         0.518  3762.037 r  HDMI/Driver_ADC_0/adc_data_i_reg[1]/Q
                         net (fo=8, routed)           6.108  3768.145    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[1]
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   3760.000  3760.000 r  
    H4                                                0.000  3760.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  3760.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373  3761.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859  3763.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3763.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.426  3764.749    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[1]/C
                         clock pessimism              0.000  3764.749    
                         clock uncertainty           -0.416  3764.332    
    SLICE_X13Y65         FDCE (Setup_fdce_C_D)       -0.103  3764.229    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[1]
  -------------------------------------------------------------------
                         required time                       3764.229    
                         arrival time                       -3768.145    
  -------------------------------------------------------------------
                         slack                                 -3.915    

Slack (VIOLATED) :        -3.850ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (sys_clk_pin rise@3760.000ns - clk_out1_clk_wiz_0 rise@3759.978ns)
  Data Path Delay:        6.592ns  (logic 0.518ns (7.858%)  route 6.074ns (92.142%))
  Logic Levels:           0  
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 3764.750 - 3760.000 ) 
    Source Clock Delay      (SCD):    1.538ns = ( 3761.516 - 3759.978 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   3759.978  3759.978 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3759.978 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567  3761.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324  3758.221 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3759.882    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3759.978 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.538  3761.516    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y68         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDCE (Prop_fdce_C_Q)         0.518  3762.034 r  HDMI/Driver_ADC_0/adc_data_i_reg[7]/Q
                         net (fo=8, routed)           6.074  3768.108    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[7]
    SLICE_X11Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   3760.000  3760.000 r  
    H4                                                0.000  3760.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  3760.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373  3761.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859  3763.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3763.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.427  3764.750    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X11Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]/C
                         clock pessimism              0.000  3764.750    
                         clock uncertainty           -0.416  3764.333    
    SLICE_X11Y65         FDCE (Setup_fdce_C_D)       -0.075  3764.258    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]
  -------------------------------------------------------------------
                         required time                       3764.258    
                         arrival time                       -3768.108    
  -------------------------------------------------------------------
                         slack                                 -3.850    

Slack (VIOLATED) :        -3.457ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (sys_clk_pin rise@3760.000ns - clk_out1_clk_wiz_0 rise@3759.978ns)
  Data Path Delay:        6.213ns  (logic 0.518ns (8.337%)  route 5.695ns (91.663%))
  Logic Levels:           0  
  Clock Path Skew:        3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 3764.749 - 3760.000 ) 
    Source Clock Delay      (SCD):    1.540ns = ( 3761.518 - 3759.978 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   3759.978  3759.978 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3759.978 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567  3761.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324  3758.221 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3759.882    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3759.978 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.540  3761.518    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y67         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518  3762.036 r  HDMI/Driver_ADC_0/adc_data_i_reg[3]/Q
                         net (fo=8, routed)           5.695  3767.731    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[3]
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   3760.000  3760.000 r  
    H4                                                0.000  3760.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  3760.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373  3761.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859  3763.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3763.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.426  3764.749    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[3]/C
                         clock pessimism              0.000  3764.749    
                         clock uncertainty           -0.416  3764.332    
    SLICE_X13Y65         FDCE (Setup_fdce_C_D)       -0.058  3764.274    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[3]
  -------------------------------------------------------------------
                         required time                       3764.274    
                         arrival time                       -3767.731    
  -------------------------------------------------------------------
                         slack                                 -3.457    

Slack (VIOLATED) :        -3.293ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (sys_clk_pin rise@3760.000ns - clk_out1_clk_wiz_0 rise@3759.978ns)
  Data Path Delay:        6.039ns  (logic 0.518ns (8.577%)  route 5.521ns (91.423%))
  Logic Levels:           0  
  Clock Path Skew:        3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 3764.749 - 3760.000 ) 
    Source Clock Delay      (SCD):    1.541ns = ( 3761.519 - 3759.978 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   3759.978  3759.978 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3759.978 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567  3761.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324  3758.221 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3759.882    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3759.978 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.541  3761.519    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y66         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDCE (Prop_fdce_C_Q)         0.518  3762.037 r  HDMI/Driver_ADC_0/adc_data_i_reg[0]/Q
                         net (fo=8, routed)           5.521  3767.558    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[0]
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   3760.000  3760.000 r  
    H4                                                0.000  3760.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  3760.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373  3761.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859  3763.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3763.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.426  3764.749    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[0]/C
                         clock pessimism              0.000  3764.749    
                         clock uncertainty           -0.416  3764.332    
    SLICE_X13Y65         FDCE (Setup_fdce_C_D)       -0.067  3764.265    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[0]
  -------------------------------------------------------------------
                         required time                       3764.265    
                         arrival time                       -3767.558    
  -------------------------------------------------------------------
                         slack                                 -3.293    

Slack (VIOLATED) :        -3.161ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (sys_clk_pin rise@3760.000ns - clk_out1_clk_wiz_0 rise@3759.978ns)
  Data Path Delay:        5.913ns  (logic 0.518ns (8.760%)  route 5.395ns (91.240%))
  Logic Levels:           0  
  Clock Path Skew:        3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 3764.749 - 3760.000 ) 
    Source Clock Delay      (SCD):    1.540ns = ( 3761.518 - 3759.978 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   3759.978  3759.978 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3759.978 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567  3761.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324  3758.221 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3759.882    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3759.978 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.540  3761.518    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y67         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518  3762.036 r  HDMI/Driver_ADC_0/adc_data_i_reg[4]/Q
                         net (fo=8, routed)           5.395  3767.431    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[4]
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   3760.000  3760.000 r  
    H4                                                0.000  3760.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  3760.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373  3761.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859  3763.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3763.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.426  3764.749    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[4]/C
                         clock pessimism              0.000  3764.749    
                         clock uncertainty           -0.416  3764.332    
    SLICE_X13Y65         FDCE (Setup_fdce_C_D)       -0.062  3764.270    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[4]
  -------------------------------------------------------------------
                         required time                       3764.270    
                         arrival time                       -3767.431    
  -------------------------------------------------------------------
                         slack                                 -3.161    

Slack (VIOLATED) :        -3.084ns  (required time - arrival time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (sys_clk_pin rise@3760.000ns - clk_out1_clk_wiz_0 rise@3759.978ns)
  Data Path Delay:        5.820ns  (logic 0.518ns (8.900%)  route 5.302ns (91.100%))
  Logic Levels:           0  
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 3764.750 - 3760.000 ) 
    Source Clock Delay      (SCD):    1.538ns = ( 3761.516 - 3759.978 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   3759.978  3759.978 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  3759.978 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567  3761.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324  3758.221 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3759.882    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  3759.978 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.538  3761.516    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y68         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDCE (Prop_fdce_C_Q)         0.518  3762.034 r  HDMI/Driver_ADC_0/adc_data_i_reg[6]/Q
                         net (fo=8, routed)           5.302  3767.336    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[6]
    SLICE_X11Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   3760.000  3760.000 r  
    H4                                                0.000  3760.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  3760.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373  3761.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859  3763.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3763.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.427  3764.750    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X11Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[6]/C
                         clock pessimism              0.000  3764.750    
                         clock uncertainty           -0.416  3764.333    
    SLICE_X11Y65         FDCE (Setup_fdce_C_D)       -0.081  3764.252    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[6]
  -------------------------------------------------------------------
                         required time                       3764.252    
                         arrival time                       -3767.336    
  -------------------------------------------------------------------
                         slack                                 -3.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.164ns (6.459%)  route 2.375ns (93.541%))
  Logic Levels:           0  
  Clock Path Skew:        1.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.554     0.554    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y68         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  HDMI/Driver_ADC_0/adc_data_i_reg[6]/Q
                         net (fo=8, routed)           2.375     3.093    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[6]
    SLICE_X11Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.823     1.934    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X11Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[6]/C
                         clock pessimism              0.000     1.934    
                         clock uncertainty            0.416     2.351    
    SLICE_X11Y65         FDCE (Hold_fdce_C_D)         0.066     2.417    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.164ns (6.127%)  route 2.512ns (93.873%))
  Logic Levels:           0  
  Clock Path Skew:        1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.556     0.556    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y66         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDCE (Prop_fdce_C_Q)         0.164     0.720 r  HDMI/Driver_ADC_0/adc_data_i_reg[0]/Q
                         net (fo=8, routed)           2.512     3.232    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[0]
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.823     1.934    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[0]/C
                         clock pessimism              0.000     1.934    
                         clock uncertainty            0.416     2.351    
    SLICE_X13Y65         FDCE (Hold_fdce_C_D)         0.070     2.421    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.164ns (6.029%)  route 2.556ns (93.971%))
  Logic Levels:           0  
  Clock Path Skew:        1.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.555     0.555    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y67         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  HDMI/Driver_ADC_0/adc_data_i_reg[3]/Q
                         net (fo=8, routed)           2.556     3.275    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[3]
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.823     1.934    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[3]/C
                         clock pessimism              0.000     1.934    
                         clock uncertainty            0.416     2.351    
    SLICE_X13Y65         FDCE (Hold_fdce_C_D)         0.072     2.423    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.164ns (6.032%)  route 2.555ns (93.968%))
  Logic Levels:           0  
  Clock Path Skew:        1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.556     0.556    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y66         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDCE (Prop_fdce_C_Q)         0.164     0.720 r  HDMI/Driver_ADC_0/adc_data_i_reg[1]/Q
                         net (fo=8, routed)           2.555     3.275    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[1]
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.823     1.934    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[1]/C
                         clock pessimism              0.000     1.934    
                         clock uncertainty            0.416     2.351    
    SLICE_X13Y65         FDCE (Hold_fdce_C_D)         0.059     2.410    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 0.418ns (8.149%)  route 4.711ns (91.851%))
  Logic Levels:           0  
  Clock Path Skew:        3.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.043ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449     1.449    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.672 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.424     1.424    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y67         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.418     1.842 r  HDMI/Driver_ADC_0/adc_data_i_reg[4]/Q
                         net (fo=8, routed)           4.711     6.553    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[4]
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.501 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.542     5.043    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[4]/C
                         clock pessimism              0.000     5.043    
                         clock uncertainty            0.416     5.459    
    SLICE_X13Y65         FDCE (Hold_fdce_C_D)         0.179     5.638    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.638    
                         arrival time                           6.553    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.164ns (5.579%)  route 2.775ns (94.421%))
  Logic Levels:           0  
  Clock Path Skew:        1.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.554     0.554    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y68         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  HDMI/Driver_ADC_0/adc_data_i_reg[7]/Q
                         net (fo=8, routed)           2.775     3.493    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[7]
    SLICE_X11Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.823     1.934    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X11Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]/C
                         clock pessimism              0.000     1.934    
                         clock uncertainty            0.416     2.351    
    SLICE_X11Y65         FDCE (Hold_fdce_C_D)         0.051     2.402    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.164ns (5.351%)  route 2.901ns (94.649%))
  Logic Levels:           0  
  Clock Path Skew:        1.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.555     0.555    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y67         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  HDMI/Driver_ADC_0/adc_data_i_reg[5]/Q
                         net (fo=8, routed)           2.901     3.619    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[5]
    SLICE_X11Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.823     1.934    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X11Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[5]/C
                         clock pessimism              0.000     1.934    
                         clock uncertainty            0.416     2.351    
    SLICE_X11Y65         FDCE (Hold_fdce_C_D)         0.070     2.421    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 HDMI/Driver_ADC_0/adc_data_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.164ns (5.313%)  route 2.923ns (94.687%))
  Logic Levels:           0  
  Clock Path Skew:        1.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.300ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.555     0.555    HDMI/Driver_ADC_0/clk_out1
    SLICE_X14Y67         FDCE                                         r  HDMI/Driver_ADC_0/adc_data_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  HDMI/Driver_ADC_0/adc_data_i_reg[2]/Q
                         net (fo=8, routed)           2.923     3.641    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[7]_0[2]
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.823     1.934    HDMI/Driver_ADC_0/Freq_Cal_0/clk_100MHz
    SLICE_X13Y65         FDCE                                         r  HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[2]/C
                         clock pessimism              0.000     1.934    
                         clock uncertainty            0.416     2.351    
    SLICE_X13Y65         FDCE (Hold_fdce_C_D)         0.070     2.421    HDMI/Driver_ADC_0/Freq_Cal_0/adc_data_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  1.221    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.235ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.478ns (37.504%)  route 0.797ns (62.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 14.695 - 13.193 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.617     1.617    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X6Y54          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDPE (Prop_fdpe_C_Q)         0.478     2.095 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.797     2.892    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y51          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.502    14.695    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X0Y51          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.078    14.773    
                         clock uncertainty           -0.116    14.657    
    SLICE_X0Y51          FDPE (Recov_fdpe_C_PRE)     -0.530    14.127    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                 11.235    

Slack (MET) :             11.235ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.478ns (37.504%)  route 0.797ns (62.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 14.695 - 13.193 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.617     1.617    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X6Y54          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDPE (Prop_fdpe_C_Q)         0.478     2.095 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.797     2.892    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y51          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.502    14.695    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X0Y51          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.078    14.773    
                         clock uncertainty           -0.116    14.657    
    SLICE_X0Y51          FDPE (Recov_fdpe_C_PRE)     -0.530    14.127    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                 11.235    

Slack (MET) :             11.235ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.478ns (37.504%)  route 0.797ns (62.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 14.695 - 13.193 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.617     1.617    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X6Y54          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDPE (Prop_fdpe_C_Q)         0.478     2.095 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.797     2.892    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y51          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.502    14.695    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X0Y51          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.078    14.773    
                         clock uncertainty           -0.116    14.657    
    SLICE_X0Y51          FDPE (Recov_fdpe_C_PRE)     -0.530    14.127    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                 11.235    

Slack (MET) :             11.258ns  (required time - arrival time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.193ns  (clk_out1_clk_wiz_0 rise@13.193ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.478ns (38.173%)  route 0.774ns (61.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 14.695 - 13.193 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.567     1.567    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.756 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -0.096    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.617     1.617    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X6Y54          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDPE (Prop_fdpe_C_Q)         0.478     2.095 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.774     2.869    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X3Y52          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.193    13.193 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    13.193 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.449    14.642    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    11.521 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.102    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.193 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        1.502    14.695    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X3Y52          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.078    14.773    
                         clock uncertainty           -0.116    14.657    
    SLICE_X3Y52          FDPE (Recov_fdpe_C_PRE)     -0.530    14.127    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -2.869    
  -------------------------------------------------------------------
                         slack                                 11.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.148ns (34.166%)  route 0.285ns (65.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.588     0.588    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X6Y54          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDPE (Prop_fdpe_C_Q)         0.148     0.736 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.285     1.021    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X3Y52          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.860     0.860    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X3Y52          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.234     0.627    
    SLICE_X3Y52          FDPE (Remov_fdpe_C_PRE)     -0.148     0.479    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.148ns (32.996%)  route 0.301ns (67.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.588     0.588    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X6Y54          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDPE (Prop_fdpe_C_Q)         0.148     0.736 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.301     1.036    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y51          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.860     0.860    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X0Y51          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.234     0.627    
    SLICE_X0Y51          FDPE (Remov_fdpe_C_PRE)     -0.148     0.479    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.148ns (32.996%)  route 0.301ns (67.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.588     0.588    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X6Y54          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDPE (Prop_fdpe_C_Q)         0.148     0.736 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.301     1.036    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y51          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.860     0.860    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X0Y51          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.234     0.627    
    SLICE_X0Y51          FDPE (Remov_fdpe_C_PRE)     -0.148     0.479    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Destination:            HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.596ns period=13.193ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.148ns (32.996%)  route 0.301ns (67.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.545     0.545    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.056    -0.512 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.588     0.588    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/bbstub_clk_out1
    SLICE_X6Y54          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDPE (Prop_fdpe_C_Q)         0.148     0.736 f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.301     1.036    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y51          FDPE                                         f  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.813     0.813    HDMI/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.559 r  HDMI/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    HDMI/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HDMI/clk_10/inst/clkout1_buf/O
                         net (fo=1044, routed)        0.860     0.860    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/bbstub_clk_out1
    SLICE_X0Y51          FDPE                                         r  HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.234     0.627    
    SLICE_X0Y51          FDPE (Remov_fdpe_C_PRE)     -0.148     0.479    HDMI/Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.558    





