Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May  6 17:06:37 2021
| Host         : EzBootCamp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7s50
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   143 |
|    Minimum number of control sets                        |   143 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   315 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   143 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    50 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             374 |          123 |
| No           | No                    | Yes                    |              29 |            6 |
| No           | Yes                   | No                     |             359 |          139 |
| Yes          | No                    | No                     |             527 |          168 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            2453 |          858 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                               Enable Signal                                                                                               |                                                                               Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__80_n_0   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__81_n_0         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.take_Intr_2nd_Phase_reg                                            |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Functional_Reset                                                        |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1_n_0                           |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__82_n_0 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                               |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              2 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                           |                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                        |                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                             |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                              | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      |                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              4 |         4.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/axi_arready0                                                                                                                              | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/axi_awready0                                                                                                                              | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                3 |              6 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                   |                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[6]                                                                                                                                               |                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                    |                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                              |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                        |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[14][15]_i_1_n_0                                                                                                                 |                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[5][15]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[4][23]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                 |                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[14][23]_i_1_n_0                                                                                                                 |                                                                                                                                                                             |                1 |              8 |         8.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[3][15]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[8][7]_i_1_n_0                                                                                                                   | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[3][31]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[8][23]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[8][15]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[3][7]_i_1_n_0                                                                                                                   | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[3][23]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[5][23]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[0][15]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[0][31]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[0][23]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[2][23]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[6][23]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[2][15]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[14][7]_i_1_n_0                                                                                                                  |                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[14][31]_i_1_n_0                                                                                                                 |                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[9][15]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[4][31]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[4][7]_i_1_n_0                                                                                                                   | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[5][7]_i_1_n_0                                                                                                                   | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[8][31]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[9][31]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[2][7]_i_1_n_0                                                                                                                   | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[7][23]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[5][31]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[7][31]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[2][31]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[9][7]_i_1_n_0                                                                                                                   | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[6][15]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[7][7]_i_1_n_0                                                                                                                   | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[7][15]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[6][31]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                               |                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                         |                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[6][7]_i_1_n_0                                                                                                                   | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[9][23]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[4][15]_i_1_n_0                                                                                                                  | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |                5 |             10 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                         |                                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/v2_memory[0][7]_i_1_n_0                                                                                                                   | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |               10 |             14 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                               |                7 |             17 |         2.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                  |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                8 |             20 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                4 |             23 |         5.75 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                       |                3 |             23 |         7.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                       |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                  |                8 |             28 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                  |               10 |             30 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                      | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                              | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                       |               32 |             32 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                  |                                                                                                                                                                             |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           |                                                                                                                                                                             |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                              |                                                                                                                                                                             |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                           |               16 |             33 |         2.06 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         |                                                                                                                                                                             |               14 |             47 |         3.36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               23 |             59 |         2.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                         |               27 |             63 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                           |                                                                                                                                                                             |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                             |               16 |             64 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                           |                                                                                                                                                                             |               26 |             81 |         3.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               29 |             83 |         2.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               29 |             94 |         3.24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/w_extended_key[9][127]_i_1_n_0                                                                                                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |               45 |            128 |         2.84 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/w_extended_key[7][127]_i_1_n_0                                                                                                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |               41 |            128 |         3.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/w_extended_key[5][127]_i_1_n_0                                                                                                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |               31 |            128 |         4.13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/w_extended_key[3][127]_i_1_n_0                                                                                                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |               37 |            128 |         3.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/stored_key[127]_i_1_n_0                                                                                                               |                                                                                                                                                                             |               33 |            128 |         3.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/text_out[127]_i_1_n_0                                                                                                                 |                                                                                                                                                                             |               46 |            128 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/w_extended_key[11][127]_i_1_n_0                                                                                                       | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |               31 |            128 |         4.13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/w_extended_key[8][127]_i_1_n_0                                                                                                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |               42 |            128 |         3.05 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/w_extended_key                                                                                                                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |               37 |            128 |         3.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                 |                                                                                                                                                                             |               32 |            128 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/w_extended_key[6][127]_i_1_n_0                                                                                                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |               39 |            128 |         3.28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/w_extended_key[4][127]_i_1_n_0                                                                                                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |               33 |            128 |         3.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/w_extended_key[2][127]_i_1_n_0                                                                                                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |               43 |            128 |         2.98 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/round_key                                                                                                                             | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |               64 |            128 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/w_extended_key[10][127]_i_1_n_0                                                                                                       | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |               42 |            128 |         3.05 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/internal_state[1]                                                                                                                     | design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos                                                                                               |              100 |            137 |         1.37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           |                                                                                                                                                                             |               98 |            308 |         3.14 |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


