Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 28 09:31:21 2018
| Host         : Happy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rgb_control_sets_placed.rpt
| Design       : rgb
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           13 |
|      4 |            1 |
|      8 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              20 |            9 |
| No           | Yes                   | No                     |              62 |           12 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               8 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+-----------------------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------+---------------+-----------------------------------+------------------+----------------+
|  clock_div/clk_div      |               | cnt_reg[0]_LDC_i_1_n_0            |                1 |              2 |
|  clock_div/clk_div      |               | cnt_reg[2]_LDC_i_1_n_0            |                1 |              2 |
|  clock_div/clk_div      |               | cnt_reg[3]_LDC_i_1_n_0            |                1 |              2 |
|  clock_div/clk_div      |               | cnt_reg[0]_LDC_i_2_n_0            |                1 |              2 |
|  clock_div/clk_div      |               | cnt_reg[1]_LDC_i_1_n_0            |                1 |              2 |
|  clock_div/clk_div      |               | cnt_reg[3]_LDC_i_2_n_0            |                1 |              2 |
|  clock_div/clk_div      |               | cnt_reg[1]_LDC_i_2_n_0            |                1 |              2 |
|  clock_div/clk_div      |               | cnt_reg[2]_LDC_i_2_n_0            |                1 |              2 |
|  cnt_reg[0]_LDC_i_1_n_0 |               | cnt_reg[0]_LDC_i_2_n_0            |                1 |              2 |
|  clk_IBUF_BUFG          |               |                                   |                1 |              2 |
|  cnt_reg[2]_LDC_i_1_n_0 |               | cnt_reg[2]_LDC_i_2_n_0            |                1 |              2 |
|  cnt_reg[3]_LDC_i_1_n_0 |               | cnt_reg[3]_LDC_i_2_n_0            |                1 |              2 |
|  cnt_reg[1]_LDC_i_1_n_0 |               | cnt_reg[1]_LDC_i_2_n_0            |                1 |              2 |
|  clk_IBUF_BUFG          |               | reset_IBUF                        |                1 |              4 |
|  clk_IBUF_BUFG          | dbn/E[0]      | reset_IBUF                        |                1 |              8 |
|  clk_IBUF_BUFG          | dbn/ss        |                                   |                2 |              8 |
|  clk_IBUF_BUFG          |               | clock_div/counter_1HZ[26]_i_1_n_0 |                8 |             54 |
+-------------------------+---------------+-----------------------------------+------------------+----------------+


