// Seed: 4248219730
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    input wire id_3,
    input tri id_4
    , id_11,
    input wand id_5
    , id_12,
    input wire id_6,
    input wor id_7,
    output wire id_8,
    input supply0 id_9
    , id_13
);
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    output uwire id_6,
    output wire  id_7
    , id_14,
    input  uwire id_8,
    output wor   id_9,
    input  tri0  id_10,
    output wor   id_11,
    output uwire id_12
);
  assign id_14 = 1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_5,
      id_3,
      id_5,
      id_8,
      id_4,
      id_5,
      id_11,
      id_2
  );
endmodule
