{
  "module_name": "msr-index.h",
  "hash_id": "b4a5bc601b918eaa2a13922e8c8af87ba3b4c1443e945281ad61f5c2aecad26c",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/include/asm/msr-index.h",
  "human_readable_source": " \n#ifndef _ASM_X86_MSR_INDEX_H\n#define _ASM_X86_MSR_INDEX_H\n\n#include <linux/bits.h>\n\n \n\n \n#define MSR_EFER\t\t0xc0000080  \n#define MSR_STAR\t\t0xc0000081  \n#define MSR_LSTAR\t\t0xc0000082  \n#define MSR_CSTAR\t\t0xc0000083  \n#define MSR_SYSCALL_MASK\t0xc0000084  \n#define MSR_FS_BASE\t\t0xc0000100  \n#define MSR_GS_BASE\t\t0xc0000101  \n#define MSR_KERNEL_GS_BASE\t0xc0000102  \n#define MSR_TSC_AUX\t\t0xc0000103  \n\n \n#define _EFER_SCE\t\t0   \n#define _EFER_LME\t\t8   \n#define _EFER_LMA\t\t10  \n#define _EFER_NX\t\t11  \n#define _EFER_SVME\t\t12  \n#define _EFER_LMSLE\t\t13  \n#define _EFER_FFXSR\t\t14  \n#define _EFER_AUTOIBRS\t\t21  \n\n#define EFER_SCE\t\t(1<<_EFER_SCE)\n#define EFER_LME\t\t(1<<_EFER_LME)\n#define EFER_LMA\t\t(1<<_EFER_LMA)\n#define EFER_NX\t\t\t(1<<_EFER_NX)\n#define EFER_SVME\t\t(1<<_EFER_SVME)\n#define EFER_LMSLE\t\t(1<<_EFER_LMSLE)\n#define EFER_FFXSR\t\t(1<<_EFER_FFXSR)\n#define EFER_AUTOIBRS\t\t(1<<_EFER_AUTOIBRS)\n\n \n\n#define MSR_TEST_CTRL\t\t\t\t0x00000033\n#define MSR_TEST_CTRL_SPLIT_LOCK_DETECT_BIT\t29\n#define MSR_TEST_CTRL_SPLIT_LOCK_DETECT\t\tBIT(MSR_TEST_CTRL_SPLIT_LOCK_DETECT_BIT)\n\n#define MSR_IA32_SPEC_CTRL\t\t0x00000048  \n#define SPEC_CTRL_IBRS\t\t\tBIT(0)\t    \n#define SPEC_CTRL_STIBP_SHIFT\t\t1\t    \n#define SPEC_CTRL_STIBP\t\t\tBIT(SPEC_CTRL_STIBP_SHIFT)\t \n#define SPEC_CTRL_SSBD_SHIFT\t\t2\t    \n#define SPEC_CTRL_SSBD\t\t\tBIT(SPEC_CTRL_SSBD_SHIFT)\t \n#define SPEC_CTRL_RRSBA_DIS_S_SHIFT\t6\t    \n#define SPEC_CTRL_RRSBA_DIS_S\t\tBIT(SPEC_CTRL_RRSBA_DIS_S_SHIFT)\n\n \n#define SPEC_CTRL_MITIGATIONS_MASK\t(SPEC_CTRL_IBRS | SPEC_CTRL_STIBP | SPEC_CTRL_SSBD \\\n\t\t\t\t\t\t\t| SPEC_CTRL_RRSBA_DIS_S)\n\n#define MSR_IA32_PRED_CMD\t\t0x00000049  \n#define PRED_CMD_IBPB\t\t\tBIT(0)\t    \n#define PRED_CMD_SBPB\t\t\tBIT(7)\t    \n\n#define MSR_PPIN_CTL\t\t\t0x0000004e\n#define MSR_PPIN\t\t\t0x0000004f\n\n#define MSR_IA32_PERFCTR0\t\t0x000000c1\n#define MSR_IA32_PERFCTR1\t\t0x000000c2\n#define MSR_FSB_FREQ\t\t\t0x000000cd\n#define MSR_PLATFORM_INFO\t\t0x000000ce\n#define MSR_PLATFORM_INFO_CPUID_FAULT_BIT\t31\n#define MSR_PLATFORM_INFO_CPUID_FAULT\t\tBIT_ULL(MSR_PLATFORM_INFO_CPUID_FAULT_BIT)\n\n#define MSR_IA32_UMWAIT_CONTROL\t\t\t0xe1\n#define MSR_IA32_UMWAIT_CONTROL_C02_DISABLE\tBIT(0)\n#define MSR_IA32_UMWAIT_CONTROL_RESERVED\tBIT(1)\n \n#define MSR_IA32_UMWAIT_CONTROL_TIME_MASK\t(~0x03U)\n\n \n#define MSR_IA32_CORE_CAPS\t\t\t  0x000000cf\n#define MSR_IA32_CORE_CAPS_INTEGRITY_CAPS_BIT\t  2\n#define MSR_IA32_CORE_CAPS_INTEGRITY_CAPS\t  BIT(MSR_IA32_CORE_CAPS_INTEGRITY_CAPS_BIT)\n#define MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT_BIT  5\n#define MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT\t  BIT(MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT_BIT)\n\n#define MSR_PKG_CST_CONFIG_CONTROL\t0x000000e2\n#define NHM_C3_AUTO_DEMOTE\t\t(1UL << 25)\n#define NHM_C1_AUTO_DEMOTE\t\t(1UL << 26)\n#define ATM_LNC_C6_AUTO_DEMOTE\t\t(1UL << 25)\n#define SNB_C3_AUTO_UNDEMOTE\t\t(1UL << 27)\n#define SNB_C1_AUTO_UNDEMOTE\t\t(1UL << 28)\n\n#define MSR_MTRRcap\t\t\t0x000000fe\n\n#define MSR_IA32_ARCH_CAPABILITIES\t0x0000010a\n#define ARCH_CAP_RDCL_NO\t\tBIT(0)\t \n#define ARCH_CAP_IBRS_ALL\t\tBIT(1)\t \n#define ARCH_CAP_RSBA\t\t\tBIT(2)\t \n#define ARCH_CAP_SKIP_VMENTRY_L1DFLUSH\tBIT(3)\t \n#define ARCH_CAP_SSB_NO\t\t\tBIT(4)\t \n#define ARCH_CAP_MDS_NO\t\t\tBIT(5)    \n#define ARCH_CAP_PSCHANGE_MC_NO\t\tBIT(6)\t  \n#define ARCH_CAP_TSX_CTRL_MSR\t\tBIT(7)\t \n#define ARCH_CAP_TAA_NO\t\t\tBIT(8)\t \n#define ARCH_CAP_SBDR_SSDP_NO\t\tBIT(13)\t \n#define ARCH_CAP_FBSDP_NO\t\tBIT(14)\t \n#define ARCH_CAP_PSDP_NO\t\tBIT(15)\t \n#define ARCH_CAP_FB_CLEAR\t\tBIT(17)\t \n#define ARCH_CAP_FB_CLEAR_CTRL\t\tBIT(18)\t \n#define ARCH_CAP_RRSBA\t\t\tBIT(19)\t \n#define ARCH_CAP_PBRSB_NO\t\tBIT(24)\t \n#define ARCH_CAP_GDS_CTRL\t\tBIT(25)\t \n#define ARCH_CAP_GDS_NO\t\t\tBIT(26)\t \n\n#define ARCH_CAP_XAPIC_DISABLE\t\tBIT(21)\t \n\n#define MSR_IA32_FLUSH_CMD\t\t0x0000010b\n#define L1D_FLUSH\t\t\tBIT(0)\t \n\n#define MSR_IA32_BBL_CR_CTL\t\t0x00000119\n#define MSR_IA32_BBL_CR_CTL3\t\t0x0000011e\n\n#define MSR_IA32_TSX_CTRL\t\t0x00000122\n#define TSX_CTRL_RTM_DISABLE\t\tBIT(0)\t \n#define TSX_CTRL_CPUID_CLEAR\t\tBIT(1)\t \n\n#define MSR_IA32_MCU_OPT_CTRL\t\t0x00000123\n#define RNGDS_MITG_DIS\t\t\tBIT(0)\t \n#define RTM_ALLOW\t\t\tBIT(1)\t \n#define FB_CLEAR_DIS\t\t\tBIT(3)\t \n#define GDS_MITG_DIS\t\t\tBIT(4)\t \n#define GDS_MITG_LOCKED\t\t\tBIT(5)\t \n\n#define MSR_IA32_SYSENTER_CS\t\t0x00000174\n#define MSR_IA32_SYSENTER_ESP\t\t0x00000175\n#define MSR_IA32_SYSENTER_EIP\t\t0x00000176\n\n#define MSR_IA32_MCG_CAP\t\t0x00000179\n#define MSR_IA32_MCG_STATUS\t\t0x0000017a\n#define MSR_IA32_MCG_CTL\t\t0x0000017b\n#define MSR_ERROR_CONTROL\t\t0x0000017f\n#define MSR_IA32_MCG_EXT_CTL\t\t0x000004d0\n\n#define MSR_OFFCORE_RSP_0\t\t0x000001a6\n#define MSR_OFFCORE_RSP_1\t\t0x000001a7\n#define MSR_TURBO_RATIO_LIMIT\t\t0x000001ad\n#define MSR_TURBO_RATIO_LIMIT1\t\t0x000001ae\n#define MSR_TURBO_RATIO_LIMIT2\t\t0x000001af\n\n#define MSR_SNOOP_RSP_0\t\t\t0x00001328\n#define MSR_SNOOP_RSP_1\t\t\t0x00001329\n\n#define MSR_LBR_SELECT\t\t\t0x000001c8\n#define MSR_LBR_TOS\t\t\t0x000001c9\n\n#define MSR_IA32_POWER_CTL\t\t0x000001fc\n#define MSR_IA32_POWER_CTL_BIT_EE\t19\n\n \n#define MSR_INTEGRITY_CAPS\t\t\t0x000002d9\n#define MSR_INTEGRITY_CAPS_ARRAY_BIST_BIT      2\n#define MSR_INTEGRITY_CAPS_ARRAY_BIST          BIT(MSR_INTEGRITY_CAPS_ARRAY_BIST_BIT)\n#define MSR_INTEGRITY_CAPS_PERIODIC_BIST_BIT\t4\n#define MSR_INTEGRITY_CAPS_PERIODIC_BIST\tBIT(MSR_INTEGRITY_CAPS_PERIODIC_BIST_BIT)\n\n#define MSR_LBR_NHM_FROM\t\t0x00000680\n#define MSR_LBR_NHM_TO\t\t\t0x000006c0\n#define MSR_LBR_CORE_FROM\t\t0x00000040\n#define MSR_LBR_CORE_TO\t\t\t0x00000060\n\n#define MSR_LBR_INFO_0\t\t\t0x00000dc0  \n#define LBR_INFO_MISPRED\t\tBIT_ULL(63)\n#define LBR_INFO_IN_TX\t\t\tBIT_ULL(62)\n#define LBR_INFO_ABORT\t\t\tBIT_ULL(61)\n#define LBR_INFO_CYC_CNT_VALID\t\tBIT_ULL(60)\n#define LBR_INFO_CYCLES\t\t\t0xffff\n#define LBR_INFO_BR_TYPE_OFFSET\t\t56\n#define LBR_INFO_BR_TYPE\t\t(0xfull << LBR_INFO_BR_TYPE_OFFSET)\n\n#define MSR_ARCH_LBR_CTL\t\t0x000014ce\n#define ARCH_LBR_CTL_LBREN\t\tBIT(0)\n#define ARCH_LBR_CTL_CPL_OFFSET\t\t1\n#define ARCH_LBR_CTL_CPL\t\t(0x3ull << ARCH_LBR_CTL_CPL_OFFSET)\n#define ARCH_LBR_CTL_STACK_OFFSET\t3\n#define ARCH_LBR_CTL_STACK\t\t(0x1ull << ARCH_LBR_CTL_STACK_OFFSET)\n#define ARCH_LBR_CTL_FILTER_OFFSET\t16\n#define ARCH_LBR_CTL_FILTER\t\t(0x7full << ARCH_LBR_CTL_FILTER_OFFSET)\n#define MSR_ARCH_LBR_DEPTH\t\t0x000014cf\n#define MSR_ARCH_LBR_FROM_0\t\t0x00001500\n#define MSR_ARCH_LBR_TO_0\t\t0x00001600\n#define MSR_ARCH_LBR_INFO_0\t\t0x00001200\n\n#define MSR_IA32_PEBS_ENABLE\t\t0x000003f1\n#define MSR_PEBS_DATA_CFG\t\t0x000003f2\n#define MSR_IA32_DS_AREA\t\t0x00000600\n#define MSR_IA32_PERF_CAPABILITIES\t0x00000345\n#define PERF_CAP_METRICS_IDX\t\t15\n#define PERF_CAP_PT_IDX\t\t\t16\n\n#define MSR_PEBS_LD_LAT_THRESHOLD\t0x000003f6\n#define PERF_CAP_PEBS_TRAP             BIT_ULL(6)\n#define PERF_CAP_ARCH_REG              BIT_ULL(7)\n#define PERF_CAP_PEBS_FORMAT           0xf00\n#define PERF_CAP_PEBS_BASELINE         BIT_ULL(14)\n#define PERF_CAP_PEBS_MASK\t(PERF_CAP_PEBS_TRAP | PERF_CAP_ARCH_REG | \\\n\t\t\t\t PERF_CAP_PEBS_FORMAT | PERF_CAP_PEBS_BASELINE)\n\n#define MSR_IA32_RTIT_CTL\t\t0x00000570\n#define RTIT_CTL_TRACEEN\t\tBIT(0)\n#define RTIT_CTL_CYCLEACC\t\tBIT(1)\n#define RTIT_CTL_OS\t\t\tBIT(2)\n#define RTIT_CTL_USR\t\t\tBIT(3)\n#define RTIT_CTL_PWR_EVT_EN\t\tBIT(4)\n#define RTIT_CTL_FUP_ON_PTW\t\tBIT(5)\n#define RTIT_CTL_FABRIC_EN\t\tBIT(6)\n#define RTIT_CTL_CR3EN\t\t\tBIT(7)\n#define RTIT_CTL_TOPA\t\t\tBIT(8)\n#define RTIT_CTL_MTC_EN\t\t\tBIT(9)\n#define RTIT_CTL_TSC_EN\t\t\tBIT(10)\n#define RTIT_CTL_DISRETC\t\tBIT(11)\n#define RTIT_CTL_PTW_EN\t\t\tBIT(12)\n#define RTIT_CTL_BRANCH_EN\t\tBIT(13)\n#define RTIT_CTL_EVENT_EN\t\tBIT(31)\n#define RTIT_CTL_NOTNT\t\t\tBIT_ULL(55)\n#define RTIT_CTL_MTC_RANGE_OFFSET\t14\n#define RTIT_CTL_MTC_RANGE\t\t(0x0full << RTIT_CTL_MTC_RANGE_OFFSET)\n#define RTIT_CTL_CYC_THRESH_OFFSET\t19\n#define RTIT_CTL_CYC_THRESH\t\t(0x0full << RTIT_CTL_CYC_THRESH_OFFSET)\n#define RTIT_CTL_PSB_FREQ_OFFSET\t24\n#define RTIT_CTL_PSB_FREQ\t\t(0x0full << RTIT_CTL_PSB_FREQ_OFFSET)\n#define RTIT_CTL_ADDR0_OFFSET\t\t32\n#define RTIT_CTL_ADDR0\t\t\t(0x0full << RTIT_CTL_ADDR0_OFFSET)\n#define RTIT_CTL_ADDR1_OFFSET\t\t36\n#define RTIT_CTL_ADDR1\t\t\t(0x0full << RTIT_CTL_ADDR1_OFFSET)\n#define RTIT_CTL_ADDR2_OFFSET\t\t40\n#define RTIT_CTL_ADDR2\t\t\t(0x0full << RTIT_CTL_ADDR2_OFFSET)\n#define RTIT_CTL_ADDR3_OFFSET\t\t44\n#define RTIT_CTL_ADDR3\t\t\t(0x0full << RTIT_CTL_ADDR3_OFFSET)\n#define MSR_IA32_RTIT_STATUS\t\t0x00000571\n#define RTIT_STATUS_FILTEREN\t\tBIT(0)\n#define RTIT_STATUS_CONTEXTEN\t\tBIT(1)\n#define RTIT_STATUS_TRIGGEREN\t\tBIT(2)\n#define RTIT_STATUS_BUFFOVF\t\tBIT(3)\n#define RTIT_STATUS_ERROR\t\tBIT(4)\n#define RTIT_STATUS_STOPPED\t\tBIT(5)\n#define RTIT_STATUS_BYTECNT_OFFSET\t32\n#define RTIT_STATUS_BYTECNT\t\t(0x1ffffull << RTIT_STATUS_BYTECNT_OFFSET)\n#define MSR_IA32_RTIT_ADDR0_A\t\t0x00000580\n#define MSR_IA32_RTIT_ADDR0_B\t\t0x00000581\n#define MSR_IA32_RTIT_ADDR1_A\t\t0x00000582\n#define MSR_IA32_RTIT_ADDR1_B\t\t0x00000583\n#define MSR_IA32_RTIT_ADDR2_A\t\t0x00000584\n#define MSR_IA32_RTIT_ADDR2_B\t\t0x00000585\n#define MSR_IA32_RTIT_ADDR3_A\t\t0x00000586\n#define MSR_IA32_RTIT_ADDR3_B\t\t0x00000587\n#define MSR_IA32_RTIT_CR3_MATCH\t\t0x00000572\n#define MSR_IA32_RTIT_OUTPUT_BASE\t0x00000560\n#define MSR_IA32_RTIT_OUTPUT_MASK\t0x00000561\n\n#define MSR_MTRRfix64K_00000\t\t0x00000250\n#define MSR_MTRRfix16K_80000\t\t0x00000258\n#define MSR_MTRRfix16K_A0000\t\t0x00000259\n#define MSR_MTRRfix4K_C0000\t\t0x00000268\n#define MSR_MTRRfix4K_C8000\t\t0x00000269\n#define MSR_MTRRfix4K_D0000\t\t0x0000026a\n#define MSR_MTRRfix4K_D8000\t\t0x0000026b\n#define MSR_MTRRfix4K_E0000\t\t0x0000026c\n#define MSR_MTRRfix4K_E8000\t\t0x0000026d\n#define MSR_MTRRfix4K_F0000\t\t0x0000026e\n#define MSR_MTRRfix4K_F8000\t\t0x0000026f\n#define MSR_MTRRdefType\t\t\t0x000002ff\n\n#define MSR_IA32_CR_PAT\t\t\t0x00000277\n\n#define MSR_IA32_DEBUGCTLMSR\t\t0x000001d9\n#define MSR_IA32_LASTBRANCHFROMIP\t0x000001db\n#define MSR_IA32_LASTBRANCHTOIP\t\t0x000001dc\n#define MSR_IA32_LASTINTFROMIP\t\t0x000001dd\n#define MSR_IA32_LASTINTTOIP\t\t0x000001de\n\n#define MSR_IA32_PASID\t\t\t0x00000d93\n#define MSR_IA32_PASID_VALID\t\tBIT_ULL(31)\n\n \n#define DEBUGCTLMSR_LBR\t\t\t(1UL <<  0)  \n#define DEBUGCTLMSR_BTF_SHIFT\t\t1\n#define DEBUGCTLMSR_BTF\t\t\t(1UL <<  1)  \n#define DEBUGCTLMSR_BUS_LOCK_DETECT\t(1UL <<  2)\n#define DEBUGCTLMSR_TR\t\t\t(1UL <<  6)\n#define DEBUGCTLMSR_BTS\t\t\t(1UL <<  7)\n#define DEBUGCTLMSR_BTINT\t\t(1UL <<  8)\n#define DEBUGCTLMSR_BTS_OFF_OS\t\t(1UL <<  9)\n#define DEBUGCTLMSR_BTS_OFF_USR\t\t(1UL << 10)\n#define DEBUGCTLMSR_FREEZE_LBRS_ON_PMI\t(1UL << 11)\n#define DEBUGCTLMSR_FREEZE_PERFMON_ON_PMI\t(1UL << 12)\n#define DEBUGCTLMSR_FREEZE_IN_SMM_BIT\t14\n#define DEBUGCTLMSR_FREEZE_IN_SMM\t(1UL << DEBUGCTLMSR_FREEZE_IN_SMM_BIT)\n\n#define MSR_PEBS_FRONTEND\t\t0x000003f7\n\n#define MSR_IA32_MC0_CTL\t\t0x00000400\n#define MSR_IA32_MC0_STATUS\t\t0x00000401\n#define MSR_IA32_MC0_ADDR\t\t0x00000402\n#define MSR_IA32_MC0_MISC\t\t0x00000403\n\n \n#define MSR_PKG_C3_RESIDENCY\t\t0x000003f8\n#define MSR_PKG_C6_RESIDENCY\t\t0x000003f9\n#define MSR_ATOM_PKG_C6_RESIDENCY\t0x000003fa\n#define MSR_PKG_C7_RESIDENCY\t\t0x000003fa\n#define MSR_CORE_C3_RESIDENCY\t\t0x000003fc\n#define MSR_CORE_C6_RESIDENCY\t\t0x000003fd\n#define MSR_CORE_C7_RESIDENCY\t\t0x000003fe\n#define MSR_KNL_CORE_C6_RESIDENCY\t0x000003ff\n#define MSR_PKG_C2_RESIDENCY\t\t0x0000060d\n#define MSR_PKG_C8_RESIDENCY\t\t0x00000630\n#define MSR_PKG_C9_RESIDENCY\t\t0x00000631\n#define MSR_PKG_C10_RESIDENCY\t\t0x00000632\n\n \n#define MSR_PKGC3_IRTL\t\t\t0x0000060a\n#define MSR_PKGC6_IRTL\t\t\t0x0000060b\n#define MSR_PKGC7_IRTL\t\t\t0x0000060c\n#define MSR_PKGC8_IRTL\t\t\t0x00000633\n#define MSR_PKGC9_IRTL\t\t\t0x00000634\n#define MSR_PKGC10_IRTL\t\t\t0x00000635\n\n \n\n#define MSR_VR_CURRENT_CONFIG\t0x00000601\n#define MSR_RAPL_POWER_UNIT\t\t0x00000606\n\n#define MSR_PKG_POWER_LIMIT\t\t0x00000610\n#define MSR_PKG_ENERGY_STATUS\t\t0x00000611\n#define MSR_PKG_PERF_STATUS\t\t0x00000613\n#define MSR_PKG_POWER_INFO\t\t0x00000614\n\n#define MSR_DRAM_POWER_LIMIT\t\t0x00000618\n#define MSR_DRAM_ENERGY_STATUS\t\t0x00000619\n#define MSR_DRAM_PERF_STATUS\t\t0x0000061b\n#define MSR_DRAM_POWER_INFO\t\t0x0000061c\n\n#define MSR_PP0_POWER_LIMIT\t\t0x00000638\n#define MSR_PP0_ENERGY_STATUS\t\t0x00000639\n#define MSR_PP0_POLICY\t\t\t0x0000063a\n#define MSR_PP0_PERF_STATUS\t\t0x0000063b\n\n#define MSR_PP1_POWER_LIMIT\t\t0x00000640\n#define MSR_PP1_ENERGY_STATUS\t\t0x00000641\n#define MSR_PP1_POLICY\t\t\t0x00000642\n\n#define MSR_AMD_RAPL_POWER_UNIT\t\t0xc0010299\n#define MSR_AMD_CORE_ENERGY_STATUS\t\t0xc001029a\n#define MSR_AMD_PKG_ENERGY_STATUS\t0xc001029b\n\n \n#define MSR_CONFIG_TDP_NOMINAL\t\t0x00000648\n#define MSR_CONFIG_TDP_LEVEL_1\t\t0x00000649\n#define MSR_CONFIG_TDP_LEVEL_2\t\t0x0000064A\n#define MSR_CONFIG_TDP_CONTROL\t\t0x0000064B\n#define MSR_TURBO_ACTIVATION_RATIO\t0x0000064C\n\n#define MSR_PLATFORM_ENERGY_STATUS\t0x0000064D\n#define MSR_SECONDARY_TURBO_RATIO_LIMIT\t0x00000650\n\n#define MSR_PKG_WEIGHTED_CORE_C0_RES\t0x00000658\n#define MSR_PKG_ANY_CORE_C0_RES\t\t0x00000659\n#define MSR_PKG_ANY_GFXE_C0_RES\t\t0x0000065A\n#define MSR_PKG_BOTH_CORE_GFXE_C0_RES\t0x0000065B\n\n#define MSR_CORE_C1_RES\t\t\t0x00000660\n#define MSR_MODULE_C6_RES_MS\t\t0x00000664\n\n#define MSR_CC6_DEMOTION_POLICY_CONFIG\t0x00000668\n#define MSR_MC6_DEMOTION_POLICY_CONFIG\t0x00000669\n\n#define MSR_ATOM_CORE_RATIOS\t\t0x0000066a\n#define MSR_ATOM_CORE_VIDS\t\t0x0000066b\n#define MSR_ATOM_CORE_TURBO_RATIOS\t0x0000066c\n#define MSR_ATOM_CORE_TURBO_VIDS\t0x0000066d\n\n#define MSR_CORE_PERF_LIMIT_REASONS\t0x00000690\n#define MSR_GFX_PERF_LIMIT_REASONS\t0x000006B0\n#define MSR_RING_PERF_LIMIT_REASONS\t0x000006B1\n\n \n#define MSR_IA32_U_CET\t\t\t0x000006a0  \n#define MSR_IA32_S_CET\t\t\t0x000006a2  \n#define CET_SHSTK_EN\t\t\tBIT_ULL(0)\n#define CET_WRSS_EN\t\t\tBIT_ULL(1)\n#define CET_ENDBR_EN\t\t\tBIT_ULL(2)\n#define CET_LEG_IW_EN\t\t\tBIT_ULL(3)\n#define CET_NO_TRACK_EN\t\t\tBIT_ULL(4)\n#define CET_SUPPRESS_DISABLE\t\tBIT_ULL(5)\n#define CET_RESERVED\t\t\t(BIT_ULL(6) | BIT_ULL(7) | BIT_ULL(8) | BIT_ULL(9))\n#define CET_SUPPRESS\t\t\tBIT_ULL(10)\n#define CET_WAIT_ENDBR\t\t\tBIT_ULL(11)\n\n#define MSR_IA32_PL0_SSP\t\t0x000006a4  \n#define MSR_IA32_PL1_SSP\t\t0x000006a5  \n#define MSR_IA32_PL2_SSP\t\t0x000006a6  \n#define MSR_IA32_PL3_SSP\t\t0x000006a7  \n#define MSR_IA32_INT_SSP_TAB\t\t0x000006a8  \n\n \n#define MSR_PPERF\t\t\t0x0000064e\n#define MSR_PERF_LIMIT_REASONS\t\t0x0000064f\n#define MSR_PM_ENABLE\t\t\t0x00000770\n#define MSR_HWP_CAPABILITIES\t\t0x00000771\n#define MSR_HWP_REQUEST_PKG\t\t0x00000772\n#define MSR_HWP_INTERRUPT\t\t0x00000773\n#define MSR_HWP_REQUEST \t\t0x00000774\n#define MSR_HWP_STATUS\t\t\t0x00000777\n\n \n#define HWP_BASE_BIT\t\t\t(1<<7)\n#define HWP_NOTIFICATIONS_BIT\t\t(1<<8)\n#define HWP_ACTIVITY_WINDOW_BIT\t\t(1<<9)\n#define HWP_ENERGY_PERF_PREFERENCE_BIT\t(1<<10)\n#define HWP_PACKAGE_LEVEL_REQUEST_BIT\t(1<<11)\n\n \n#define HWP_HIGHEST_PERF(x)\t\t(((x) >> 0) & 0xff)\n#define HWP_GUARANTEED_PERF(x)\t\t(((x) >> 8) & 0xff)\n#define HWP_MOSTEFFICIENT_PERF(x)\t(((x) >> 16) & 0xff)\n#define HWP_LOWEST_PERF(x)\t\t(((x) >> 24) & 0xff)\n\n \n#define HWP_MIN_PERF(x) \t\t(x & 0xff)\n#define HWP_MAX_PERF(x) \t\t((x & 0xff) << 8)\n#define HWP_DESIRED_PERF(x)\t\t((x & 0xff) << 16)\n#define HWP_ENERGY_PERF_PREFERENCE(x)\t(((unsigned long long) x & 0xff) << 24)\n#define HWP_EPP_PERFORMANCE\t\t0x00\n#define HWP_EPP_BALANCE_PERFORMANCE\t0x80\n#define HWP_EPP_BALANCE_POWERSAVE\t0xC0\n#define HWP_EPP_POWERSAVE\t\t0xFF\n#define HWP_ACTIVITY_WINDOW(x)\t\t((unsigned long long)(x & 0xff3) << 32)\n#define HWP_PACKAGE_CONTROL(x)\t\t((unsigned long long)(x & 0x1) << 42)\n\n \n#define HWP_GUARANTEED_CHANGE(x)\t(x & 0x1)\n#define HWP_EXCURSION_TO_MINIMUM(x)\t(x & 0x4)\n\n \n#define HWP_CHANGE_TO_GUARANTEED_INT(x)\t(x & 0x1)\n#define HWP_EXCURSION_TO_MINIMUM_INT(x)\t(x & 0x2)\n\n#define MSR_AMD64_MC0_MASK\t\t0xc0010044\n\n#define MSR_IA32_MCx_CTL(x)\t\t(MSR_IA32_MC0_CTL + 4*(x))\n#define MSR_IA32_MCx_STATUS(x)\t\t(MSR_IA32_MC0_STATUS + 4*(x))\n#define MSR_IA32_MCx_ADDR(x)\t\t(MSR_IA32_MC0_ADDR + 4*(x))\n#define MSR_IA32_MCx_MISC(x)\t\t(MSR_IA32_MC0_MISC + 4*(x))\n\n#define MSR_AMD64_MCx_MASK(x)\t\t(MSR_AMD64_MC0_MASK + (x))\n\n \n#define MSR_IA32_MC0_CTL2\t\t0x00000280\n#define MSR_IA32_MCx_CTL2(x)\t\t(MSR_IA32_MC0_CTL2 + (x))\n\n#define MSR_P6_PERFCTR0\t\t\t0x000000c1\n#define MSR_P6_PERFCTR1\t\t\t0x000000c2\n#define MSR_P6_EVNTSEL0\t\t\t0x00000186\n#define MSR_P6_EVNTSEL1\t\t\t0x00000187\n\n#define MSR_KNC_PERFCTR0               0x00000020\n#define MSR_KNC_PERFCTR1               0x00000021\n#define MSR_KNC_EVNTSEL0               0x00000028\n#define MSR_KNC_EVNTSEL1               0x00000029\n\n \n#define MSR_IA32_PMC0\t\t\t0x000004c1\n\n \n#define MSR_RELOAD_PMC0\t\t\t0x000014c1\n#define MSR_RELOAD_FIXED_CTR0\t\t0x00001309\n\n \n#define MSR_AMD64_PATCH_LEVEL\t\t0x0000008b\n#define MSR_AMD64_TSC_RATIO\t\t0xc0000104\n#define MSR_AMD64_NB_CFG\t\t0xc001001f\n#define MSR_AMD64_PATCH_LOADER\t\t0xc0010020\n#define MSR_AMD_PERF_CTL\t\t0xc0010062\n#define MSR_AMD_PERF_STATUS\t\t0xc0010063\n#define MSR_AMD_PSTATE_DEF_BASE\t\t0xc0010064\n#define MSR_AMD64_OSVW_ID_LENGTH\t0xc0010140\n#define MSR_AMD64_OSVW_STATUS\t\t0xc0010141\n#define MSR_AMD_PPIN_CTL\t\t0xc00102f0\n#define MSR_AMD_PPIN\t\t\t0xc00102f1\n#define MSR_AMD64_CPUID_FN_1\t\t0xc0011004\n#define MSR_AMD64_LS_CFG\t\t0xc0011020\n#define MSR_AMD64_DC_CFG\t\t0xc0011022\n#define MSR_AMD64_TW_CFG\t\t0xc0011023\n\n#define MSR_AMD64_DE_CFG\t\t0xc0011029\n#define MSR_AMD64_DE_CFG_LFENCE_SERIALIZE_BIT\t 1\n#define MSR_AMD64_DE_CFG_LFENCE_SERIALIZE\tBIT_ULL(MSR_AMD64_DE_CFG_LFENCE_SERIALIZE_BIT)\n#define MSR_AMD64_DE_CFG_ZEN2_FP_BACKUP_FIX_BIT 9\n\n#define MSR_AMD64_BU_CFG2\t\t0xc001102a\n#define MSR_AMD64_IBSFETCHCTL\t\t0xc0011030\n#define MSR_AMD64_IBSFETCHLINAD\t\t0xc0011031\n#define MSR_AMD64_IBSFETCHPHYSAD\t0xc0011032\n#define MSR_AMD64_IBSFETCH_REG_COUNT\t3\n#define MSR_AMD64_IBSFETCH_REG_MASK\t((1UL<<MSR_AMD64_IBSFETCH_REG_COUNT)-1)\n#define MSR_AMD64_IBSOPCTL\t\t0xc0011033\n#define MSR_AMD64_IBSOPRIP\t\t0xc0011034\n#define MSR_AMD64_IBSOPDATA\t\t0xc0011035\n#define MSR_AMD64_IBSOPDATA2\t\t0xc0011036\n#define MSR_AMD64_IBSOPDATA3\t\t0xc0011037\n#define MSR_AMD64_IBSDCLINAD\t\t0xc0011038\n#define MSR_AMD64_IBSDCPHYSAD\t\t0xc0011039\n#define MSR_AMD64_IBSOP_REG_COUNT\t7\n#define MSR_AMD64_IBSOP_REG_MASK\t((1UL<<MSR_AMD64_IBSOP_REG_COUNT)-1)\n#define MSR_AMD64_IBSCTL\t\t0xc001103a\n#define MSR_AMD64_IBSBRTARGET\t\t0xc001103b\n#define MSR_AMD64_ICIBSEXTDCTL\t\t0xc001103c\n#define MSR_AMD64_IBSOPDATA4\t\t0xc001103d\n#define MSR_AMD64_IBS_REG_COUNT_MAX\t8  \n#define MSR_AMD64_SVM_AVIC_DOORBELL\t0xc001011b\n#define MSR_AMD64_VM_PAGE_FLUSH\t\t0xc001011e\n#define MSR_AMD64_SEV_ES_GHCB\t\t0xc0010130\n#define MSR_AMD64_SEV\t\t\t0xc0010131\n#define MSR_AMD64_SEV_ENABLED_BIT\t0\n#define MSR_AMD64_SEV_ES_ENABLED_BIT\t1\n#define MSR_AMD64_SEV_SNP_ENABLED_BIT\t2\n#define MSR_AMD64_SEV_ENABLED\t\tBIT_ULL(MSR_AMD64_SEV_ENABLED_BIT)\n#define MSR_AMD64_SEV_ES_ENABLED\tBIT_ULL(MSR_AMD64_SEV_ES_ENABLED_BIT)\n#define MSR_AMD64_SEV_SNP_ENABLED\tBIT_ULL(MSR_AMD64_SEV_SNP_ENABLED_BIT)\n\n \n#define MSR_AMD64_SNP_VTOM\t\t\tBIT_ULL(3)\n#define MSR_AMD64_SNP_REFLECT_VC\t\tBIT_ULL(4)\n#define MSR_AMD64_SNP_RESTRICTED_INJ\t\tBIT_ULL(5)\n#define MSR_AMD64_SNP_ALT_INJ\t\t\tBIT_ULL(6)\n#define MSR_AMD64_SNP_DEBUG_SWAP\t\tBIT_ULL(7)\n#define MSR_AMD64_SNP_PREVENT_HOST_IBS\t\tBIT_ULL(8)\n#define MSR_AMD64_SNP_BTB_ISOLATION\t\tBIT_ULL(9)\n#define MSR_AMD64_SNP_VMPL_SSS\t\t\tBIT_ULL(10)\n#define MSR_AMD64_SNP_SECURE_TSC\t\tBIT_ULL(11)\n#define MSR_AMD64_SNP_VMGEXIT_PARAM\t\tBIT_ULL(12)\n#define MSR_AMD64_SNP_IBS_VIRT\t\t\tBIT_ULL(14)\n#define MSR_AMD64_SNP_VMSA_REG_PROTECTION\tBIT_ULL(16)\n#define MSR_AMD64_SNP_SMT_PROTECTION\t\tBIT_ULL(17)\n\n \n#define MSR_AMD64_SNP_RESERVED_BIT13\t\tBIT_ULL(13)\n#define MSR_AMD64_SNP_RESERVED_BIT15\t\tBIT_ULL(15)\n#define MSR_AMD64_SNP_RESERVED_MASK\t\tGENMASK_ULL(63, 18)\n\n#define MSR_AMD64_VIRT_SPEC_CTRL\t0xc001011f\n\n \n#define MSR_AMD_CPPC_CAP1\t\t0xc00102b0\n#define MSR_AMD_CPPC_ENABLE\t\t0xc00102b1\n#define MSR_AMD_CPPC_CAP2\t\t0xc00102b2\n#define MSR_AMD_CPPC_REQ\t\t0xc00102b3\n#define MSR_AMD_CPPC_STATUS\t\t0xc00102b4\n\n#define AMD_CPPC_LOWEST_PERF(x)\t\t(((x) >> 0) & 0xff)\n#define AMD_CPPC_LOWNONLIN_PERF(x)\t(((x) >> 8) & 0xff)\n#define AMD_CPPC_NOMINAL_PERF(x)\t(((x) >> 16) & 0xff)\n#define AMD_CPPC_HIGHEST_PERF(x)\t(((x) >> 24) & 0xff)\n\n#define AMD_CPPC_MAX_PERF(x)\t\t(((x) & 0xff) << 0)\n#define AMD_CPPC_MIN_PERF(x)\t\t(((x) & 0xff) << 8)\n#define AMD_CPPC_DES_PERF(x)\t\t(((x) & 0xff) << 16)\n#define AMD_CPPC_ENERGY_PERF_PREF(x)\t(((x) & 0xff) << 24)\n\n \n#define MSR_AMD64_PERF_CNTR_GLOBAL_STATUS\t0xc0000300\n#define MSR_AMD64_PERF_CNTR_GLOBAL_CTL\t\t0xc0000301\n#define MSR_AMD64_PERF_CNTR_GLOBAL_STATUS_CLR\t0xc0000302\n\n \n#define MSR_AMD64_LBR_SELECT\t\t\t0xc000010e\n\n \n#define MSR_ZEN4_BP_CFG\t\t\t0xc001102e\n#define MSR_ZEN4_BP_CFG_SHARED_BTB_FIX_BIT 5\n\n \n#define MSR_ZEN2_SPECTRAL_CHICKEN\t0xc00110e3\n#define MSR_ZEN2_SPECTRAL_CHICKEN_BIT\tBIT_ULL(1)\n\n \n#define MSR_F17H_IRPERF\t\t\t0xc00000e9\n\n \n#define MSR_F16H_L2I_PERF_CTL\t\t0xc0010230\n#define MSR_F16H_L2I_PERF_CTR\t\t0xc0010231\n#define MSR_F16H_DR1_ADDR_MASK\t\t0xc0011019\n#define MSR_F16H_DR2_ADDR_MASK\t\t0xc001101a\n#define MSR_F16H_DR3_ADDR_MASK\t\t0xc001101b\n#define MSR_F16H_DR0_ADDR_MASK\t\t0xc0011027\n\n \n#define MSR_F15H_CU_PWR_ACCUMULATOR     0xc001007a\n#define MSR_F15H_CU_MAX_PWR_ACCUMULATOR 0xc001007b\n#define MSR_F15H_PERF_CTL\t\t0xc0010200\n#define MSR_F15H_PERF_CTL0\t\tMSR_F15H_PERF_CTL\n#define MSR_F15H_PERF_CTL1\t\t(MSR_F15H_PERF_CTL + 2)\n#define MSR_F15H_PERF_CTL2\t\t(MSR_F15H_PERF_CTL + 4)\n#define MSR_F15H_PERF_CTL3\t\t(MSR_F15H_PERF_CTL + 6)\n#define MSR_F15H_PERF_CTL4\t\t(MSR_F15H_PERF_CTL + 8)\n#define MSR_F15H_PERF_CTL5\t\t(MSR_F15H_PERF_CTL + 10)\n\n#define MSR_F15H_PERF_CTR\t\t0xc0010201\n#define MSR_F15H_PERF_CTR0\t\tMSR_F15H_PERF_CTR\n#define MSR_F15H_PERF_CTR1\t\t(MSR_F15H_PERF_CTR + 2)\n#define MSR_F15H_PERF_CTR2\t\t(MSR_F15H_PERF_CTR + 4)\n#define MSR_F15H_PERF_CTR3\t\t(MSR_F15H_PERF_CTR + 6)\n#define MSR_F15H_PERF_CTR4\t\t(MSR_F15H_PERF_CTR + 8)\n#define MSR_F15H_PERF_CTR5\t\t(MSR_F15H_PERF_CTR + 10)\n\n#define MSR_F15H_NB_PERF_CTL\t\t0xc0010240\n#define MSR_F15H_NB_PERF_CTR\t\t0xc0010241\n#define MSR_F15H_PTSC\t\t\t0xc0010280\n#define MSR_F15H_IC_CFG\t\t\t0xc0011021\n#define MSR_F15H_EX_CFG\t\t\t0xc001102c\n\n \n#define MSR_FAM10H_MMIO_CONF_BASE\t0xc0010058\n#define FAM10H_MMIO_CONF_ENABLE\t\t(1<<0)\n#define FAM10H_MMIO_CONF_BUSRANGE_MASK\t0xf\n#define FAM10H_MMIO_CONF_BUSRANGE_SHIFT 2\n#define FAM10H_MMIO_CONF_BASE_MASK\t0xfffffffULL\n#define FAM10H_MMIO_CONF_BASE_SHIFT\t20\n#define MSR_FAM10H_NODE_ID\t\t0xc001100c\n\n \n#define MSR_K8_TOP_MEM1\t\t\t0xc001001a\n#define MSR_K8_TOP_MEM2\t\t\t0xc001001d\n#define MSR_AMD64_SYSCFG\t\t0xc0010010\n#define MSR_AMD64_SYSCFG_MEM_ENCRYPT_BIT\t23\n#define MSR_AMD64_SYSCFG_MEM_ENCRYPT\tBIT_ULL(MSR_AMD64_SYSCFG_MEM_ENCRYPT_BIT)\n#define MSR_K8_INT_PENDING_MSG\t\t0xc0010055\n \n#define K8_INTP_C1E_ACTIVE_MASK\t\t0x18000000\n#define MSR_K8_TSEG_ADDR\t\t0xc0010112\n#define MSR_K8_TSEG_MASK\t\t0xc0010113\n#define K8_MTRRFIXRANGE_DRAM_ENABLE\t0x00040000  \n#define K8_MTRRFIXRANGE_DRAM_MODIFY\t0x00080000  \n#define K8_MTRR_RDMEM_WRMEM_MASK\t0x18181818  \n\n \n#define MSR_K7_EVNTSEL0\t\t\t0xc0010000\n#define MSR_K7_PERFCTR0\t\t\t0xc0010004\n#define MSR_K7_EVNTSEL1\t\t\t0xc0010001\n#define MSR_K7_PERFCTR1\t\t\t0xc0010005\n#define MSR_K7_EVNTSEL2\t\t\t0xc0010002\n#define MSR_K7_PERFCTR2\t\t\t0xc0010006\n#define MSR_K7_EVNTSEL3\t\t\t0xc0010003\n#define MSR_K7_PERFCTR3\t\t\t0xc0010007\n#define MSR_K7_CLK_CTL\t\t\t0xc001001b\n#define MSR_K7_HWCR\t\t\t0xc0010015\n#define MSR_K7_HWCR_SMMLOCK_BIT\t\t0\n#define MSR_K7_HWCR_SMMLOCK\t\tBIT_ULL(MSR_K7_HWCR_SMMLOCK_BIT)\n#define MSR_K7_HWCR_IRPERF_EN_BIT\t30\n#define MSR_K7_HWCR_IRPERF_EN\t\tBIT_ULL(MSR_K7_HWCR_IRPERF_EN_BIT)\n#define MSR_K7_FID_VID_CTL\t\t0xc0010041\n#define MSR_K7_FID_VID_STATUS\t\t0xc0010042\n\n \n#define MSR_K6_WHCR\t\t\t0xc0000082\n#define MSR_K6_UWCCR\t\t\t0xc0000085\n#define MSR_K6_EPMR\t\t\t0xc0000086\n#define MSR_K6_PSOR\t\t\t0xc0000087\n#define MSR_K6_PFIR\t\t\t0xc0000088\n\n \n#define MSR_IDT_FCR1\t\t\t0x00000107\n#define MSR_IDT_FCR2\t\t\t0x00000108\n#define MSR_IDT_FCR3\t\t\t0x00000109\n#define MSR_IDT_FCR4\t\t\t0x0000010a\n\n#define MSR_IDT_MCR0\t\t\t0x00000110\n#define MSR_IDT_MCR1\t\t\t0x00000111\n#define MSR_IDT_MCR2\t\t\t0x00000112\n#define MSR_IDT_MCR3\t\t\t0x00000113\n#define MSR_IDT_MCR4\t\t\t0x00000114\n#define MSR_IDT_MCR5\t\t\t0x00000115\n#define MSR_IDT_MCR6\t\t\t0x00000116\n#define MSR_IDT_MCR7\t\t\t0x00000117\n#define MSR_IDT_MCR_CTRL\t\t0x00000120\n\n \n#define MSR_VIA_FCR\t\t\t0x00001107\n#define MSR_VIA_LONGHAUL\t\t0x0000110a\n#define MSR_VIA_RNG\t\t\t0x0000110b\n#define MSR_VIA_BCR2\t\t\t0x00001147\n\n \n#define MSR_TMTA_LONGRUN_CTRL\t\t0x80868010\n#define MSR_TMTA_LONGRUN_FLAGS\t\t0x80868011\n#define MSR_TMTA_LRTI_READOUT\t\t0x80868018\n#define MSR_TMTA_LRTI_VOLT_MHZ\t\t0x8086801a\n\n \n#define MSR_IA32_P5_MC_ADDR\t\t0x00000000\n#define MSR_IA32_P5_MC_TYPE\t\t0x00000001\n#define MSR_IA32_TSC\t\t\t0x00000010\n#define MSR_IA32_PLATFORM_ID\t\t0x00000017\n#define MSR_IA32_EBL_CR_POWERON\t\t0x0000002a\n#define MSR_EBC_FREQUENCY_ID\t\t0x0000002c\n#define MSR_SMI_COUNT\t\t\t0x00000034\n\n \n#define MSR_IA32_FEAT_CTL\t\t0x0000003a\n#define FEAT_CTL_LOCKED\t\t\t\tBIT(0)\n#define FEAT_CTL_VMX_ENABLED_INSIDE_SMX\t\tBIT(1)\n#define FEAT_CTL_VMX_ENABLED_OUTSIDE_SMX\tBIT(2)\n#define FEAT_CTL_SGX_LC_ENABLED\t\t\tBIT(17)\n#define FEAT_CTL_SGX_ENABLED\t\t\tBIT(18)\n#define FEAT_CTL_LMCE_ENABLED\t\t\tBIT(20)\n\n#define MSR_IA32_TSC_ADJUST             0x0000003b\n#define MSR_IA32_BNDCFGS\t\t0x00000d90\n\n#define MSR_IA32_BNDCFGS_RSVD\t\t0x00000ffc\n\n#define MSR_IA32_XFD\t\t\t0x000001c4\n#define MSR_IA32_XFD_ERR\t\t0x000001c5\n#define MSR_IA32_XSS\t\t\t0x00000da0\n\n#define MSR_IA32_APICBASE\t\t0x0000001b\n#define MSR_IA32_APICBASE_BSP\t\t(1<<8)\n#define MSR_IA32_APICBASE_ENABLE\t(1<<11)\n#define MSR_IA32_APICBASE_BASE\t\t(0xfffff<<12)\n\n#define MSR_IA32_UCODE_WRITE\t\t0x00000079\n#define MSR_IA32_UCODE_REV\t\t0x0000008b\n\n \n#define MSR_IA32_SGXLEPUBKEYHASH0\t0x0000008C\n#define MSR_IA32_SGXLEPUBKEYHASH1\t0x0000008D\n#define MSR_IA32_SGXLEPUBKEYHASH2\t0x0000008E\n#define MSR_IA32_SGXLEPUBKEYHASH3\t0x0000008F\n\n#define MSR_IA32_SMM_MONITOR_CTL\t0x0000009b\n#define MSR_IA32_SMBASE\t\t\t0x0000009e\n\n#define MSR_IA32_PERF_STATUS\t\t0x00000198\n#define MSR_IA32_PERF_CTL\t\t0x00000199\n#define INTEL_PERF_CTL_MASK\t\t0xffff\n\n \n#define MSR_AMD_DBG_EXTN_CFG\t\t0xc000010f\n#define MSR_AMD_SAMP_BR_FROM\t\t0xc0010300\n\n#define DBG_EXTN_CFG_LBRV2EN\t\tBIT_ULL(6)\n\n#define MSR_IA32_MPERF\t\t\t0x000000e7\n#define MSR_IA32_APERF\t\t\t0x000000e8\n\n#define MSR_IA32_THERM_CONTROL\t\t0x0000019a\n#define MSR_IA32_THERM_INTERRUPT\t0x0000019b\n\n#define THERM_INT_HIGH_ENABLE\t\t(1 << 0)\n#define THERM_INT_LOW_ENABLE\t\t(1 << 1)\n#define THERM_INT_PLN_ENABLE\t\t(1 << 24)\n\n#define MSR_IA32_THERM_STATUS\t\t0x0000019c\n\n#define THERM_STATUS_PROCHOT\t\t(1 << 0)\n#define THERM_STATUS_POWER_LIMIT\t(1 << 10)\n\n#define MSR_THERM2_CTL\t\t\t0x0000019d\n\n#define MSR_THERM2_CTL_TM_SELECT\t(1ULL << 16)\n\n#define MSR_IA32_MISC_ENABLE\t\t0x000001a0\n\n#define MSR_IA32_TEMPERATURE_TARGET\t0x000001a2\n\n#define MSR_MISC_FEATURE_CONTROL\t0x000001a4\n#define MSR_MISC_PWR_MGMT\t\t0x000001aa\n\n#define MSR_IA32_ENERGY_PERF_BIAS\t0x000001b0\n#define ENERGY_PERF_BIAS_PERFORMANCE\t\t0\n#define ENERGY_PERF_BIAS_BALANCE_PERFORMANCE\t4\n#define ENERGY_PERF_BIAS_NORMAL\t\t\t6\n#define ENERGY_PERF_BIAS_NORMAL_POWERSAVE\t7\n#define ENERGY_PERF_BIAS_BALANCE_POWERSAVE\t8\n#define ENERGY_PERF_BIAS_POWERSAVE\t\t15\n\n#define MSR_IA32_PACKAGE_THERM_STATUS\t\t0x000001b1\n\n#define PACKAGE_THERM_STATUS_PROCHOT\t\t(1 << 0)\n#define PACKAGE_THERM_STATUS_POWER_LIMIT\t(1 << 10)\n#define PACKAGE_THERM_STATUS_HFI_UPDATED\t(1 << 26)\n\n#define MSR_IA32_PACKAGE_THERM_INTERRUPT\t0x000001b2\n\n#define PACKAGE_THERM_INT_HIGH_ENABLE\t\t(1 << 0)\n#define PACKAGE_THERM_INT_LOW_ENABLE\t\t(1 << 1)\n#define PACKAGE_THERM_INT_PLN_ENABLE\t\t(1 << 24)\n#define PACKAGE_THERM_INT_HFI_ENABLE\t\t(1 << 25)\n\n \n#define THERM_INT_THRESHOLD0_ENABLE    (1 << 15)\n#define THERM_SHIFT_THRESHOLD0        8\n#define THERM_MASK_THRESHOLD0          (0x7f << THERM_SHIFT_THRESHOLD0)\n#define THERM_INT_THRESHOLD1_ENABLE    (1 << 23)\n#define THERM_SHIFT_THRESHOLD1        16\n#define THERM_MASK_THRESHOLD1          (0x7f << THERM_SHIFT_THRESHOLD1)\n#define THERM_STATUS_THRESHOLD0        (1 << 6)\n#define THERM_LOG_THRESHOLD0           (1 << 7)\n#define THERM_STATUS_THRESHOLD1        (1 << 8)\n#define THERM_LOG_THRESHOLD1           (1 << 9)\n\n \n#define MSR_IA32_MISC_ENABLE_FAST_STRING_BIT\t\t0\n#define MSR_IA32_MISC_ENABLE_FAST_STRING\t\t(1ULL << MSR_IA32_MISC_ENABLE_FAST_STRING_BIT)\n#define MSR_IA32_MISC_ENABLE_TCC_BIT\t\t\t1\n#define MSR_IA32_MISC_ENABLE_TCC\t\t\t(1ULL << MSR_IA32_MISC_ENABLE_TCC_BIT)\n#define MSR_IA32_MISC_ENABLE_EMON_BIT\t\t\t7\n#define MSR_IA32_MISC_ENABLE_EMON\t\t\t(1ULL << MSR_IA32_MISC_ENABLE_EMON_BIT)\n#define MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT\t\t11\n#define MSR_IA32_MISC_ENABLE_BTS_UNAVAIL\t\t(1ULL << MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT)\n#define MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT\t\t12\n#define MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL\t\t(1ULL << MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT)\n#define MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT\t16\n#define MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP\t\t(1ULL << MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT)\n#define MSR_IA32_MISC_ENABLE_MWAIT_BIT\t\t\t18\n#define MSR_IA32_MISC_ENABLE_MWAIT\t\t\t(1ULL << MSR_IA32_MISC_ENABLE_MWAIT_BIT)\n#define MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT\t\t22\n#define MSR_IA32_MISC_ENABLE_LIMIT_CPUID\t\t(1ULL << MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT)\n#define MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT\t\t23\n#define MSR_IA32_MISC_ENABLE_XTPR_DISABLE\t\t(1ULL << MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT)\n#define MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT\t\t34\n#define MSR_IA32_MISC_ENABLE_XD_DISABLE\t\t\t(1ULL << MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT)\n\n \n#define MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT\t\t2\n#define MSR_IA32_MISC_ENABLE_X87_COMPAT\t\t\t(1ULL << MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT)\n#define MSR_IA32_MISC_ENABLE_TM1_BIT\t\t\t3\n#define MSR_IA32_MISC_ENABLE_TM1\t\t\t(1ULL << MSR_IA32_MISC_ENABLE_TM1_BIT)\n#define MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT\t4\n#define MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE\t\t(1ULL << MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT)\n#define MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT\t6\n#define MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE\t\t(1ULL << MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT)\n#define MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT\t\t8\n#define MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK\t\t(1ULL << MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT)\n#define MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT\t9\n#define MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE\t\t(1ULL << MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT)\n#define MSR_IA32_MISC_ENABLE_FERR_BIT\t\t\t10\n#define MSR_IA32_MISC_ENABLE_FERR\t\t\t(1ULL << MSR_IA32_MISC_ENABLE_FERR_BIT)\n#define MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT\t\t10\n#define MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX\t\t(1ULL << MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT)\n#define MSR_IA32_MISC_ENABLE_TM2_BIT\t\t\t13\n#define MSR_IA32_MISC_ENABLE_TM2\t\t\t(1ULL << MSR_IA32_MISC_ENABLE_TM2_BIT)\n#define MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT\t19\n#define MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE\t\t(1ULL << MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT)\n#define MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT\t\t20\n#define MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK\t\t(1ULL << MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT)\n#define MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT\t\t24\n#define MSR_IA32_MISC_ENABLE_L1D_CONTEXT\t\t(1ULL << MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT)\n#define MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT\t37\n#define MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE\t\t(1ULL << MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT)\n#define MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT\t\t38\n#define MSR_IA32_MISC_ENABLE_TURBO_DISABLE\t\t(1ULL << MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT)\n#define MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT\t39\n#define MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE\t\t(1ULL << MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT)\n\n \n#define MSR_MISC_FEATURES_ENABLES\t0x00000140\n\n#define MSR_MISC_FEATURES_ENABLES_CPUID_FAULT_BIT\t0\n#define MSR_MISC_FEATURES_ENABLES_CPUID_FAULT\t\tBIT_ULL(MSR_MISC_FEATURES_ENABLES_CPUID_FAULT_BIT)\n#define MSR_MISC_FEATURES_ENABLES_RING3MWAIT_BIT\t1\n\n#define MSR_IA32_TSC_DEADLINE\t\t0x000006E0\n\n\n#define MSR_TSX_FORCE_ABORT\t\t0x0000010F\n\n#define MSR_TFA_RTM_FORCE_ABORT_BIT\t0\n#define MSR_TFA_RTM_FORCE_ABORT\t\tBIT_ULL(MSR_TFA_RTM_FORCE_ABORT_BIT)\n#define MSR_TFA_TSX_CPUID_CLEAR_BIT\t1\n#define MSR_TFA_TSX_CPUID_CLEAR\t\tBIT_ULL(MSR_TFA_TSX_CPUID_CLEAR_BIT)\n#define MSR_TFA_SDV_ENABLE_RTM_BIT\t2\n#define MSR_TFA_SDV_ENABLE_RTM\t\tBIT_ULL(MSR_TFA_SDV_ENABLE_RTM_BIT)\n\n \n#define MSR_IA32_MCG_EAX\t\t0x00000180\n#define MSR_IA32_MCG_EBX\t\t0x00000181\n#define MSR_IA32_MCG_ECX\t\t0x00000182\n#define MSR_IA32_MCG_EDX\t\t0x00000183\n#define MSR_IA32_MCG_ESI\t\t0x00000184\n#define MSR_IA32_MCG_EDI\t\t0x00000185\n#define MSR_IA32_MCG_EBP\t\t0x00000186\n#define MSR_IA32_MCG_ESP\t\t0x00000187\n#define MSR_IA32_MCG_EFLAGS\t\t0x00000188\n#define MSR_IA32_MCG_EIP\t\t0x00000189\n#define MSR_IA32_MCG_RESERVED\t\t0x0000018a\n\n \n#define MSR_P4_BPU_PERFCTR0\t\t0x00000300\n#define MSR_P4_BPU_PERFCTR1\t\t0x00000301\n#define MSR_P4_BPU_PERFCTR2\t\t0x00000302\n#define MSR_P4_BPU_PERFCTR3\t\t0x00000303\n#define MSR_P4_MS_PERFCTR0\t\t0x00000304\n#define MSR_P4_MS_PERFCTR1\t\t0x00000305\n#define MSR_P4_MS_PERFCTR2\t\t0x00000306\n#define MSR_P4_MS_PERFCTR3\t\t0x00000307\n#define MSR_P4_FLAME_PERFCTR0\t\t0x00000308\n#define MSR_P4_FLAME_PERFCTR1\t\t0x00000309\n#define MSR_P4_FLAME_PERFCTR2\t\t0x0000030a\n#define MSR_P4_FLAME_PERFCTR3\t\t0x0000030b\n#define MSR_P4_IQ_PERFCTR0\t\t0x0000030c\n#define MSR_P4_IQ_PERFCTR1\t\t0x0000030d\n#define MSR_P4_IQ_PERFCTR2\t\t0x0000030e\n#define MSR_P4_IQ_PERFCTR3\t\t0x0000030f\n#define MSR_P4_IQ_PERFCTR4\t\t0x00000310\n#define MSR_P4_IQ_PERFCTR5\t\t0x00000311\n#define MSR_P4_BPU_CCCR0\t\t0x00000360\n#define MSR_P4_BPU_CCCR1\t\t0x00000361\n#define MSR_P4_BPU_CCCR2\t\t0x00000362\n#define MSR_P4_BPU_CCCR3\t\t0x00000363\n#define MSR_P4_MS_CCCR0\t\t\t0x00000364\n#define MSR_P4_MS_CCCR1\t\t\t0x00000365\n#define MSR_P4_MS_CCCR2\t\t\t0x00000366\n#define MSR_P4_MS_CCCR3\t\t\t0x00000367\n#define MSR_P4_FLAME_CCCR0\t\t0x00000368\n#define MSR_P4_FLAME_CCCR1\t\t0x00000369\n#define MSR_P4_FLAME_CCCR2\t\t0x0000036a\n#define MSR_P4_FLAME_CCCR3\t\t0x0000036b\n#define MSR_P4_IQ_CCCR0\t\t\t0x0000036c\n#define MSR_P4_IQ_CCCR1\t\t\t0x0000036d\n#define MSR_P4_IQ_CCCR2\t\t\t0x0000036e\n#define MSR_P4_IQ_CCCR3\t\t\t0x0000036f\n#define MSR_P4_IQ_CCCR4\t\t\t0x00000370\n#define MSR_P4_IQ_CCCR5\t\t\t0x00000371\n#define MSR_P4_ALF_ESCR0\t\t0x000003ca\n#define MSR_P4_ALF_ESCR1\t\t0x000003cb\n#define MSR_P4_BPU_ESCR0\t\t0x000003b2\n#define MSR_P4_BPU_ESCR1\t\t0x000003b3\n#define MSR_P4_BSU_ESCR0\t\t0x000003a0\n#define MSR_P4_BSU_ESCR1\t\t0x000003a1\n#define MSR_P4_CRU_ESCR0\t\t0x000003b8\n#define MSR_P4_CRU_ESCR1\t\t0x000003b9\n#define MSR_P4_CRU_ESCR2\t\t0x000003cc\n#define MSR_P4_CRU_ESCR3\t\t0x000003cd\n#define MSR_P4_CRU_ESCR4\t\t0x000003e0\n#define MSR_P4_CRU_ESCR5\t\t0x000003e1\n#define MSR_P4_DAC_ESCR0\t\t0x000003a8\n#define MSR_P4_DAC_ESCR1\t\t0x000003a9\n#define MSR_P4_FIRM_ESCR0\t\t0x000003a4\n#define MSR_P4_FIRM_ESCR1\t\t0x000003a5\n#define MSR_P4_FLAME_ESCR0\t\t0x000003a6\n#define MSR_P4_FLAME_ESCR1\t\t0x000003a7\n#define MSR_P4_FSB_ESCR0\t\t0x000003a2\n#define MSR_P4_FSB_ESCR1\t\t0x000003a3\n#define MSR_P4_IQ_ESCR0\t\t\t0x000003ba\n#define MSR_P4_IQ_ESCR1\t\t\t0x000003bb\n#define MSR_P4_IS_ESCR0\t\t\t0x000003b4\n#define MSR_P4_IS_ESCR1\t\t\t0x000003b5\n#define MSR_P4_ITLB_ESCR0\t\t0x000003b6\n#define MSR_P4_ITLB_ESCR1\t\t0x000003b7\n#define MSR_P4_IX_ESCR0\t\t\t0x000003c8\n#define MSR_P4_IX_ESCR1\t\t\t0x000003c9\n#define MSR_P4_MOB_ESCR0\t\t0x000003aa\n#define MSR_P4_MOB_ESCR1\t\t0x000003ab\n#define MSR_P4_MS_ESCR0\t\t\t0x000003c0\n#define MSR_P4_MS_ESCR1\t\t\t0x000003c1\n#define MSR_P4_PMH_ESCR0\t\t0x000003ac\n#define MSR_P4_PMH_ESCR1\t\t0x000003ad\n#define MSR_P4_RAT_ESCR0\t\t0x000003bc\n#define MSR_P4_RAT_ESCR1\t\t0x000003bd\n#define MSR_P4_SAAT_ESCR0\t\t0x000003ae\n#define MSR_P4_SAAT_ESCR1\t\t0x000003af\n#define MSR_P4_SSU_ESCR0\t\t0x000003be\n#define MSR_P4_SSU_ESCR1\t\t0x000003bf  \n\n#define MSR_P4_TBPU_ESCR0\t\t0x000003c2\n#define MSR_P4_TBPU_ESCR1\t\t0x000003c3\n#define MSR_P4_TC_ESCR0\t\t\t0x000003c4\n#define MSR_P4_TC_ESCR1\t\t\t0x000003c5\n#define MSR_P4_U2L_ESCR0\t\t0x000003b0\n#define MSR_P4_U2L_ESCR1\t\t0x000003b1\n\n#define MSR_P4_PEBS_MATRIX_VERT\t\t0x000003f2\n\n \n#define MSR_CORE_PERF_FIXED_CTR0\t0x00000309\n#define MSR_CORE_PERF_FIXED_CTR1\t0x0000030a\n#define MSR_CORE_PERF_FIXED_CTR2\t0x0000030b\n#define MSR_CORE_PERF_FIXED_CTR3\t0x0000030c\n#define MSR_CORE_PERF_FIXED_CTR_CTRL\t0x0000038d\n#define MSR_CORE_PERF_GLOBAL_STATUS\t0x0000038e\n#define MSR_CORE_PERF_GLOBAL_CTRL\t0x0000038f\n#define MSR_CORE_PERF_GLOBAL_OVF_CTRL\t0x00000390\n\n#define MSR_PERF_METRICS\t\t0x00000329\n\n \n#define MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI_BIT\t55\n#define MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI\t\t(1ULL << MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI_BIT)\n#define MSR_CORE_PERF_GLOBAL_OVF_CTRL_OVF_BUF_BIT\t\t62\n#define MSR_CORE_PERF_GLOBAL_OVF_CTRL_OVF_BUF\t\t\t(1ULL <<  MSR_CORE_PERF_GLOBAL_OVF_CTRL_OVF_BUF_BIT)\n#define MSR_CORE_PERF_GLOBAL_OVF_CTRL_COND_CHGD_BIT\t\t63\n#define MSR_CORE_PERF_GLOBAL_OVF_CTRL_COND_CHGD\t\t\t(1ULL << MSR_CORE_PERF_GLOBAL_OVF_CTRL_COND_CHGD_BIT)\n\n \n#define MSR_GEODE_BUSCONT_CONF0\t\t0x00001900\n\n \n#define MSR_IA32_VMX_BASIC              0x00000480\n#define MSR_IA32_VMX_PINBASED_CTLS      0x00000481\n#define MSR_IA32_VMX_PROCBASED_CTLS     0x00000482\n#define MSR_IA32_VMX_EXIT_CTLS          0x00000483\n#define MSR_IA32_VMX_ENTRY_CTLS         0x00000484\n#define MSR_IA32_VMX_MISC               0x00000485\n#define MSR_IA32_VMX_CR0_FIXED0         0x00000486\n#define MSR_IA32_VMX_CR0_FIXED1         0x00000487\n#define MSR_IA32_VMX_CR4_FIXED0         0x00000488\n#define MSR_IA32_VMX_CR4_FIXED1         0x00000489\n#define MSR_IA32_VMX_VMCS_ENUM          0x0000048a\n#define MSR_IA32_VMX_PROCBASED_CTLS2    0x0000048b\n#define MSR_IA32_VMX_EPT_VPID_CAP       0x0000048c\n#define MSR_IA32_VMX_TRUE_PINBASED_CTLS  0x0000048d\n#define MSR_IA32_VMX_TRUE_PROCBASED_CTLS 0x0000048e\n#define MSR_IA32_VMX_TRUE_EXIT_CTLS      0x0000048f\n#define MSR_IA32_VMX_TRUE_ENTRY_CTLS     0x00000490\n#define MSR_IA32_VMX_VMFUNC             0x00000491\n#define MSR_IA32_VMX_PROCBASED_CTLS3\t0x00000492\n\n \n#define VMX_BASIC_VMCS_SIZE_SHIFT\t32\n#define VMX_BASIC_TRUE_CTLS\t\t(1ULL << 55)\n#define VMX_BASIC_64\t\t0x0001000000000000LLU\n#define VMX_BASIC_MEM_TYPE_SHIFT\t50\n#define VMX_BASIC_MEM_TYPE_MASK\t0x003c000000000000LLU\n#define VMX_BASIC_MEM_TYPE_WB\t6LLU\n#define VMX_BASIC_INOUT\t\t0x0040000000000000LLU\n\n \n \n#define MSR_IA32_L3_QOS_CFG\t\t0xc81\n#define MSR_IA32_L2_QOS_CFG\t\t0xc82\n#define MSR_IA32_QM_EVTSEL\t\t0xc8d\n#define MSR_IA32_QM_CTR\t\t\t0xc8e\n#define MSR_IA32_PQR_ASSOC\t\t0xc8f\n#define MSR_IA32_L3_CBM_BASE\t\t0xc90\n#define MSR_IA32_L2_CBM_BASE\t\t0xd10\n#define MSR_IA32_MBA_THRTL_BASE\t\t0xd50\n\n \n#define MSR_IA32_MBA_BW_BASE\t\t0xc0000200\n#define MSR_IA32_SMBA_BW_BASE\t\t0xc0000280\n#define MSR_IA32_EVT_CFG_BASE\t\t0xc0000400\n\n \n#define MSR_IA32_VMX_MISC_INTEL_PT                 (1ULL << 14)\n#define MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS (1ULL << 29)\n#define MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE   0x1F\n \n\n#define MSR_VM_CR                       0xc0010114\n#define MSR_VM_IGNNE                    0xc0010115\n#define MSR_VM_HSAVE_PA                 0xc0010117\n\n \n#define MSR_IA32_HW_FEEDBACK_PTR        0x17d0\n#define MSR_IA32_HW_FEEDBACK_CONFIG     0x17d1\n\n \n#define MSR_IA32_XAPIC_DISABLE_STATUS\t0xBD\n#define LEGACY_XAPIC_DISABLED\t\tBIT(0)  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}