23:58:05 DEBUG : Logs will be stored at 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/IDE.log'.
23:58:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workspace\Xilinx\7-4-2_chardisp3\sw\vitis_project\temp_xsdb_launch_script.tcl
23:58:11 INFO  : Registering command handlers for Vitis TCF services
23:58:11 INFO  : Platform repository initialization has completed.
23:58:13 INFO  : XSCT server has started successfully.
23:58:13 INFO  : plnx-install-location is set to ''
23:58:13 INFO  : Successfully done setting XSCT server connection channel  
23:58:13 INFO  : Successfully done query RDI_DATADIR 
23:58:13 INFO  : Successfully done setting workspace for the tool. 
23:58:58 INFO  : Result from executing command 'getProjects': chardisp3_platform
23:58:58 INFO  : Result from executing command 'getPlatforms': 
23:59:46 INFO  : Result from executing command 'getProjects': chardisp3_platform
23:59:46 INFO  : Result from executing command 'getPlatforms': chardisp3_platform|D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/chardisp3_platform/export/chardisp3_platform/chardisp3_platform.xpfm
00:02:42 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
00:08:03 INFO  : 'jtag frequency' command is executed.
00:08:03 INFO  : Context for 'APU' is selected.
00:08:03 INFO  : System reset is completed.
00:08:06 INFO  : 'after 3000' command is executed.
00:08:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
00:08:09 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/bitstream/design_1_wrapper.bit"
00:08:09 INFO  : Context for 'APU' is selected.
00:08:09 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/chardisp3_platform/export/chardisp3_platform/hw/design_1_wrapper.xsa'.
00:08:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:09 INFO  : Context for 'APU' is selected.
00:08:09 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/psinit/ps7_init.tcl' is done.
00:08:10 INFO  : 'ps7_init' command is executed.
00:08:10 INFO  : 'ps7_post_config' command is executed.
00:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:10 INFO  : The application 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/Debug/char_test4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/chardisp3_platform/export/chardisp3_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/Debug/char_test4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:10 INFO  : 'con' command is executed.
00:08:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:08:10 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-2_chardisp3\sw\vitis_project\char_test4_system\_ide\scripts\debugger_char_test4-default.tcl'
00:09:48 INFO  : Disconnected from the channel tcfchan#2.
00:13:48 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:14:05 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:37:16 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:37:34 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:44:46 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:45:48 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:48:06 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:48:50 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:49:02 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:50:22 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:50:35 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:51:46 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:54:34 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:55:46 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:56:37 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:57:18 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:57:49 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:58:18 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:58:43 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
00:59:04 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:00:07 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:02:39 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:03:12 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:04:46 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:05:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
01:05:10 INFO  : 'jtag frequency' command is executed.
01:05:10 INFO  : Context for 'APU' is selected.
01:05:11 INFO  : System reset is completed.
01:05:14 INFO  : 'after 3000' command is executed.
01:05:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
01:05:16 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/bitstream/design_1_wrapper.bit"
01:05:16 INFO  : Context for 'APU' is selected.
01:05:16 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/chardisp3_platform/export/chardisp3_platform/hw/design_1_wrapper.xsa'.
01:05:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:16 INFO  : Context for 'APU' is selected.
01:05:16 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/psinit/ps7_init.tcl' is done.
01:05:18 INFO  : 'ps7_init' command is executed.
01:05:18 INFO  : 'ps7_post_config' command is executed.
01:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:18 INFO  : The application 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/Debug/char_test4.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:18 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/chardisp3_platform/export/chardisp3_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/Debug/char_test4.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:18 INFO  : 'con' command is executed.
01:05:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:05:18 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-2_chardisp3\sw\vitis_project\char_test4_system\_ide\scripts\debugger_char_test4-default.tcl'
01:05:37 INFO  : Disconnected from the channel tcfchan#13.
01:08:18 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:12:53 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:14:37 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:16:20 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:17:06 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:24:16 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:38:12 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:43:40 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:57:56 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:58:26 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:59:22 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
01:59:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:59:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
01:59:38 INFO  : 'jtag frequency' command is executed.
01:59:38 INFO  : Context for 'APU' is selected.
01:59:38 INFO  : System reset is completed.
01:59:41 INFO  : 'after 3000' command is executed.
01:59:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
01:59:44 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/bitstream/design_1_wrapper.bit"
01:59:44 INFO  : Context for 'APU' is selected.
01:59:44 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/chardisp3_platform/export/chardisp3_platform/hw/design_1_wrapper.xsa'.
01:59:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:59:44 INFO  : Context for 'APU' is selected.
01:59:44 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/psinit/ps7_init.tcl' is done.
01:59:45 INFO  : 'ps7_init' command is executed.
01:59:45 INFO  : 'ps7_post_config' command is executed.
01:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:45 INFO  : The application 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/Debug/char_test4.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:59:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:59:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/chardisp3_platform/export/chardisp3_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/Debug/char_test4.elf
configparams force-mem-access 0
----------------End of Script----------------

01:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:45 INFO  : 'con' command is executed.
01:59:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:59:45 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-2_chardisp3\sw\vitis_project\char_test4_system\_ide\scripts\debugger_char_test4-default.tcl'
02:03:33 INFO  : Disconnected from the channel tcfchan#23.
22:15:04 DEBUG : Logs will be stored at 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/IDE.log'.
22:15:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workspace\Xilinx\7-4-2_chardisp3\sw\vitis_project\temp_xsdb_launch_script.tcl
22:15:16 INFO  : Platform repository initialization has completed.
22:15:21 INFO  : XSCT server has started successfully.
22:15:21 INFO  : Successfully done setting XSCT server connection channel  
22:15:21 INFO  : plnx-install-location is set to ''
22:15:21 INFO  : Successfully done setting workspace for the tool. 
22:16:30 INFO  : Registering command handlers for Vitis TCF services
22:16:34 INFO  : Successfully done query RDI_DATADIR 
22:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:19:57 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
22:21:00 INFO  : 'jtag frequency' command is executed.
22:21:00 INFO  : Context for 'APU' is selected.
22:21:00 INFO  : System reset is completed.
22:21:03 INFO  : 'after 3000' command is executed.
22:21:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
22:21:06 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/bitstream/design_1_wrapper.bit"
22:21:06 INFO  : Context for 'APU' is selected.
22:21:06 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/chardisp3_platform/export/chardisp3_platform/hw/design_1_wrapper.xsa'.
22:21:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:06 INFO  : Context for 'APU' is selected.
22:21:06 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/psinit/ps7_init.tcl' is done.
22:21:07 INFO  : 'ps7_init' command is executed.
22:21:07 INFO  : 'ps7_post_config' command is executed.
22:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:07 INFO  : The application 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/Debug/char_test4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/chardisp3_platform/export/chardisp3_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/Debug/char_test4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:07 INFO  : 'con' command is executed.
22:21:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:21:07 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-2_chardisp3\sw\vitis_project\char_test4_system\_ide\scripts\debugger_char_test4-default.tcl'
22:25:01 INFO  : Checking for BSP changes to sync application flags for project 'char_test4'...
22:25:07 INFO  : Disconnected from the channel tcfchan#1.
22:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7BE82A' is selected.
22:25:11 INFO  : 'jtag frequency' command is executed.
22:25:11 INFO  : Context for 'APU' is selected.
22:25:11 INFO  : System reset is completed.
22:25:14 INFO  : 'after 3000' command is executed.
22:25:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}' command is executed.
22:25:16 INFO  : Device configured successfully with "D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/bitstream/design_1_wrapper.bit"
22:25:16 INFO  : Context for 'APU' is selected.
22:25:19 INFO  : Hardware design and registers information is loaded from 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/chardisp3_platform/export/chardisp3_platform/hw/design_1_wrapper.xsa'.
22:25:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:19 INFO  : Context for 'APU' is selected.
22:25:19 INFO  : Sourcing of 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/psinit/ps7_init.tcl' is done.
22:25:19 INFO  : 'ps7_init' command is executed.
22:25:19 INFO  : 'ps7_post_config' command is executed.
22:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:20 INFO  : The application 'D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/Debug/char_test4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7BE82A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7BE82A-23727093-0"}
fpga -file D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/chardisp3_platform/export/chardisp3_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/workspace/Xilinx/7-4-2_chardisp3/sw/vitis_project/char_test4/Debug/char_test4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:20 INFO  : 'con' command is executed.
22:25:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:25:20 INFO  : Launch script is exported to file 'D:\workspace\Xilinx\7-4-2_chardisp3\sw\vitis_project\char_test4_system\_ide\scripts\debugger_char_test4-default.tcl'
22:36:32 INFO  : Disconnected from the channel tcfchan#2.
