INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brody/Desktop/School/ECE 464/Project_b/Vivado_testing/Staging_Unit/Staging_Unit.srcs/sources_1/new/unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_buffer_1x4
INFO: [VRFC 10-311] analyzing module shift_reg_file_4x8
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Staging_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brody/Desktop/School/ECE 464/Project_b/Vivado_testing/Staging_Unit/Staging_Unit.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
