                                                          Log file                                                       

Generated by MIG MIG Version 4.0
Coregen 14.7 - Build Number P_INT.20161201 on 周四 9月 24 15:51:11 2020


Creating the directory /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_designCreated the SDC file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/constraints/mig_7a_0.xdc Successfully
Created the OOC XDC file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/constraints/mig_7a_0_ooc.xdc SuccessfullyCreated the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_byte_lane_map.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_defs.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_top.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_control_io.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_data_io.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_init_sm.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_po_adj.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_po_cntlr.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_po_init.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_top.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_if_post_fifo.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_mc_phy.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_of_pre_fifo.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_4lanes.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_cntlr.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_rom.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_seq.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cntrl_init.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_rdlvl.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_data_align.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_stage2_cal.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_top.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_vld_gen.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_pi_comp_rom.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v Successfully
 ..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v Successfully
 ..SuccessfulCreated the Top Level File - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/mig_7a_0_temp.vCreated the Top Level File - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl/mig_7a_0_temp.vCreated the Top Level File - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0_temp.veoThe design output files are located in /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/user_design/rtl and ..user_design/constraints for rtl & ucf files respectively.