$date
	Sun Mar  7 10:56:05 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_tb $end
$var wire 1 ! LED $end
$var wire 1 " USBPU $end
$scope module SB1 $end
$var wire 1 ! LED $end
$var wire 1 " USBPU $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#20
