Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  2 13:40:16 2023
| Host         : Lenova running 64-bit Debian GNU/Linux trixie/sid
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           13 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |              70 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                         Enable Signal                        |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                              | EN_i_2_n_0                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | ConfigState_i_1_n_0                                          |                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | change_sensor/Byte_compiler/I2C_REG[6]_i_1_n_0               |                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | change_sensor/Byte_compiler/FSM_sequential_STATE_reg[2]_0[0] |                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | change_sensor/Byte_compiler/Read_Byte/I2C_Master/addr_rw0    |                                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                                              | change_sensor/Byte_compiler/i___8/count[8]_i_3_n_0 |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | change_sensor/Byte_compiler/Read_Byte/I2C_Master/busy1       |                                                    |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | change_sensor/I2CADDR[3]_i_1_n_0                             |                                                    |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG |                                                              |                                                    |               13 |             26 |         2.00 |
|  clk_IBUF_BUFG | change_sensor/Byte_compiler/Read_Byte/WaitClock              |                                                    |                8 |             32 |         4.00 |
+----------------+--------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


