Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d00b9652711349f6bc91de77b4496a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_syncIndex_behav xil_defaultlib.vga_syncIndex xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.image_bindec
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.image_blk_mem_gen_mux
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_02=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_02=256'...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_02=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_02=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_02=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.image_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.image_blk_mem_gen_top
Compiling module xil_defaultlib.image_blk_mem_gen_v8_4_3_synth
Compiling module xil_defaultlib.image_blk_mem_gen_v8_4_3
Compiling module xil_defaultlib.image
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_syncIndex_behav
