{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699148318439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699148318439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 04 19:38:38 2023 " "Processing started: Sat Nov 04 19:38:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699148318439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699148318439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica10 -c Practica10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica10 -c Practica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699148318439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699148319271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699148319271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behaivoral " "Found design unit 1: vga-behaivoral" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699148333431 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699148333431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699148333431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699148333511 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(116) " "VHDL Process Statement warning at vga.vhd(116): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333521 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(116) " "VHDL Process Statement warning at vga.vhd(116): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333521 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(120) " "VHDL Process Statement warning at vga.vhd(120): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333521 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(120) " "VHDL Process Statement warning at vga.vhd(120): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333521 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(124) " "VHDL Process Statement warning at vga.vhd(124): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333521 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(124) " "VHDL Process Statement warning at vga.vhd(124): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333521 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(128) " "VHDL Process Statement warning at vga.vhd(128): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333521 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(128) " "VHDL Process Statement warning at vga.vhd(128): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333521 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(132) " "VHDL Process Statement warning at vga.vhd(132): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333521 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(132) " "VHDL Process Statement warning at vga.vhd(132): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333521 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(136) " "VHDL Process Statement warning at vga.vhd(136): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333521 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(136) " "VHDL Process Statement warning at vga.vhd(136): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333521 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(140) " "VHDL Process Statement warning at vga.vhd(140): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333521 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(140) " "VHDL Process Statement warning at vga.vhd(140): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333521 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(144) " "VHDL Process Statement warning at vga.vhd(144): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(144) " "VHDL Process Statement warning at vga.vhd(144): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(148) " "VHDL Process Statement warning at vga.vhd(148): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(148) " "VHDL Process Statement warning at vga.vhd(148): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(152) " "VHDL Process Statement warning at vga.vhd(152): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(152) " "VHDL Process Statement warning at vga.vhd(152): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(156) " "VHDL Process Statement warning at vga.vhd(156): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(156) " "VHDL Process Statement warning at vga.vhd(156): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(160) " "VHDL Process Statement warning at vga.vhd(160): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(160) " "VHDL Process Statement warning at vga.vhd(160): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(164) " "VHDL Process Statement warning at vga.vhd(164): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(164) " "VHDL Process Statement warning at vga.vhd(164): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(168) " "VHDL Process Statement warning at vga.vhd(168): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(168) " "VHDL Process Statement warning at vga.vhd(168): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(172) " "VHDL Process Statement warning at vga.vhd(172): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(172) " "VHDL Process Statement warning at vga.vhd(172): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(176) " "VHDL Process Statement warning at vga.vhd(176): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(176) " "VHDL Process Statement warning at vga.vhd(176): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(180) " "VHDL Process Statement warning at vga.vhd(180): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(180) " "VHDL Process Statement warning at vga.vhd(180): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(184) " "VHDL Process Statement warning at vga.vhd(184): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(184) " "VHDL Process Statement warning at vga.vhd(184): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(188) " "VHDL Process Statement warning at vga.vhd(188): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(188) " "VHDL Process Statement warning at vga.vhd(188): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(192) " "VHDL Process Statement warning at vga.vhd(192): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(192) " "VHDL Process Statement warning at vga.vhd(192): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(196) " "VHDL Process Statement warning at vga.vhd(196): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(196) " "VHDL Process Statement warning at vga.vhd(196): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(200) " "VHDL Process Statement warning at vga.vhd(200): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(200) " "VHDL Process Statement warning at vga.vhd(200): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(204) " "VHDL Process Statement warning at vga.vhd(204): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(204) " "VHDL Process Statement warning at vga.vhd(204): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(208) " "VHDL Process Statement warning at vga.vhd(208): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(208) " "VHDL Process Statement warning at vga.vhd(208): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(212) " "VHDL Process Statement warning at vga.vhd(212): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(212) " "VHDL Process Statement warning at vga.vhd(212): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(216) " "VHDL Process Statement warning at vga.vhd(216): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(216) " "VHDL Process Statement warning at vga.vhd(216): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(220) " "VHDL Process Statement warning at vga.vhd(220): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(220) " "VHDL Process Statement warning at vga.vhd(220): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(224) " "VHDL Process Statement warning at vga.vhd(224): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(224) " "VHDL Process Statement warning at vga.vhd(224): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(228) " "VHDL Process Statement warning at vga.vhd(228): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(228) " "VHDL Process Statement warning at vga.vhd(228): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(232) " "VHDL Process Statement warning at vga.vhd(232): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(232) " "VHDL Process Statement warning at vga.vhd(232): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(236) " "VHDL Process Statement warning at vga.vhd(236): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(236) " "VHDL Process Statement warning at vga.vhd(236): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(240) " "VHDL Process Statement warning at vga.vhd(240): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333531 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(240) " "VHDL Process Statement warning at vga.vhd(240): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(244) " "VHDL Process Statement warning at vga.vhd(244): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(244) " "VHDL Process Statement warning at vga.vhd(244): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(248) " "VHDL Process Statement warning at vga.vhd(248): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(248) " "VHDL Process Statement warning at vga.vhd(248): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(252) " "VHDL Process Statement warning at vga.vhd(252): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(252) " "VHDL Process Statement warning at vga.vhd(252): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(256) " "VHDL Process Statement warning at vga.vhd(256): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(256) " "VHDL Process Statement warning at vga.vhd(256): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(260) " "VHDL Process Statement warning at vga.vhd(260): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(260) " "VHDL Process Statement warning at vga.vhd(260): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(264) " "VHDL Process Statement warning at vga.vhd(264): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(264) " "VHDL Process Statement warning at vga.vhd(264): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(268) " "VHDL Process Statement warning at vga.vhd(268): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(268) " "VHDL Process Statement warning at vga.vhd(268): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(272) " "VHDL Process Statement warning at vga.vhd(272): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(272) " "VHDL Process Statement warning at vga.vhd(272): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(276) " "VHDL Process Statement warning at vga.vhd(276): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(276) " "VHDL Process Statement warning at vga.vhd(276): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(280) " "VHDL Process Statement warning at vga.vhd(280): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(280) " "VHDL Process Statement warning at vga.vhd(280): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(284) " "VHDL Process Statement warning at vga.vhd(284): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(284) " "VHDL Process Statement warning at vga.vhd(284): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(288) " "VHDL Process Statement warning at vga.vhd(288): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(288) " "VHDL Process Statement warning at vga.vhd(288): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(292) " "VHDL Process Statement warning at vga.vhd(292): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(292) " "VHDL Process Statement warning at vga.vhd(292): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(296) " "VHDL Process Statement warning at vga.vhd(296): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(296) " "VHDL Process Statement warning at vga.vhd(296): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(300) " "VHDL Process Statement warning at vga.vhd(300): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(300) " "VHDL Process Statement warning at vga.vhd(300): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(304) " "VHDL Process Statement warning at vga.vhd(304): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(304) " "VHDL Process Statement warning at vga.vhd(304): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(308) " "VHDL Process Statement warning at vga.vhd(308): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(308) " "VHDL Process Statement warning at vga.vhd(308): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(312) " "VHDL Process Statement warning at vga.vhd(312): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(312) " "VHDL Process Statement warning at vga.vhd(312): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(316) " "VHDL Process Statement warning at vga.vhd(316): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(316) " "VHDL Process Statement warning at vga.vhd(316): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(320) " "VHDL Process Statement warning at vga.vhd(320): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(320) " "VHDL Process Statement warning at vga.vhd(320): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(324) " "VHDL Process Statement warning at vga.vhd(324): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(324) " "VHDL Process Statement warning at vga.vhd(324): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(328) " "VHDL Process Statement warning at vga.vhd(328): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(328) " "VHDL Process Statement warning at vga.vhd(328): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(332) " "VHDL Process Statement warning at vga.vhd(332): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(332) " "VHDL Process Statement warning at vga.vhd(332): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(336) " "VHDL Process Statement warning at vga.vhd(336): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(336) " "VHDL Process Statement warning at vga.vhd(336): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(340) " "VHDL Process Statement warning at vga.vhd(340): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(340) " "VHDL Process Statement warning at vga.vhd(340): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(344) " "VHDL Process Statement warning at vga.vhd(344): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(344) " "VHDL Process Statement warning at vga.vhd(344): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(348) " "VHDL Process Statement warning at vga.vhd(348): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(348) " "VHDL Process Statement warning at vga.vhd(348): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(352) " "VHDL Process Statement warning at vga.vhd(352): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(352) " "VHDL Process Statement warning at vga.vhd(352): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(356) " "VHDL Process Statement warning at vga.vhd(356): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(356) " "VHDL Process Statement warning at vga.vhd(356): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(360) " "VHDL Process Statement warning at vga.vhd(360): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(360) " "VHDL Process Statement warning at vga.vhd(360): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(364) " "VHDL Process Statement warning at vga.vhd(364): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(364) " "VHDL Process Statement warning at vga.vhd(364): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(368) " "VHDL Process Statement warning at vga.vhd(368): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(368) " "VHDL Process Statement warning at vga.vhd(368): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(372) " "VHDL Process Statement warning at vga.vhd(372): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(372) " "VHDL Process Statement warning at vga.vhd(372): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/complementaria/Practica10/vga.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699148333541 "|vga"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699148335602 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699148337192 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699148337192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1387 " "Implemented 1387 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699148337511 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699148337511 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1368 " "Implemented 1368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699148337511 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699148337511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699148337541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 04 19:38:57 2023 " "Processing ended: Sat Nov 04 19:38:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699148337541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699148337541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699148337541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699148337541 ""}
