{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615999735629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615999735629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 17 13:48:55 2021 " "Processing started: Wed Mar 17 13:48:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615999735629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615999735629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlPatternLength -c ControlPatternLength " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlPatternLength -c ControlPatternLength" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615999735629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615999736387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615999736387 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mainCircuit.v(59) " "Verilog HDL Module Instantiation warning at mainCircuit.v(59): ignored dangling comma in List of Port Connections" {  } { { "mainCircuit.v" "" { Text "C:/Users/ifs54/Desktop/PBL1 - GERAL/PBL01_VERSION/PBL.Circuito/mainCircuit.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1615999750420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincircuit.v 1 1 " "Found 1 design units, including 1 entities, in source file maincircuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainCircuit " "Found entity 1: mainCircuit" {  } { { "mainCircuit.v" "" { Text "C:/Users/ifs54/Desktop/PBL1 - GERAL/PBL01_VERSION/PBL.Circuito/mainCircuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615999750451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615999750451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controloutputac.v 1 1 " "Found 1 design units, including 1 entities, in source file controloutputac.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlOutputAC " "Found entity 1: controlOutputAC" {  } { { "controlOutputAC.v" "" { Text "C:/Users/ifs54/Desktop/PBL1 - GERAL/PBL01_VERSION/PBL.Circuito/controlOutputAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615999750467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615999750467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controloutputco.v 1 1 " "Found 1 design units, including 1 entities, in source file controloutputco.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlOutputCO " "Found entity 1: controlOutputCO" {  } { { "controlOutputCO.v" "" { Text "C:/Users/ifs54/Desktop/PBL1 - GERAL/PBL01_VERSION/PBL.Circuito/controlOutputCO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615999750482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615999750482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controloutputre.v 1 1 " "Found 1 design units, including 1 entities, in source file controloutputre.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlOutputRE " "Found entity 1: controlOutputRE" {  } { { "controlOutputRE.v" "" { Text "C:/Users/ifs54/Desktop/PBL1 - GERAL/PBL01_VERSION/PBL.Circuito/controlOutputRE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615999750498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615999750498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controloutputdis.v 1 1 " "Found 1 design units, including 1 entities, in source file controloutputdis.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlOutputDis " "Found entity 1: controlOutputDis" {  } { { "controlOutputDis.v" "" { Text "C:/Users/ifs54/Desktop/PBL1 - GERAL/PBL01_VERSION/PBL.Circuito/controlOutputDis.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615999750498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615999750498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controloutputal.v 1 1 " "Found 1 design units, including 1 entities, in source file controloutputal.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlOutputAL " "Found entity 1: controlOutputAL" {  } { { "controlOutputAL.v" "" { Text "C:/Users/ifs54/Desktop/PBL1 - GERAL/PBL01_VERSION/PBL.Circuito/controlOutputAL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615999750514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615999750514 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainCircuit.v(61) " "Verilog HDL Instantiation warning at mainCircuit.v(61): instance has no name" {  } { { "mainCircuit.v" "" { Text "C:/Users/ifs54/Desktop/PBL1 - GERAL/PBL01_VERSION/PBL.Circuito/mainCircuit.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1615999750514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainCircuit " "Elaborating entity \"mainCircuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615999750607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlOutputAC controlOutputAC:act_inst " "Elaborating entity \"controlOutputAC\" for hierarchy \"controlOutputAC:act_inst\"" {  } { { "mainCircuit.v" "act_inst" { Text "C:/Users/ifs54/Desktop/PBL1 - GERAL/PBL01_VERSION/PBL.Circuito/mainCircuit.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615999750654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlOutputCO controlOutputCO:cptd_inst " "Elaborating entity \"controlOutputCO\" for hierarchy \"controlOutputCO:cptd_inst\"" {  } { { "mainCircuit.v" "cptd_inst" { Text "C:/Users/ifs54/Desktop/PBL1 - GERAL/PBL01_VERSION/PBL.Circuito/mainCircuit.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615999750686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlOutputRE controlOutputRE:rgtd_inst " "Elaborating entity \"controlOutputRE\" for hierarchy \"controlOutputRE:rgtd_inst\"" {  } { { "mainCircuit.v" "rgtd_inst" { Text "C:/Users/ifs54/Desktop/PBL1 - GERAL/PBL01_VERSION/PBL.Circuito/mainCircuit.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615999750701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlOutputDis controlOutputDis:dcfd_inst " "Elaborating entity \"controlOutputDis\" for hierarchy \"controlOutputDis:dcfd_inst\"" {  } { { "mainCircuit.v" "dcfd_inst" { Text "C:/Users/ifs54/Desktop/PBL1 - GERAL/PBL01_VERSION/PBL.Circuito/mainCircuit.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615999750717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlOutputAL controlOutputAL:comb_3 " "Elaborating entity \"controlOutputAL\" for hierarchy \"controlOutputAL:comb_3\"" {  } { { "mainCircuit.v" "comb_3" { Text "C:/Users/ifs54/Desktop/PBL1 - GERAL/PBL01_VERSION/PBL.Circuito/mainCircuit.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615999750842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615999751529 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615999751529 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615999751529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615999751529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615999752060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 17 13:49:12 2021 " "Processing ended: Wed Mar 17 13:49:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615999752060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615999752060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615999752060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615999752060 ""}
