\hypertarget{structSCB__TypeDef}{}\doxysection{SCB\+\_\+\+Type\+Def Struct Reference}
\label{structSCB__TypeDef}\index{SCB\_TypeDef@{SCB\_TypeDef}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structSCB__TypeDef_ac466de3549a43ac872cd426c6a82316b}{CPUID}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structSCB__TypeDef_acb29f57c5c02d8c2d6593a350739fbd4}{ICSR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structSCB__TypeDef_abb8185a4616b68565f4baaef893d154b}{VTOR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structSCB__TypeDef_a5c07ca08933a89ab4c7f841ae22a541c}{AIRCR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structSCB__TypeDef_aba2939ef020fde2f7bdb00aa12396497}{SCR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structSCB__TypeDef_ad0e4afead1a9c8efb91bd364c48e0b03}{CCR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga758935d2272c08a6b673c270035ef191}{vuint8\+\_\+t}} \mbox{\hyperlink{structSCB__TypeDef_a28c1a7d0d87ab915d83082683f488504}{SHP}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structSCB__TypeDef_aafa26d323a8234629a2f38762dbbb09f}{SHCSR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structSCB__TypeDef_a9e0b7a2e0b9fa6c40ef07fcfc0daa283}{CFSR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structSCB__TypeDef_ad35c1a0685fc9208d7c13ba1365f0631}{HFSR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structSCB__TypeDef_ab426de43170a1dfd8094ae535fd8cf6e}{RESERVED}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structSCB__TypeDef_a6bba96b1b35526061add73ee9d623cd8}{MMAR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structSCB__TypeDef_ac6696a172006cd960192ca0b3d1f1e80}{BFAR}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structSCB__TypeDef_a5c07ca08933a89ab4c7f841ae22a541c}\label{structSCB__TypeDef_a5c07ca08933a89ab4c7f841ae22a541c}} 
\index{SCB\_TypeDef@{SCB\_TypeDef}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!SCB\_TypeDef@{SCB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} SCB\+\_\+\+Type\+Def\+::\+AIRCR}

Application Interrupt and Reset Control Register \mbox{\Hypertarget{structSCB__TypeDef_ac6696a172006cd960192ca0b3d1f1e80}\label{structSCB__TypeDef_ac6696a172006cd960192ca0b3d1f1e80}} 
\index{SCB\_TypeDef@{SCB\_TypeDef}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!SCB\_TypeDef@{SCB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BFAR}{BFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} SCB\+\_\+\+Type\+Def\+::\+BFAR}

Bus Fault Address Register \mbox{\Hypertarget{structSCB__TypeDef_ad0e4afead1a9c8efb91bd364c48e0b03}\label{structSCB__TypeDef_ad0e4afead1a9c8efb91bd364c48e0b03}} 
\index{SCB\_TypeDef@{SCB\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!SCB\_TypeDef@{SCB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} SCB\+\_\+\+Type\+Def\+::\+CCR}

Configuration and Control Register \mbox{\Hypertarget{structSCB__TypeDef_a9e0b7a2e0b9fa6c40ef07fcfc0daa283}\label{structSCB__TypeDef_a9e0b7a2e0b9fa6c40ef07fcfc0daa283}} 
\index{SCB\_TypeDef@{SCB\_TypeDef}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!SCB\_TypeDef@{SCB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFSR}{CFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} SCB\+\_\+\+Type\+Def\+::\+CFSR}

Configurable Fault Status Register \mbox{\Hypertarget{structSCB__TypeDef_ac466de3549a43ac872cd426c6a82316b}\label{structSCB__TypeDef_ac466de3549a43ac872cd426c6a82316b}} 
\index{SCB\_TypeDef@{SCB\_TypeDef}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!SCB\_TypeDef@{SCB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} SCB\+\_\+\+Type\+Def\+::\+CPUID}

CPU ID Base Register \mbox{\Hypertarget{structSCB__TypeDef_ad35c1a0685fc9208d7c13ba1365f0631}\label{structSCB__TypeDef_ad35c1a0685fc9208d7c13ba1365f0631}} 
\index{SCB\_TypeDef@{SCB\_TypeDef}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!SCB\_TypeDef@{SCB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HFSR}{HFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} SCB\+\_\+\+Type\+Def\+::\+HFSR}

Hard Fault Status Register \mbox{\Hypertarget{structSCB__TypeDef_acb29f57c5c02d8c2d6593a350739fbd4}\label{structSCB__TypeDef_acb29f57c5c02d8c2d6593a350739fbd4}} 
\index{SCB\_TypeDef@{SCB\_TypeDef}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!SCB\_TypeDef@{SCB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} SCB\+\_\+\+Type\+Def\+::\+ICSR}

Interrupt Control and State Register \mbox{\Hypertarget{structSCB__TypeDef_a6bba96b1b35526061add73ee9d623cd8}\label{structSCB__TypeDef_a6bba96b1b35526061add73ee9d623cd8}} 
\index{SCB\_TypeDef@{SCB\_TypeDef}!MMAR@{MMAR}}
\index{MMAR@{MMAR}!SCB\_TypeDef@{SCB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MMAR}{MMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} SCB\+\_\+\+Type\+Def\+::\+MMAR}

Memory Management Fault Address Register \mbox{\Hypertarget{structSCB__TypeDef_ab426de43170a1dfd8094ae535fd8cf6e}\label{structSCB__TypeDef_ab426de43170a1dfd8094ae535fd8cf6e}} 
\index{SCB\_TypeDef@{SCB\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!SCB\_TypeDef@{SCB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} SCB\+\_\+\+Type\+Def\+::\+RESERVED}

Reserved \mbox{\Hypertarget{structSCB__TypeDef_aba2939ef020fde2f7bdb00aa12396497}\label{structSCB__TypeDef_aba2939ef020fde2f7bdb00aa12396497}} 
\index{SCB\_TypeDef@{SCB\_TypeDef}!SCR@{SCR}}
\index{SCR@{SCR}!SCB\_TypeDef@{SCB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} SCB\+\_\+\+Type\+Def\+::\+SCR}

System Control Register \mbox{\Hypertarget{structSCB__TypeDef_aafa26d323a8234629a2f38762dbbb09f}\label{structSCB__TypeDef_aafa26d323a8234629a2f38762dbbb09f}} 
\index{SCB\_TypeDef@{SCB\_TypeDef}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!SCB\_TypeDef@{SCB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} SCB\+\_\+\+Type\+Def\+::\+SHCSR}

System Handler Control and State Register \mbox{\Hypertarget{structSCB__TypeDef_a28c1a7d0d87ab915d83082683f488504}\label{structSCB__TypeDef_a28c1a7d0d87ab915d83082683f488504}} 
\index{SCB\_TypeDef@{SCB\_TypeDef}!SHP@{SHP}}
\index{SHP@{SHP}!SCB\_TypeDef@{SCB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SHP}{SHP}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga758935d2272c08a6b673c270035ef191}{vuint8\+\_\+t}} SCB\+\_\+\+Type\+Def\+::\+SHP\mbox{[}12\mbox{]}}

System Handler Priority Registers \mbox{\Hypertarget{structSCB__TypeDef_abb8185a4616b68565f4baaef893d154b}\label{structSCB__TypeDef_abb8185a4616b68565f4baaef893d154b}} 
\index{SCB\_TypeDef@{SCB\_TypeDef}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!SCB\_TypeDef@{SCB\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} SCB\+\_\+\+Type\+Def\+::\+VTOR}

Vector Table Offset Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
drivers/\+Inc/\mbox{\hyperlink{stm32f401xx_8h}{stm32f401xx.\+h}}\end{DoxyCompactItemize}
