\doxysection{FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank2___type_def}\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}


Flexible Static Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PCR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PMEM2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PATT2}
\item 
uint32\+\_\+t \textbf{ RESERVED0}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ECCR2}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank2. 

\doxysubsection{Field Documentation}
\label{struct_f_s_m_c___bank2___type_def_a05a47a1664adc7a3db3fa3e83fe883b4} 
\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}!ECCR2@{ECCR2}}
\index{ECCR2@{ECCR2}!FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}
\doxysubsubsection{ECCR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ECCR2}

NAND Flash ECC result registers 2, Address offset\+: 0x74 \label{struct_f_s_m_c___bank2___type_def_a9c1bc909ec5ed32df45444488ea6668b} 
\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}!PATT2@{PATT2}}
\index{PATT2@{PATT2}!FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}
\doxysubsubsection{PATT2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PATT2}

NAND Flash Attribute memory space timing register 2, Address offset\+: 0x6C \label{struct_f_s_m_c___bank2___type_def_ab0cb1d704ee64c62ad5be55522a2683a} 
\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}!PCR2@{PCR2}}
\index{PCR2@{PCR2}!FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}
\doxysubsubsection{PCR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PCR2}

NAND Flash control register 2, Address offset\+: 0x60 \label{struct_f_s_m_c___bank2___type_def_a2e5a7a96de68a6612affa6df8c309c3d} 
\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}!PMEM2@{PMEM2}}
\index{PMEM2@{PMEM2}!FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}
\doxysubsubsection{PMEM2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PMEM2}

NAND Flash Common memory space timing register 2, Address offset\+: 0x68 \label{struct_f_s_m_c___bank2___type_def_af86c61a5d38a4fc9cef942a12744486b} 
\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, 0x70 ~\newline
 \label{struct_f_s_m_c___bank2___type_def_a89623ee198737b29dc0a803310605a83} 
\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}
\doxysubsubsection{SR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR2}

NAND Flash FIFO status and interrupt register 2, Address offset\+: 0x64 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
