-- VHDL for tic-tac-toe board 

library ieee;
use ieee.std_logic_1164.all;

entity board is
  port (clock  : in  std_logic;
        write  : in  std_logic;
        address: in  integer range 0 to 8;
        dataIn : in  std_logic_vector(1 downto 0);
        dataOut: in  std_logic_vector(1 downto 0));
end board;

architecture board of board is

  type memory is array (0 to 8) of std_logic_vector(1 downto 0) := '00';
  signal board: memory;
  signal read_address: integer range 0 to 8;

begin

  process (clock)
  begin
    if (clock'event and clock = '1')
      if (write = 1)
        board(address) <= dataIn;
      elsif
        dataOut <= board(address);
      end if;
    end if;
  end process;

end board;