<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="firstTest.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="firstTest.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="firstTest.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="firstTest.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="firstTest.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="firstTest.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="firstTest.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="firstTest.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="firstTest.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="firstTest.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="firstTest.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="firstTest.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="firstTest.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="firstTest.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="firstTest.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="firstTest.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="firstTest.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="firstTest.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="firstTest.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="firstTest.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="firstTest.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="firstTest.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="firstTest_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="firstTest_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="firstTest_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="firstTest_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="firstTest_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="firstTest_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="firstTest_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="firstTest_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="firstTest_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="firstTest_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="firstTest_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="firstTest_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="firstTest_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="firstTest_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="firstTest_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="firsttest.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="firsttest.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="firsttest.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1628410510" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1628410510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628410512" xil_pn:in_ck="-8855684844496252940" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3502834966712409878" xil_pn:start_ts="1628410510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="firstTest.vf"/>
    </transform>
    <transform xil_pn:end_ts="1628410512" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7487840012845653965" xil_pn:start_ts="1628410512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628410512" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1628410512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628410512" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2677404861228635432" xil_pn:start_ts="1628410512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628410512" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1628410512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628410512" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9015685945787073321" xil_pn:start_ts="1628410512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628410523" xil_pn:in_ck="5321568360381795954" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4232071930761909205" xil_pn:start_ts="1628410512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="firstTest.jhd"/>
      <outfile xil_pn:name="firstTest.lso"/>
      <outfile xil_pn:name="firstTest.ngc"/>
      <outfile xil_pn:name="firstTest.ngr"/>
      <outfile xil_pn:name="firstTest.prj"/>
      <outfile xil_pn:name="firstTest.stx"/>
      <outfile xil_pn:name="firstTest.syr"/>
      <outfile xil_pn:name="firstTest.xst"/>
      <outfile xil_pn:name="firstTest_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1627969977" xil_pn:in_ck="1517042246836009346" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119206937481931286" xil_pn:start_ts="1627969977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628410636" xil_pn:in_ck="5854252895355287088" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3671780883106594418" xil_pn:start_ts="1628410631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="firstTest.bld"/>
      <outfile xil_pn:name="firstTest.ngd"/>
      <outfile xil_pn:name="firstTest_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1628410645" xil_pn:in_ck="5554374667675135953" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1628410636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="firstTest.pcf"/>
      <outfile xil_pn:name="firstTest_map.map"/>
      <outfile xil_pn:name="firstTest_map.mrp"/>
      <outfile xil_pn:name="firstTest_map.ncd"/>
      <outfile xil_pn:name="firstTest_map.ngm"/>
      <outfile xil_pn:name="firstTest_map.xrpt"/>
      <outfile xil_pn:name="firstTest_summary.xml"/>
      <outfile xil_pn:name="firstTest_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1628410656" xil_pn:in_ck="2348528800798373770" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1628410645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="firstTest.ncd"/>
      <outfile xil_pn:name="firstTest.pad"/>
      <outfile xil_pn:name="firstTest.par"/>
      <outfile xil_pn:name="firstTest.ptwx"/>
      <outfile xil_pn:name="firstTest.unroutes"/>
      <outfile xil_pn:name="firstTest.xpi"/>
      <outfile xil_pn:name="firstTest_pad.csv"/>
      <outfile xil_pn:name="firstTest_pad.txt"/>
      <outfile xil_pn:name="firstTest_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1627970074" xil_pn:in_ck="-8855684844496258389" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1627970064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="firstTest.ut"/>
      <outfile xil_pn:name="firsttest.bgn"/>
      <outfile xil_pn:name="firsttest.bit"/>
      <outfile xil_pn:name="firsttest.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1628410656" xil_pn:in_ck="8244812574035982541" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1628410651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="firstTest.twr"/>
      <outfile xil_pn:name="firstTest.twx"/>
    </transform>
  </transforms>

</generated_project>
