Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 03:16:31 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   161 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           24 |
| No           | No                    | Yes                    |               9 |            3 |
| No           | Yes                   | No                     |             119 |           35 |
| Yes          | No                    | No                     |              31 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             347 |          142 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                             Enable Signal                             |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-----------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|  D_clk_2_q_BUFG[1] | display/D_state_q0                                                    |                                                            |                1 |              1 |         1.00 |
|  D_clk_2_q_BUFG[1] | display/D_sclk_d4_out                                                 | reset_cond/D_sclk_q                                        |                1 |              1 |         1.00 |
|  D_clk_2_q_BUFG[1] |                                                                       | cond_butt_next_play/sync/SR[0]                             |                1 |              1 |         1.00 |
|  D_clk_2_q_BUFG[1] | sm/D_accel_d                                                          |                                                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     |                                                                       |                                                            |                1 |              2 |         2.00 |
|  D_clk_2_q_BUFG[1] | sm/D_accel_d                                                          | sm/D_accel_q[3]_i_1_n_0                                    |                1 |              3 |         3.00 |
|  D_clk_2_q_BUFG[1] | display/D_rgb_data_0_d                                                | reset_cond/Q[0]                                            |                1 |              3 |         3.00 |
|  D_clk_2_q_BUFG[1] | display/D_rgb_data_1_d                                                | reset_cond/Q[0]                                            |                1 |              3 |         3.00 |
|  D_clk_2_q_BUFG[1] | sm/M_ram_write_enable                                                 |                                                            |                1 |              4 |         4.00 |
|  D_clk_2_q_BUFG[1] |                                                                       | sm/AS[0]                                                   |                1 |              4 |         4.00 |
|  D_clk_2_q_BUFG[1] | sr3/ram/M_ram_write_enable                                            |                                                            |                1 |              4 |         4.00 |
|  D_clk_2_q_BUFG[1] | forLoop_idx_0_577117822[0].cond_butt_dirs/E[0]                        | reset_cond/Q[0]                                            |                2 |              4 |         2.00 |
|  D_clk_2_q_BUFG[1] | sr1/ram/M_ram_write_enable                                            |                                                            |                1 |              4 |         4.00 |
|  D_clk_2_q_BUFG[1] | sm/D_accel_timer_d                                                    | sm/D_accel_timer_q[3]_i_1_n_0                              |                1 |              4 |         4.00 |
|  D_clk_2_q_BUFG[1] |                                                                       | reset_cond/M_reset_cond_in                                 |                2 |              5 |         2.50 |
|  D_clk_2_q_BUFG[1] | cond_butt_next_play/sel                                               | cond_butt_next_play/sync/SR[0]                             |                3 |              8 |         2.67 |
|  D_clk_2_q_BUFG[1] |                                                                       | reset_cond/Q[0]                                            |                3 |              9 |         3.00 |
|  D_clk_2_q_BUFG[1] | forLoop_idx_0_577117822[3].cond_butt_dirs/D_ctr_q[8]_i_2_n_0          | forLoop_idx_0_577117822[3].cond_butt_dirs/sync/SR[0]       |                3 |              9 |         3.00 |
|  D_clk_2_q_BUFG[1] | forLoop_idx_0_1867974867[0].cond_butt_sel_desel/D_ctr_q[8]_i_2__3_n_0 | forLoop_idx_0_1867974867[0].cond_butt_sel_desel/sync/SR[0] |                2 |              9 |         4.50 |
|  D_clk_2_q_BUFG[1] | forLoop_idx_0_1867974867[1].cond_butt_sel_desel/D_ctr_q[8]_i_2__2_n_0 | forLoop_idx_0_1867974867[1].cond_butt_sel_desel/sync/SR[0] |                3 |              9 |         3.00 |
|  D_clk_2_q_BUFG[1] | forLoop_idx_0_577117822[0].cond_butt_dirs/D_ctr_q_reg[7]_0            | forLoop_idx_0_577117822[0].cond_butt_dirs/sync/SR[0]       |                3 |              9 |         3.00 |
|  D_clk_2_q_BUFG[1] | forLoop_idx_0_577117822[2].cond_butt_dirs/D_ctr_q[8]_i_2__1_n_0       | forLoop_idx_0_577117822[2].cond_butt_dirs/sync/SR[0]       |                3 |              9 |         3.00 |
|  D_clk_2_q_BUFG[1] | forLoop_idx_0_577117822[1].cond_butt_dirs/D_ctr_q[8]_i_2__0_n_0       | forLoop_idx_0_577117822[1].cond_butt_dirs/sync/SR[0]       |                2 |              9 |         4.50 |
|  D_clk_2_q_BUFG[1] | display/D_pixel_idx_q[10]_i_1_n_0                                     | reset_cond/Q[0]                                            |                3 |             11 |         3.67 |
|  D_clk_2_q_BUFG[1] |                                                                       | display/D_bram_addr_q[12]                                  |                5 |             12 |         2.40 |
|  D_clk_2_q_BUFG[1] |                                                                       | aseg_driver/ctr/D_ctr_q[0]_i_1_n_0                         |                5 |             18 |         3.60 |
|  D_clk_2_q_BUFG[1] |                                                                       | timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0                  |                5 |             18 |         3.60 |
|  D_clk_2_q_BUFG[1] |                                                                       | bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0                      |                5 |             18 |         3.60 |
|  D_clk_2_q_BUFG[1] |                                                                       | fifo_reset_cond/SR[0]                                      |                4 |             18 |         4.50 |
|  D_clk_2_q_BUFG[1] |                                                                       | gamecounter/clear                                          |                7 |             25 |         3.57 |
|  D_clk_2_q_BUFG[1] | sm/D_states_q[7]_i_1_n_0                                              |                                                            |               10 |             29 |         2.90 |
|  D_clk_2_q_BUFG[1] | sm/D_states_q_reg[7]_rep__0_5[0]                                      | reset_cond/Q[0]                                            |               22 |             32 |         1.45 |
|  D_clk_2_q_BUFG[1] | sm/D_states_q_reg[7]_rep__0_6[0]                                      | reset_cond/Q[0]                                            |               18 |             32 |         1.78 |
|  D_clk_2_q_BUFG[1] | sm/E[0]                                                               | reset_cond/Q[0]                                            |               17 |             32 |         1.88 |
|  D_clk_2_q_BUFG[1] | sm/D_states_q_reg[0]_rep_4[0]                                         | reset_cond/Q[0]                                            |               10 |             32 |         3.20 |
|  D_clk_2_q_BUFG[1] | sm/D_states_q_reg[0]_rep_3[0]                                         | reset_cond/Q[0]                                            |               15 |             32 |         2.13 |
|  D_clk_2_q_BUFG[1] | sm/D_states_q_reg[0]_rep_6[0]                                         | reset_cond/Q[0]                                            |               14 |             32 |         2.29 |
|  D_clk_2_q_BUFG[1] | sm/D_states_q_reg[7]_rep__0_7[0]                                      | reset_cond/Q[0]                                            |               10 |             32 |         3.20 |
|  D_clk_2_q_BUFG[1] | sm/D_states_q_reg[0]_rep_5[0]                                         | reset_cond/Q[0]                                            |                7 |             32 |         4.57 |
|  D_clk_2_q_BUFG[1] |                                                                       |                                                            |               23 |             42 |         1.83 |
+--------------------+-----------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+


