{
  "module_name": "rtl8xxxu_8188f.c",
  "hash_id": "2e21a447c8ea88a44b58adc4cf67be0748d91aacb5955fa92823e6d91f664f38",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_8188f.c",
  "human_readable_source": "\n \n\n#include <linux/init.h>\n#include <linux/kernel.h>\n#include <linux/sched.h>\n#include <linux/errno.h>\n#include <linux/slab.h>\n#include <linux/module.h>\n#include <linux/spinlock.h>\n#include <linux/list.h>\n#include <linux/usb.h>\n#include <linux/netdevice.h>\n#include <linux/etherdevice.h>\n#include <linux/ethtool.h>\n#include <linux/wireless.h>\n#include <linux/firmware.h>\n#include <linux/moduleparam.h>\n#include <net/mac80211.h>\n#include \"rtl8xxxu.h\"\n#include \"rtl8xxxu_regs.h\"\n\nstatic const struct rtl8xxxu_reg8val rtl8188f_mac_init_table[] = {\n\t{0x024, 0xDF}, {0x025, 0x07}, {0x02B, 0x1C}, {0x283, 0x20},\n\t{0x421, 0x0F}, {0x428, 0x0A}, {0x429, 0x10}, {0x430, 0x00},\n\t{0x431, 0x00}, {0x432, 0x00}, {0x433, 0x01}, {0x434, 0x04},\n\t{0x435, 0x05}, {0x436, 0x07}, {0x437, 0x08}, {0x43C, 0x04},\n\t{0x43D, 0x05}, {0x43E, 0x07}, {0x43F, 0x08}, {0x440, 0x5D},\n\t{0x441, 0x01}, {0x442, 0x00}, {0x444, 0x10}, {0x445, 0x00},\n\t{0x446, 0x00}, {0x447, 0x00}, {0x448, 0x00}, {0x449, 0xF0},\n\t{0x44A, 0x0F}, {0x44B, 0x3E}, {0x44C, 0x10}, {0x44D, 0x00},\n\t{0x44E, 0x00}, {0x44F, 0x00}, {0x450, 0x00}, {0x451, 0xF0},\n\t{0x452, 0x0F}, {0x453, 0x00}, {0x456, 0x5E}, {0x460, 0x44},\n\t{0x461, 0x44}, {0x4BC, 0xC0}, {0x4C8, 0xFF}, {0x4C9, 0x08},\n\t{0x4CC, 0xFF}, {0x4CD, 0xFF}, {0x4CE, 0x01}, {0x500, 0x26},\n\t{0x501, 0xA2}, {0x502, 0x2F}, {0x503, 0x00}, {0x504, 0x28},\n\t{0x505, 0xA3}, {0x506, 0x5E}, {0x507, 0x00}, {0x508, 0x2B},\n\t{0x509, 0xA4}, {0x50A, 0x5E}, {0x50B, 0x00}, {0x50C, 0x4F},\n\t{0x50D, 0xA4}, {0x50E, 0x00}, {0x50F, 0x00}, {0x512, 0x1C},\n\t{0x514, 0x0A}, {0x516, 0x0A}, {0x525, 0x4F}, {0x550, 0x10},\n\t{0x551, 0x10}, {0x559, 0x02}, {0x55C, 0x28}, {0x55D, 0xFF},\n\t{0x605, 0x30}, {0x608, 0x0E}, {0x609, 0x2A}, {0x620, 0xFF},\n\t{0x621, 0xFF}, {0x622, 0xFF}, {0x623, 0xFF}, {0x624, 0xFF},\n\t{0x625, 0xFF}, {0x626, 0xFF}, {0x627, 0xFF}, {0x638, 0x28},\n\t{0x63C, 0x0A}, {0x63D, 0x0A}, {0x63E, 0x0E}, {0x63F, 0x0E},\n\t{0x640, 0x40}, {0x642, 0x40}, {0x643, 0x00}, {0x652, 0xC8},\n\t{0x66E, 0x05}, {0x700, 0x21}, {0x701, 0x43}, {0x702, 0x65},\n\t{0x703, 0x87}, {0x708, 0x21}, {0x709, 0x43}, {0x70A, 0x65},\n\t{0x70B, 0x87},\n\t{0xffff, 0xff},\n};\n\nstatic const struct rtl8xxxu_reg32val rtl8188fu_phy_init_table[] = {\n\t{0x800, 0x80045700}, {0x804, 0x00000001},\n\t{0x808, 0x0000FC00}, {0x80C, 0x0000000A},\n\t{0x810, 0x10001331}, {0x814, 0x020C3D10},\n\t{0x818, 0x00200385}, {0x81C, 0x00000000},\n\t{0x820, 0x01000100}, {0x824, 0x00390204},\n\t{0x828, 0x00000000}, {0x82C, 0x00000000},\n\t{0x830, 0x00000000}, {0x834, 0x00000000},\n\t{0x838, 0x00000000}, {0x83C, 0x00000000},\n\t{0x840, 0x00010000}, {0x844, 0x00000000},\n\t{0x848, 0x00000000}, {0x84C, 0x00000000},\n\t{0x850, 0x00030000}, {0x854, 0x00000000},\n\t{0x858, 0x569A569A}, {0x85C, 0x569A569A},\n\t{0x860, 0x00000130}, {0x864, 0x00000000},\n\t{0x868, 0x00000000}, {0x86C, 0x27272700},\n\t{0x870, 0x00000000}, {0x874, 0x25004000},\n\t{0x878, 0x00000808}, {0x87C, 0x004F0201},\n\t{0x880, 0xB0000B1E}, {0x884, 0x00000007},\n\t{0x888, 0x00000000}, {0x88C, 0xCCC000C0},\n\t{0x890, 0x00000800}, {0x894, 0xFFFFFFFE},\n\t{0x898, 0x40302010}, {0x89C, 0x00706050},\n\t{0x900, 0x00000000}, {0x904, 0x00000023},\n\t{0x908, 0x00000000}, {0x90C, 0x81121111},\n\t{0x910, 0x00000002}, {0x914, 0x00000201},\n\t{0x948, 0x99000000}, {0x94C, 0x00000010},\n\t{0x950, 0x20003000}, {0x954, 0x4A880000},\n\t{0x958, 0x4BC5D87A}, {0x95C, 0x04EB9B79},\n\t{0x96C, 0x00000003}, {0xA00, 0x00D047C8},\n\t{0xA04, 0x80FF800C}, {0xA08, 0x8C898300},\n\t{0xA0C, 0x2E7F120F}, {0xA10, 0x9500BB78},\n\t{0xA14, 0x1114D028}, {0xA18, 0x00881117},\n\t{0xA1C, 0x89140F00}, {0xA20, 0xD1D80000},\n\t{0xA24, 0x5A7DA0BD}, {0xA28, 0x0000223B},\n\t{0xA2C, 0x00D30000}, {0xA70, 0x101FBF00},\n\t{0xA74, 0x00000007}, {0xA78, 0x00000900},\n\t{0xA7C, 0x225B0606}, {0xA80, 0x218075B1},\n\t{0xA84, 0x00120000}, {0xA88, 0x040C0000},\n\t{0xA8C, 0x12345678}, {0xA90, 0xABCDEF00},\n\t{0xA94, 0x001B1B89}, {0xA98, 0x05100000},\n\t{0xA9C, 0x3F000000}, {0xAA0, 0x00000000},\n\t{0xB2C, 0x00000000}, {0xC00, 0x48071D40},\n\t{0xC04, 0x03A05611}, {0xC08, 0x000000E4},\n\t{0xC0C, 0x6C6C6C6C}, {0xC10, 0x18800000},\n\t{0xC14, 0x40000100}, {0xC18, 0x08800000},\n\t{0xC1C, 0x40000100}, {0xC20, 0x00000000},\n\t{0xC24, 0x00000000}, {0xC28, 0x00000000},\n\t{0xC2C, 0x00000000}, {0xC30, 0x69E9CC4A},\n\t{0xC34, 0x31000040}, {0xC38, 0x21688080},\n\t{0xC3C, 0x00001714}, {0xC40, 0x1F78403F},\n\t{0xC44, 0x00010036}, {0xC48, 0xEC020107},\n\t{0xC4C, 0x007F037F}, {0xC50, 0x69553420},\n\t{0xC54, 0x43BC0094}, {0xC58, 0x00013169},\n\t{0xC5C, 0x00250492}, {0xC60, 0x00000000},\n\t{0xC64, 0x7112848B}, {0xC68, 0x47C07BFF},\n\t{0xC6C, 0x00000036}, {0xC70, 0x2C7F000D},\n\t{0xC74, 0x020600DB}, {0xC78, 0x0000001F},\n\t{0xC7C, 0x00B91612}, {0xC80, 0x390000E4},\n\t{0xC84, 0x11F60000},\n\t{0xC88, 0x40000100}, {0xC8C, 0x20200000},\n\t{0xC90, 0x00091521}, {0xC94, 0x00000000},\n\t{0xC98, 0x00121820}, {0xC9C, 0x00007F7F},\n\t{0xCA0, 0x00000000}, {0xCA4, 0x000300A0},\n\t{0xCA8, 0x00000000}, {0xCAC, 0x00000000},\n\t{0xCB0, 0x00000000}, {0xCB4, 0x00000000},\n\t{0xCB8, 0x00000000}, {0xCBC, 0x28000000},\n\t{0xCC0, 0x00000000}, {0xCC4, 0x00000000},\n\t{0xCC8, 0x00000000}, {0xCCC, 0x00000000},\n\t{0xCD0, 0x00000000}, {0xCD4, 0x00000000},\n\t{0xCD8, 0x64B22427}, {0xCDC, 0x00766932},\n\t{0xCE0, 0x00222222}, {0xCE4, 0x10000000},\n\t{0xCE8, 0x37644302}, {0xCEC, 0x2F97D40C},\n\t{0xD00, 0x04030740}, {0xD04, 0x40020401},\n\t{0xD08, 0x0000907F}, {0xD0C, 0x20010201},\n\t{0xD10, 0xA0633333}, {0xD14, 0x3333BC53},\n\t{0xD18, 0x7A8F5B6F}, {0xD2C, 0xCB979975},\n\t{0xD30, 0x00000000}, {0xD34, 0x80608000},\n\t{0xD38, 0x98000000}, {0xD3C, 0x40127353},\n\t{0xD40, 0x00000000}, {0xD44, 0x00000000},\n\t{0xD48, 0x00000000}, {0xD4C, 0x00000000},\n\t{0xD50, 0x6437140A}, {0xD54, 0x00000000},\n\t{0xD58, 0x00000282}, {0xD5C, 0x30032064},\n\t{0xD60, 0x4653DE68}, {0xD64, 0x04518A3C},\n\t{0xD68, 0x00002101}, {0xD6C, 0x2A201C16},\n\t{0xD70, 0x1812362E}, {0xD74, 0x322C2220},\n\t{0xD78, 0x000E3C24}, {0xE00, 0x2D2D2D2D},\n\t{0xE04, 0x2D2D2D2D}, {0xE08, 0x0390272D},\n\t{0xE10, 0x2D2D2D2D}, {0xE14, 0x2D2D2D2D},\n\t{0xE18, 0x2D2D2D2D}, {0xE1C, 0x2D2D2D2D},\n\t{0xE28, 0x00000000}, {0xE30, 0x1000DC1F},\n\t{0xE34, 0x10008C1F}, {0xE38, 0x02140102},\n\t{0xE3C, 0x681604C2}, {0xE40, 0x01007C00},\n\t{0xE44, 0x01004800}, {0xE48, 0xFB000000},\n\t{0xE4C, 0x000028D1}, {0xE50, 0x1000DC1F},\n\t{0xE54, 0x10008C1F}, {0xE58, 0x02140102},\n\t{0xE5C, 0x28160D05}, {0xE60, 0x00000008},\n\t{0xE60, 0x021400A0}, {0xE64, 0x281600A0},\n\t{0xE6C, 0x01C00010}, {0xE70, 0x01C00010},\n\t{0xE74, 0x02000010}, {0xE78, 0x02000010},\n\t{0xE7C, 0x02000010}, {0xE80, 0x02000010},\n\t{0xE84, 0x01C00010}, {0xE88, 0x02000010},\n\t{0xE8C, 0x01C00010}, {0xED0, 0x01C00010},\n\t{0xED4, 0x01C00010}, {0xED8, 0x01C00010},\n\t{0xEDC, 0x00000010}, {0xEE0, 0x00000010},\n\t{0xEEC, 0x03C00010}, {0xF14, 0x00000003},\n\t{0xF4C, 0x00000000}, {0xF00, 0x00000300},\n\t{0xffff, 0xffffffff},\n};\n\nstatic const struct rtl8xxxu_reg32val rtl8188f_agc_table[] = {\n\t{0xC78, 0xFC000001}, {0xC78, 0xFB010001},\n\t{0xC78, 0xFA020001}, {0xC78, 0xF9030001},\n\t{0xC78, 0xF8040001}, {0xC78, 0xF7050001},\n\t{0xC78, 0xF6060001}, {0xC78, 0xF5070001},\n\t{0xC78, 0xF4080001}, {0xC78, 0xF3090001},\n\t{0xC78, 0xF20A0001}, {0xC78, 0xF10B0001},\n\t{0xC78, 0xF00C0001}, {0xC78, 0xEF0D0001},\n\t{0xC78, 0xEE0E0001}, {0xC78, 0xED0F0001},\n\t{0xC78, 0xEC100001}, {0xC78, 0xEB110001},\n\t{0xC78, 0xEA120001}, {0xC78, 0xE9130001},\n\t{0xC78, 0xE8140001}, {0xC78, 0xE7150001},\n\t{0xC78, 0xE6160001}, {0xC78, 0xE5170001},\n\t{0xC78, 0xE4180001}, {0xC78, 0xE3190001},\n\t{0xC78, 0xE21A0001}, {0xC78, 0xE11B0001},\n\t{0xC78, 0xE01C0001}, {0xC78, 0xC21D0001},\n\t{0xC78, 0xC11E0001}, {0xC78, 0xC01F0001},\n\t{0xC78, 0xA5200001}, {0xC78, 0xA4210001},\n\t{0xC78, 0xA3220001}, {0xC78, 0xA2230001},\n\t{0xC78, 0xA1240001}, {0xC78, 0xA0250001},\n\t{0xC78, 0x65260001}, {0xC78, 0x64270001},\n\t{0xC78, 0x63280001}, {0xC78, 0x62290001},\n\t{0xC78, 0x612A0001}, {0xC78, 0x442B0001},\n\t{0xC78, 0x432C0001}, {0xC78, 0x422D0001},\n\t{0xC78, 0x412E0001}, {0xC78, 0x402F0001},\n\t{0xC78, 0x21300001}, {0xC78, 0x20310001},\n\t{0xC78, 0x05320001}, {0xC78, 0x04330001},\n\t{0xC78, 0x03340001}, {0xC78, 0x02350001},\n\t{0xC78, 0x01360001}, {0xC78, 0x00370001},\n\t{0xC78, 0x00380001}, {0xC78, 0x00390001},\n\t{0xC78, 0x003A0001}, {0xC78, 0x003B0001},\n\t{0xC78, 0x003C0001}, {0xC78, 0x003D0001},\n\t{0xC78, 0x003E0001}, {0xC78, 0x003F0001},\n\t{0xC50, 0x69553422}, {0xC50, 0x69553420},\n\t{0xffff, 0xffffffff}\n};\n\nstatic const struct rtl8xxxu_rfregval rtl8188fu_radioa_init_table[] = {\n\t{0x00, 0x00030000}, {0x08, 0x00008400},\n\t{0x18, 0x00000407}, {0x19, 0x00000012},\n\t{0x1B, 0x00001C6C},\n\t{0x1E, 0x00080009}, {0x1F, 0x00000880},\n\t{0x2F, 0x0001A060}, {0x3F, 0x00028000},\n\t{0x42, 0x000060C0}, {0x57, 0x000D0000},\n\t{0x58, 0x000C0160}, {0x67, 0x00001552},\n\t{0x83, 0x00000000}, {0xB0, 0x000FF9F0},\n\t{0xB1, 0x00022218}, {0xB2, 0x00034C00},\n\t{0xB4, 0x0004484B}, {0xB5, 0x0000112A},\n\t{0xB6, 0x0000053E}, {0xB7, 0x00010408},\n\t{0xB8, 0x00010200}, {0xB9, 0x00080001},\n\t{0xBA, 0x00040001}, {0xBB, 0x00000400},\n\t{0xBF, 0x000C0000}, {0xC2, 0x00002400},\n\t{0xC3, 0x00000009}, {0xC4, 0x00040C91},\n\t{0xC5, 0x00099999}, {0xC6, 0x000000A3},\n\t{0xC7, 0x0008F820}, {0xC8, 0x00076C06},\n\t{0xC9, 0x00000000}, {0xCA, 0x00080000},\n\t{0xDF, 0x00000180}, {0xEF, 0x000001A0},\n\t{0x51, 0x000E8333}, {0x52, 0x000FAC2C},\n\t{0x53, 0x00000103}, {0x56, 0x000517F0},\n\t{0x35, 0x00000099}, {0x35, 0x00000199},\n\t{0x35, 0x00000299}, {0x36, 0x00000064},\n\t{0x36, 0x00008064}, {0x36, 0x00010064},\n\t{0x36, 0x00018064}, {0x18, 0x00000C07},\n\t{0x5A, 0x00048000}, {0x19, 0x000739D0},\n\t{0x34, 0x0000ADD6}, {0x34, 0x00009DD3},\n\t{0x34, 0x00008CF4}, {0x34, 0x00007CF1},\n\t{0x34, 0x00006CEE}, {0x34, 0x00005CEB},\n\t{0x34, 0x00004CCE}, {0x34, 0x00003CCB},\n\t{0x34, 0x00002CC8}, {0x34, 0x00001C4B},\n\t{0x34, 0x00000C48},\n\t{0x00, 0x00030159}, {0x84, 0x00048000},\n\t{0x86, 0x0000002A}, {0x87, 0x00000025},\n\t{0x8E, 0x00065540}, {0x8F, 0x00088000},\n\t{0xEF, 0x000020A0}, {0x3B, 0x000F0F00},\n\t{0x3B, 0x000E0B00}, {0x3B, 0x000D0900},\n\t{0x3B, 0x000C0700}, {0x3B, 0x000B0600},\n\t{0x3B, 0x000A0400}, {0x3B, 0x00090200},\n\t{0x3B, 0x00080000}, {0x3B, 0x0007BF00},\n\t{0x3B, 0x00060B00}, {0x3B, 0x0005C900},\n\t{0x3B, 0x00040700}, {0x3B, 0x00030600},\n\t{0x3B, 0x0002D500}, {0x3B, 0x00010200},\n\t{0x3B, 0x0000E000}, {0xEF, 0x000000A0},\n\t{0xEF, 0x00000010}, {0x3B, 0x0000C0A8},\n\t{0x3B, 0x00010400}, {0xEF, 0x00000000},\n\t{0xEF, 0x00080000}, {0x30, 0x00010000},\n\t{0x31, 0x0000000F}, {0x32, 0x00007EFE},\n\t{0xEF, 0x00000000}, {0x00, 0x00010159},\n\t{0x18, 0x0000FC07}, {0xFE, 0x00000000},\n\t{0xFE, 0x00000000}, {0x1F, 0x00080003},\n\t{0xFE, 0x00000000}, {0xFE, 0x00000000},\n\t{0x1E, 0x00000001}, {0x1F, 0x00080000},\n\t{0x00, 0x00033D95},\n\t{0xff, 0xffffffff}\n};\n\nstatic const struct rtl8xxxu_rfregval rtl8188fu_cut_b_radioa_init_table[] = {\n\t{0x00, 0x00030000}, {0x08, 0x00008400},\n\t{0x18, 0x00000407}, {0x19, 0x00000012},\n\t{0x1B, 0x00001C6C},\n\t{0x1E, 0x00080009}, {0x1F, 0x00000880},\n\t{0x2F, 0x0001A060}, {0x3F, 0x00028000},\n\t{0x42, 0x000060C0}, {0x57, 0x000D0000},\n\t{0x58, 0x000C0160}, {0x67, 0x00001552},\n\t{0x83, 0x00000000}, {0xB0, 0x000FF9F0},\n\t{0xB1, 0x00022218}, {0xB2, 0x00034C00},\n\t{0xB4, 0x0004484B}, {0xB5, 0x0000112A},\n\t{0xB6, 0x0000053E}, {0xB7, 0x00010408},\n\t{0xB8, 0x00010200}, {0xB9, 0x00080001},\n\t{0xBA, 0x00040001}, {0xBB, 0x00000400},\n\t{0xBF, 0x000C0000}, {0xC2, 0x00002400},\n\t{0xC3, 0x00000009}, {0xC4, 0x00040C91},\n\t{0xC5, 0x00099999}, {0xC6, 0x000000A3},\n\t{0xC7, 0x0008F820}, {0xC8, 0x00076C06},\n\t{0xC9, 0x00000000}, {0xCA, 0x00080000},\n\t{0xDF, 0x00000180}, {0xEF, 0x000001A0},\n\t{0x51, 0x000E8231}, {0x52, 0x000FAC2C},\n\t{0x53, 0x00000141}, {0x56, 0x000517F0},\n\t{0x35, 0x00000090}, {0x35, 0x00000190},\n\t{0x35, 0x00000290}, {0x36, 0x00001064},\n\t{0x36, 0x00009064}, {0x36, 0x00011064},\n\t{0x36, 0x00019064}, {0x18, 0x00000C07},\n\t{0x5A, 0x00048000}, {0x19, 0x000739D0},\n\t{0x34, 0x0000ADD2}, {0x34, 0x00009DD0},\n\t{0x34, 0x00008CF3}, {0x34, 0x00007CF0},\n\t{0x34, 0x00006CED}, {0x34, 0x00005CD2},\n\t{0x34, 0x00004CCF}, {0x34, 0x00003CCC},\n\t{0x34, 0x00002CC9}, {0x34, 0x00001C4C},\n\t{0x34, 0x00000C49},\n\t{0x00, 0x00030159}, {0x84, 0x00048000},\n\t{0x86, 0x0000002A}, {0x87, 0x00000025},\n\t{0x8E, 0x00065540}, {0x8F, 0x00088000},\n\t{0xEF, 0x000020A0}, {0x3B, 0x000F0F00},\n\t{0x3B, 0x000E0B00}, {0x3B, 0x000D0900},\n\t{0x3B, 0x000C0700}, {0x3B, 0x000B0600},\n\t{0x3B, 0x000A0400}, {0x3B, 0x00090200},\n\t{0x3B, 0x00080000}, {0x3B, 0x0007BF00},\n\t{0x3B, 0x00060B00}, {0x3B, 0x0005C900},\n\t{0x3B, 0x00040700}, {0x3B, 0x00030600},\n\t{0x3B, 0x0002D500}, {0x3B, 0x00010200},\n\t{0x3B, 0x0000E000}, {0xEF, 0x000000A0},\n\t{0xEF, 0x00000010}, {0x3B, 0x0000C0A8},\n\t{0x3B, 0x00010400}, {0xEF, 0x00000000},\n\t{0xEF, 0x00080000}, {0x30, 0x00010000},\n\t{0x31, 0x0000000F}, {0x32, 0x00007EFE},\n\t{0xEF, 0x00000000}, {0x00, 0x00010159},\n\t{0x18, 0x0000FC07}, {0xFE, 0x00000000},\n\t{0xFE, 0x00000000}, {0x1F, 0x00080003},\n\t{0xFE, 0x00000000}, {0xFE, 0x00000000},\n\t{0x1E, 0x00000001}, {0x1F, 0x00080000},\n\t{0x00, 0x00033D95},\n\t{0xff, 0xffffffff}\n};\n\nstatic int rtl8188fu_identify_chip(struct rtl8xxxu_priv *priv)\n{\n\tstruct device *dev = &priv->udev->dev;\n\tu32 sys_cfg, vendor;\n\tint ret = 0;\n\n\tstrscpy(priv->chip_name, \"8188FU\", sizeof(priv->chip_name));\n\tpriv->rtl_chip = RTL8188F;\n\tpriv->rf_paths = 1;\n\tpriv->rx_paths = 1;\n\tpriv->tx_paths = 1;\n\tpriv->has_wifi = 1;\n\n\tsys_cfg = rtl8xxxu_read32(priv, REG_SYS_CFG);\n\tpriv->chip_cut = u32_get_bits(sys_cfg, SYS_CFG_CHIP_VERSION_MASK);\n\tif (sys_cfg & SYS_CFG_TRP_VAUX_EN) {\n\t\tdev_info(dev, \"Unsupported test chip\\n\");\n\t\tret = -ENOTSUPP;\n\t\tgoto out;\n\t}\n\n\tvendor = sys_cfg & SYS_CFG_VENDOR_EXT_MASK;\n\trtl8xxxu_identify_vendor_2bits(priv, vendor);\n\n\tret = rtl8xxxu_config_endpoints_no_sie(priv);\n\nout:\n\treturn ret;\n}\n\nvoid rtl8188f_channel_to_group(int channel, int *group, int *cck_group)\n{\n\tif (channel < 3)\n\t\t*group = 0;\n\telse if (channel < 6)\n\t\t*group = 1;\n\telse if (channel < 9)\n\t\t*group = 2;\n\telse if (channel < 12)\n\t\t*group = 3;\n\telse\n\t\t*group = 4;\n\n\tif (channel == 14)\n\t\t*cck_group = 5;\n\telse\n\t\t*cck_group = *group;\n}\n\nvoid\nrtl8188f_set_tx_power(struct rtl8xxxu_priv *priv, int channel, bool ht40)\n{\n\tu32 val32, ofdm, mcs;\n\tu8 cck, ofdmbase, mcsbase;\n\tint group, cck_group;\n\n\trtl8188f_channel_to_group(channel, &group, &cck_group);\n\n\tcck = priv->cck_tx_power_index_A[cck_group];\n\n\tval32 = rtl8xxxu_read32(priv, REG_TX_AGC_A_CCK1_MCS32);\n\tval32 &= 0xffff00ff;\n\tval32 |= (cck << 8);\n\trtl8xxxu_write32(priv, REG_TX_AGC_A_CCK1_MCS32, val32);\n\n\tval32 = rtl8xxxu_read32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11);\n\tval32 &= 0xff;\n\tval32 |= ((cck << 8) | (cck << 16) | (cck << 24));\n\trtl8xxxu_write32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11, val32);\n\n\tofdmbase = priv->ht40_1s_tx_power_index_A[group];\n\tofdmbase += priv->ofdm_tx_power_diff[0].a;\n\tofdm = ofdmbase | ofdmbase << 8 | ofdmbase << 16 | ofdmbase << 24;\n\n\trtl8xxxu_write32(priv, REG_TX_AGC_A_RATE18_06, ofdm);\n\trtl8xxxu_write32(priv, REG_TX_AGC_A_RATE54_24, ofdm);\n\n\tmcsbase = priv->ht40_1s_tx_power_index_A[group];\n\tif (ht40)\n\t\t \n\t\tmcsbase += priv->ht40_tx_power_diff[0].a;\n\telse\n\t\tmcsbase += priv->ht20_tx_power_diff[0].a;\n\tmcs = mcsbase | mcsbase << 8 | mcsbase << 16 | mcsbase << 24;\n\n\trtl8xxxu_write32(priv, REG_TX_AGC_A_MCS03_MCS00, mcs);\n\trtl8xxxu_write32(priv, REG_TX_AGC_A_MCS07_MCS04, mcs);\n\trtl8xxxu_write32(priv, REG_TX_AGC_A_MCS11_MCS08, mcs);\n\trtl8xxxu_write32(priv, REG_TX_AGC_A_MCS15_MCS12, mcs);\n}\n\n \nstatic void rtl8188f_spur_calibration(struct rtl8xxxu_priv *priv, u8 channel)\n{\n\tstatic const u32 frequencies[14 + 1] = {\n\t\t[5] = 0xFCCD,\n\t\t[6] = 0xFC4D,\n\t\t[7] = 0xFFCD,\n\t\t[8] = 0xFF4D,\n\t\t[11] = 0xFDCD,\n\t\t[13] = 0xFCCD,\n\t\t[14] = 0xFF9A\n\t};\n\n\tstatic const u32 reg_d40[14 + 1] = {\n\t\t[5] = 0x06000000,\n\t\t[6] = 0x00000600,\n\t\t[13] = 0x06000000\n\t};\n\n\tstatic const u32 reg_d44[14 + 1] = {\n\t\t[11] = 0x04000000\n\t};\n\n\tstatic const u32 reg_d4c[14 + 1] = {\n\t\t[7] = 0x06000000,\n\t\t[8] = 0x00000380,\n\t\t[14] = 0x00180000\n\t};\n\n\tconst u8 threshold = 0x16;\n\tbool do_notch, hw_ctrl, sw_ctrl, hw_ctrl_s1 = 0, sw_ctrl_s1 = 0;\n\tu32 val32, initial_gain, reg948;\n\n\tval32 = rtl8xxxu_read32(priv, REG_OFDM0_RX_D_SYNC_PATH);\n\tval32 |= GENMASK(28, 24);\n\trtl8xxxu_write32(priv, REG_OFDM0_RX_D_SYNC_PATH, val32);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_OFDM0_RX_D_SYNC_PATH);\n\tval32 |= BIT(9);\n\trtl8xxxu_write32(priv, REG_OFDM0_RX_D_SYNC_PATH, val32);\n\n\tif (channel <= 14 && frequencies[channel] > 0) {\n\t\treg948 = rtl8xxxu_read32(priv, REG_S0S1_PATH_SWITCH);\n\t\thw_ctrl = reg948 & BIT(6);\n\t\tsw_ctrl = !hw_ctrl;\n\n\t\tif (hw_ctrl) {\n\t\t\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_XB_RF_INT_OE);\n\t\t\tval32 &= GENMASK(5, 3);\n\t\t\thw_ctrl_s1 = val32 == BIT(3);\n\t\t} else if (sw_ctrl) {\n\t\t\tsw_ctrl_s1 = !(reg948 & BIT(9));\n\t\t}\n\n\t\tif (hw_ctrl_s1 || sw_ctrl_s1) {\n\t\t\tinitial_gain = rtl8xxxu_read32(priv, REG_OFDM0_XA_AGC_CORE1);\n\n\t\t\t \n\t\t\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_RF_MODE);\n\t\t\tval32 &= ~FPGA_RF_MODE_CCK;\n\t\t\trtl8xxxu_write32(priv, REG_FPGA0_RF_MODE, val32);\n\n\t\t\tval32 = initial_gain & ~OFDM0_X_AGC_CORE1_IGI_MASK;\n\t\t\tval32 |= 0x30;\n\t\t\trtl8xxxu_write32(priv, REG_OFDM0_XA_AGC_CORE1, val32);\n\n\t\t\t \n\t\t\trtl8xxxu_write32(priv, REG_FPGA0_ANALOG4, 0xccf000c0);\n\n\t\t\t \n\t\t\trtl8xxxu_write32(priv, REG_FPGA0_PSD_FUNC, frequencies[channel]);\n\n\t\t\t \n\t\t\trtl8xxxu_write32(priv, REG_FPGA0_PSD_FUNC, 0x400000 | frequencies[channel]);\n\n\t\t\tmsleep(30);\n\n\t\t\tdo_notch = rtl8xxxu_read32(priv, REG_FPGA0_PSD_REPORT) >= threshold;\n\n\t\t\t \n\t\t\trtl8xxxu_write32(priv, REG_FPGA0_PSD_FUNC, frequencies[channel]);\n\n\t\t\t \n\t\t\trtl8xxxu_write32(priv, REG_FPGA0_ANALOG4, 0xccc000c0);\n\n\t\t\t \n\t\t\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_RF_MODE);\n\t\t\tval32 |= FPGA_RF_MODE_CCK;\n\t\t\trtl8xxxu_write32(priv, REG_FPGA0_RF_MODE, val32);\n\n\t\t\trtl8xxxu_write32(priv, REG_OFDM0_XA_AGC_CORE1, initial_gain);\n\n\t\t\tif (do_notch) {\n\t\t\t\trtl8xxxu_write32(priv, REG_OFDM1_CSI_FIX_MASK1, reg_d40[channel]);\n\t\t\t\trtl8xxxu_write32(priv, REG_OFDM1_CSI_FIX_MASK2, reg_d44[channel]);\n\t\t\t\trtl8xxxu_write32(priv, 0xd48, 0x0);\n\t\t\t\trtl8xxxu_write32(priv, 0xd4c, reg_d4c[channel]);\n\n\t\t\t\t \n\t\t\t\tval32 = rtl8xxxu_read32(priv, REG_OFDM1_CFO_TRACKING);\n\t\t\t\tval32 |= BIT(28);\n\t\t\t\trtl8xxxu_write32(priv, REG_OFDM1_CFO_TRACKING, val32);\n\n\t\t\t\treturn;\n\t\t\t}\n\t\t}\n\t}\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_OFDM1_CFO_TRACKING);\n\tval32 &= ~BIT(28);\n\trtl8xxxu_write32(priv, REG_OFDM1_CFO_TRACKING, val32);\n}\n\nstatic void rtl8188fu_config_channel(struct ieee80211_hw *hw)\n{\n\tstruct rtl8xxxu_priv *priv = hw->priv;\n\tu32 val32;\n\tu8 channel, subchannel;\n\tbool sec_ch_above;\n\n\tchannel = (u8)hw->conf.chandef.chan->hw_value;\n\n\t \n\tval32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_MODE_AG);\n\tval32 &= ~MODE_AG_CHANNEL_MASK;\n\tval32 |= channel;\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_MODE_AG, val32);\n\n\t \n\trtl8188f_spur_calibration(priv, channel);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_RF_MODE);\n\tval32 &= ~FPGA_RF_MODE;\n\tval32 |= hw->conf.chandef.width == NL80211_CHAN_WIDTH_40;\n\trtl8xxxu_write32(priv, REG_FPGA0_RF_MODE, val32);\n\n\tval32 = rtl8xxxu_read32(priv, REG_FPGA1_RF_MODE);\n\tval32 &= ~FPGA_RF_MODE;\n\tval32 |= hw->conf.chandef.width == NL80211_CHAN_WIDTH_40;\n\trtl8xxxu_write32(priv, REG_FPGA1_RF_MODE, val32);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_RF_MODE);\n\tval32 |= GENMASK(10, 8);\n\trtl8xxxu_write32(priv, REG_FPGA0_RF_MODE, val32);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_RF_MODE);\n\tval32 |= BIT(14) | BIT(12);\n\tval32 &= ~BIT(13);\n\trtl8xxxu_write32(priv, REG_FPGA0_RF_MODE, val32);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_OFDM0_TX_PSDO_NOISE_WEIGHT);\n\tval32 &= ~GENMASK(31, 30);\n\trtl8xxxu_write32(priv, REG_OFDM0_TX_PSDO_NOISE_WEIGHT, val32);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_OFDM0_TX_PSDO_NOISE_WEIGHT);\n\tval32 &= ~BIT(29);\n\tval32 |= BIT(28);\n\trtl8xxxu_write32(priv, REG_OFDM0_TX_PSDO_NOISE_WEIGHT, val32);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_OFDM0_XA_RX_AFE);\n\tval32 &= ~BIT(29);\n\tval32 |= BIT(28);\n\trtl8xxxu_write32(priv, REG_OFDM0_XA_RX_AFE, val32);\n\n\tval32 = rtl8xxxu_read32(priv, REG_OFDM_RX_DFIR);\n\tval32 &= ~BIT(19);\n\trtl8xxxu_write32(priv, REG_OFDM_RX_DFIR, val32);\n\n\tval32 = rtl8xxxu_read32(priv, REG_OFDM_RX_DFIR);\n\tval32 &= ~GENMASK(23, 20);\n\tval32 |= BIT(21);\n\tif (hw->conf.chandef.width == NL80211_CHAN_WIDTH_20 ||\n\t    hw->conf.chandef.width == NL80211_CHAN_WIDTH_20_NOHT)\n\t\tval32 |= BIT(20);\n\telse if (hw->conf.chandef.width == NL80211_CHAN_WIDTH_40)\n\t\tval32 |= BIT(22);\n\trtl8xxxu_write32(priv, REG_OFDM_RX_DFIR, val32);\n\n\tif (hw->conf.chandef.width == NL80211_CHAN_WIDTH_40) {\n\t\tif (hw->conf.chandef.center_freq1 >\n\t\t    hw->conf.chandef.chan->center_freq) {\n\t\t\tsec_ch_above = 1;\n\t\t\tchannel += 2;\n\t\t} else {\n\t\t\tsec_ch_above = 0;\n\t\t\tchannel -= 2;\n\t\t}\n\n\t\t \n\t\tval32 = rtl8xxxu_read32(priv, REG_CCK0_SYSTEM);\n\t\tval32 &= ~CCK0_SIDEBAND;\n\t\tif (!sec_ch_above)\n\t\t\tval32 |= CCK0_SIDEBAND;\n\t\trtl8xxxu_write32(priv, REG_CCK0_SYSTEM, val32);\n\n\t\tval32 = rtl8xxxu_read32(priv, REG_DATA_SUBCHANNEL);\n\t\tval32 &= ~GENMASK(3, 0);\n\t\tif (sec_ch_above)\n\t\t\tsubchannel = 2;\n\t\telse\n\t\t\tsubchannel = 1;\n\t\tval32 |= subchannel;\n\t\trtl8xxxu_write32(priv, REG_DATA_SUBCHANNEL, val32);\n\n\t\tval32 = rtl8xxxu_read32(priv, REG_RESPONSE_RATE_SET);\n\t\tval32 &= ~RSR_RSC_BANDWIDTH_40M;\n\t\trtl8xxxu_write32(priv, REG_RESPONSE_RATE_SET, val32);\n\t}\n\n\t \n\tval32 = channel;\n\tif (hw->conf.chandef.width == NL80211_CHAN_WIDTH_20 ||\n\t    hw->conf.chandef.width == NL80211_CHAN_WIDTH_20_NOHT)\n\t\tval32 |= MODE_AG_BW_20MHZ_8723B;\n\telse if (hw->conf.chandef.width == NL80211_CHAN_WIDTH_40)\n\t\tval32 |= MODE_AG_BW_40MHZ_8723B;\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_MODE_AG, val32);\n\n\t \n\tif (hw->conf.chandef.width == NL80211_CHAN_WIDTH_20 ||\n\t    hw->conf.chandef.width == NL80211_CHAN_WIDTH_20_NOHT)\n\t\tval32 = 0x00065;\n\telse if (hw->conf.chandef.width == NL80211_CHAN_WIDTH_40)\n\t\tval32 = 0x00025;\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RXG_MIX_SWBW, val32);\n\n\tif (hw->conf.chandef.width == NL80211_CHAN_WIDTH_20 ||\n\t    hw->conf.chandef.width == NL80211_CHAN_WIDTH_20_NOHT)\n\t\tval32 = 0x0;\n\telse if (hw->conf.chandef.width == NL80211_CHAN_WIDTH_40)\n\t\tval32 = 0x01000;\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RX_BB2, val32);\n\n\t \n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_GAIN_CCA, 0x00140);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RX_G2, 0x01c6c);\n}\n\nstatic void rtl8188fu_init_aggregation(struct rtl8xxxu_priv *priv)\n{\n\tu8 agg_ctrl, rxdma_mode, usb_tx_agg_desc_num = 6;\n\tu32 agg_rx, val32;\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_DWBCN0_CTRL_8188F);\n\tval32 &= ~(0xf << 4);\n\tval32 |= usb_tx_agg_desc_num << 4;\n\trtl8xxxu_write32(priv, REG_DWBCN0_CTRL_8188F, val32);\n\trtl8xxxu_write8(priv, REG_DWBCN1_CTRL_8723B, usb_tx_agg_desc_num << 1);\n\n\t \n\tagg_ctrl = rtl8xxxu_read8(priv, REG_TRXDMA_CTRL);\n\tagg_ctrl &= ~TRXDMA_CTRL_RXDMA_AGG_EN;\n\n\tagg_rx = rtl8xxxu_read32(priv, REG_RXDMA_AGG_PG_TH);\n\tagg_rx &= ~RXDMA_USB_AGG_ENABLE;\n\tagg_rx &= ~0xFF0F;  \n\n\trxdma_mode = rtl8xxxu_read8(priv, REG_RXDMA_PRO_8723B);\n\trxdma_mode &= ~BIT(1);\n\n\trtl8xxxu_write8(priv, REG_TRXDMA_CTRL, agg_ctrl);\n\trtl8xxxu_write32(priv, REG_RXDMA_AGG_PG_TH, agg_rx);\n\trtl8xxxu_write8(priv, REG_RXDMA_PRO_8723B, rxdma_mode);\n}\n\nstatic void rtl8188fu_init_statistics(struct rtl8xxxu_priv *priv)\n{\n\tu32 val32;\n\n\t \n\trtl8xxxu_write16(priv, REG_NHM_TIMER_8723B + 2, 0xc350);\n\trtl8xxxu_write16(priv, REG_NHM_TH9_TH10_8723B + 2, 0xffff);\n\trtl8xxxu_write32(priv, REG_NHM_TH3_TO_TH0_8723B, 0xffffff50);\n\trtl8xxxu_write32(priv, REG_NHM_TH7_TO_TH4_8723B, 0xffffffff);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 |= 0xff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_NHM_TH9_TH10_8723B);\n\tval32 &= ~(BIT(8) | BIT(9) | BIT(10));\n\tval32 |= BIT(8);\n\trtl8xxxu_write32(priv, REG_NHM_TH9_TH10_8723B, val32);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_OFDM0_FA_RSTC);\n\tval32 |= BIT(7);\n\trtl8xxxu_write32(priv, REG_OFDM0_FA_RSTC, val32);\n}\n\nstatic int rtl8188fu_parse_efuse(struct rtl8xxxu_priv *priv)\n{\n\tstruct rtl8188fu_efuse *efuse = &priv->efuse_wifi.efuse8188fu;\n\n\tif (efuse->rtl_id != cpu_to_le16(0x8129))\n\t\treturn -EINVAL;\n\n\tether_addr_copy(priv->mac_addr, efuse->mac_addr);\n\n\tmemcpy(priv->cck_tx_power_index_A, efuse->tx_power_index_A.cck_base,\n\t       sizeof(efuse->tx_power_index_A.cck_base));\n\n\tmemcpy(priv->ht40_1s_tx_power_index_A,\n\t       efuse->tx_power_index_A.ht40_base,\n\t       sizeof(efuse->tx_power_index_A.ht40_base));\n\n\tpriv->ofdm_tx_power_diff[0].a = efuse->tx_power_index_A.ht20_ofdm_1s_diff.a;\n\tpriv->ht20_tx_power_diff[0].a = efuse->tx_power_index_A.ht20_ofdm_1s_diff.b;\n\n\tpriv->default_crystal_cap = efuse->xtal_k & 0x3f;\n\n\treturn 0;\n}\n\nstatic int rtl8188fu_load_firmware(struct rtl8xxxu_priv *priv)\n{\n\tconst char *fw_name;\n\tint ret;\n\n\tfw_name = \"rtlwifi/rtl8188fufw.bin\";\n\n\tret = rtl8xxxu_load_firmware(priv, fw_name);\n\n\treturn ret;\n}\n\nstatic void rtl8188fu_init_phy_bb(struct rtl8xxxu_priv *priv)\n{\n\tu8 val8;\n\tu16 val16;\n\n\t \n\tval16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);\n\tval16 |= SYS_FUNC_BB_GLB_RSTN | SYS_FUNC_BBRSTB | SYS_FUNC_DIO_RF;\n\trtl8xxxu_write16(priv, REG_SYS_FUNC, val16);\n\n\t \n\tval8 = RF_ENABLE | RF_RSTB | RF_SDMRSTB;\n\trtl8xxxu_write8(priv, REG_RF_CTRL, val8);\n\n\tusleep_range(10, 20);\n\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_IQADJ_G1, 0x780);\n\n\tval8 = SYS_FUNC_BB_GLB_RSTN | SYS_FUNC_BBRSTB | SYS_FUNC_USBA | SYS_FUNC_USBD;\n\trtl8xxxu_write8(priv, REG_SYS_FUNC, val8);\n\n\trtl8xxxu_init_phy_regs(priv, rtl8188fu_phy_init_table);\n\trtl8xxxu_init_phy_regs(priv, rtl8188f_agc_table);\n}\n\nstatic int rtl8188fu_init_phy_rf(struct rtl8xxxu_priv *priv)\n{\n\tint ret;\n\n\tif (priv->chip_cut == 1)\n\t\tret = rtl8xxxu_init_phy_rf(priv, rtl8188fu_cut_b_radioa_init_table, RF_A);\n\telse\n\t\tret = rtl8xxxu_init_phy_rf(priv, rtl8188fu_radioa_init_table, RF_A);\n\n\treturn ret;\n}\n\nvoid rtl8188f_phy_lc_calibrate(struct rtl8xxxu_priv *priv)\n{\n\tu32 val32;\n\tu32 rf_amode, lstf;\n\tint i;\n\n\t \n\tlstf = rtl8xxxu_read32(priv, REG_OFDM1_LSTF);\n\n\tif (lstf & OFDM_LSTF_MASK) {\n\t\t \n\t\tval32 = lstf & ~OFDM_LSTF_MASK;\n\t\trtl8xxxu_write32(priv, REG_OFDM1_LSTF, val32);\n\t} else {\n\t\t \n\t\t \n\t\trtl8xxxu_write8(priv, REG_TXPAUSE, 0xff);\n\t}\n\n\t \n\trf_amode = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_MODE_AG);\n\n\t \n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_MODE_AG, rf_amode | 0x08000);\n\n\tfor (i = 0; i < 100; i++) {\n\t\tif ((rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_MODE_AG) & 0x08000) == 0)\n\t\t\tbreak;\n\t\tmsleep(10);\n\t}\n\n\tif (i == 100)\n\t\tdev_warn(&priv->udev->dev, \"LC calibration timed out.\\n\");\n\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_MODE_AG, rf_amode);\n\n\t \n\tif (lstf & OFDM_LSTF_MASK)\n\t\trtl8xxxu_write32(priv, REG_OFDM1_LSTF, lstf);\n\telse  \n\t\trtl8xxxu_write8(priv, REG_TXPAUSE, 0x00);\n}\n\nstatic int rtl8188fu_iqk_path_a(struct rtl8xxxu_priv *priv, u32 *lok_result)\n{\n\tu32 reg_eac, reg_e94, reg_e9c, val32;\n\tint result = 0;\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t \n\tval32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_WE_LUT);\n\tval32 |= 0x80000;\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_WE_LUT, val32);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RCK_OS, 0x20000);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G1, 0x0000f);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G2, 0x07ff7);\n\n\t \n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_GAIN_CCA, 0x980);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_PAD_TXG, 0x5102a);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\tval32 |= 0x80800000;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t \n\trtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x18008c1c);\n\trtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x38008c1c);\n\n\trtl8xxxu_write32(priv, REG_TX_IQK_PI_A, 0x821403ff);\n\trtl8xxxu_write32(priv, REG_RX_IQK_PI_A, 0x28160000);\n\n\t \n\trtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x00462911);\n\n\t \n\trtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf9000000);\n\trtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);\n\n\tmdelay(25);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_GAIN_CCA, 0x180);\n\n\t \n\t*lok_result = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_TXM_IDAC);\n\n\t \n\treg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);\n\treg_e94 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_A);\n\treg_e9c = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_A);\n\n\tif (!(reg_eac & BIT(28)) &&\n\t    ((reg_e94 & 0x03ff0000) != 0x01420000) &&\n\t    ((reg_e9c & 0x03ff0000) != 0x00420000))\n\t\tresult |= 0x01;\n\n\treturn result;\n}\n\nstatic int rtl8188fu_rx_iqk_path_a(struct rtl8xxxu_priv *priv, u32 lok_result)\n{\n\tu32 reg_ea4, reg_eac, reg_e94, reg_e9c, val32;\n\tint result = 0;\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t \n\tval32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_WE_LUT);\n\tval32 |= 0x80000;\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_WE_LUT, val32);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RCK_OS, 0x30000);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G1, 0x0000f);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G2, 0xf1173);\n\n\t \n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_GAIN_CCA, 0x980);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_PAD_TXG, 0x5102a);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\tval32 |= 0x80800000;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t \n\trtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00);\n\trtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);\n\n\t \n\trtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x10008c1c);\n\trtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x30008c1c);\n\n\trtl8xxxu_write32(priv, REG_TX_IQK_PI_A, 0x82160fff);\n\trtl8xxxu_write32(priv, REG_RX_IQK_PI_A, 0x28160000);\n\n\t \n\trtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x00462911);\n\n\t \n\trtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf9000000);\n\trtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);\n\n\tmdelay(25);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_GAIN_CCA, 0x180);\n\n\t \n\treg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);\n\treg_e94 = rtl8xxxu_read32(priv, REG_TX_POWER_BEFORE_IQK_A);\n\treg_e9c = rtl8xxxu_read32(priv, REG_TX_POWER_AFTER_IQK_A);\n\n\tif (!(reg_eac & BIT(28)) &&\n\t    ((reg_e94 & 0x03ff0000) != 0x01420000) &&\n\t    ((reg_e9c & 0x03ff0000) != 0x00420000))\n\t\tresult |= 0x01;\n\telse  \n\t\tgoto out;\n\n\tval32 = 0x80007c00 | (reg_e94 & 0x3ff0000) |\n\t\t((reg_e9c & 0x3ff0000) >> 16);\n\trtl8xxxu_write32(priv, REG_TX_IQK, val32);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\tval32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_WE_LUT);\n\tval32 |= 0x80000;\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_WE_LUT, val32);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_RCK_OS, 0x30000);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G1, 0x0000f);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXPA_G2, 0xf7ff2);\n\n\t \n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_GAIN_CCA, 0x980);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_PAD_TXG, 0x51000);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\tval32 |= 0x80800000;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t \n\trtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);\n\n\t \n\trtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x30008c1c);\n\trtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x10008c1c);\n\n\trtl8xxxu_write32(priv, REG_TX_IQK_PI_A, 0x82160000);\n\trtl8xxxu_write32(priv, REG_RX_IQK_PI_A, 0x281613ff);\n\n\t \n\trtl8xxxu_write32(priv, REG_IQK_AGC_RSP, 0x0046a911);\n\n\t \n\trtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf9000000);\n\trtl8xxxu_write32(priv, REG_IQK_AGC_PTS, 0xf8000000);\n\n\tmdelay(25);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0x000000ff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_GAIN_CCA, 0x180);\n\n\t \n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_TXM_IDAC, lok_result);\n\n\t \n\treg_eac = rtl8xxxu_read32(priv, REG_RX_POWER_AFTER_IQK_A_2);\n\treg_ea4 = rtl8xxxu_read32(priv, REG_RX_POWER_BEFORE_IQK_A_2);\n\n\tif (!(reg_eac & BIT(27)) &&\n\t    ((reg_ea4 & 0x03ff0000) != 0x01320000) &&\n\t    ((reg_eac & 0x03ff0000) != 0x00360000))\n\t\tresult |= 0x02;\n\nout:\n\treturn result;\n}\n\nstatic void rtl8188fu_phy_iqcalibrate(struct rtl8xxxu_priv *priv,\n\t\t\t\t      int result[][8], int t)\n{\n\tstruct device *dev = &priv->udev->dev;\n\tu32 i, val32, rx_initial_gain, lok_result;\n\tu32 path_sel_bb, path_sel_rf;\n\tint path_a_ok;\n\tint retry = 2;\n\tstatic const u32 adda_regs[RTL8XXXU_ADDA_REGS] = {\n\t\tREG_FPGA0_XCD_SWITCH_CTRL, REG_BLUETOOTH,\n\t\tREG_RX_WAIT_CCA, REG_TX_CCK_RFON,\n\t\tREG_TX_CCK_BBON, REG_TX_OFDM_RFON,\n\t\tREG_TX_OFDM_BBON, REG_TX_TO_RX,\n\t\tREG_TX_TO_TX, REG_RX_CCK,\n\t\tREG_RX_OFDM, REG_RX_WAIT_RIFS,\n\t\tREG_RX_TO_RX, REG_STANDBY,\n\t\tREG_SLEEP, REG_PMPD_ANAEN\n\t};\n\tstatic const u32 iqk_mac_regs[RTL8XXXU_MAC_REGS] = {\n\t\tREG_TXPAUSE, REG_BEACON_CTRL,\n\t\tREG_BEACON_CTRL_1, REG_GPIO_MUXCFG\n\t};\n\tstatic const u32 iqk_bb_regs[RTL8XXXU_BB_REGS] = {\n\t\tREG_OFDM0_TRX_PATH_ENABLE, REG_OFDM0_TR_MUX_PAR,\n\t\tREG_FPGA0_XCD_RF_SW_CTRL, REG_CONFIG_ANT_A, REG_CONFIG_ANT_B,\n\t\tREG_FPGA0_XAB_RF_SW_CTRL, REG_FPGA0_XA_RF_INT_OE,\n\t\tREG_FPGA0_XB_RF_INT_OE, REG_FPGA0_RF_MODE\n\t};\n\n\t \n\n\trx_initial_gain = rtl8xxxu_read32(priv, REG_OFDM0_XA_AGC_CORE1);\n\n\tif (t == 0) {\n\t\t \n\t\trtl8xxxu_save_regs(priv, adda_regs, priv->adda_backup,\n\t\t\t\t   RTL8XXXU_ADDA_REGS);\n\t\trtl8xxxu_save_mac_regs(priv, iqk_mac_regs, priv->mac_backup);\n\t\trtl8xxxu_save_regs(priv, iqk_bb_regs,\n\t\t\t\t   priv->bb_backup, RTL8XXXU_BB_REGS);\n\t}\n\n\trtl8xxxu_path_adda_on(priv, adda_regs, true);\n\n\tif (t == 0) {\n\t\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_XA_HSSI_PARM1);\n\t\tpriv->pi_enabled = u32_get_bits(val32, FPGA0_HSSI_PARM1_PI);\n\t}\n\n\t \n\tpath_sel_bb = rtl8xxxu_read32(priv, REG_S0S1_PATH_SWITCH);\n\tpath_sel_rf = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_S0S1);\n\n\t \n\trtl8xxxu_write32(priv, REG_OFDM0_TRX_PATH_ENABLE, 0x03a05600);\n\trtl8xxxu_write32(priv, REG_OFDM0_TR_MUX_PAR, 0x000800e4);\n\trtl8xxxu_write32(priv, REG_FPGA0_XCD_RF_SW_CTRL, 0x25204000);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_TX_PTCL_CTRL);\n\tval32 |= 0x00ff0000;\n\trtl8xxxu_write32(priv, REG_TX_PTCL_CTRL, val32);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0xff;\n\tval32 |= 0x80800000;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\trtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00);\n\trtl8xxxu_write32(priv, REG_RX_IQK, 0x01004800);\n\n\tfor (i = 0; i < retry; i++) {\n\t\tpath_a_ok = rtl8188fu_iqk_path_a(priv, &lok_result);\n\t\tif (path_a_ok == 0x01) {\n\t\t\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\t\t\tval32 &= 0xff;\n\t\t\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\t\t\tval32 = rtl8xxxu_read32(priv,\n\t\t\t\t\t\tREG_TX_POWER_BEFORE_IQK_A);\n\t\t\tresult[t][0] = (val32 >> 16) & 0x3ff;\n\n\t\t\tval32 = rtl8xxxu_read32(priv,\n\t\t\t\t\t\tREG_TX_POWER_AFTER_IQK_A);\n\t\t\tresult[t][1] = (val32 >> 16) & 0x3ff;\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tfor (i = 0; i < retry; i++) {\n\t\tpath_a_ok = rtl8188fu_rx_iqk_path_a(priv, lok_result);\n\t\tif (path_a_ok == 0x03) {\n\t\t\tval32 = rtl8xxxu_read32(priv,\n\t\t\t\t\t\tREG_RX_POWER_BEFORE_IQK_A_2);\n\t\t\tresult[t][2] = (val32 >> 16) & 0x3ff;\n\n\t\t\tval32 = rtl8xxxu_read32(priv,\n\t\t\t\t\t\tREG_RX_POWER_AFTER_IQK_A_2);\n\t\t\tresult[t][3] = (val32 >> 16) & 0x3ff;\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tif (!path_a_ok)\n\t\tdev_dbg(dev, \"%s: Path A IQK failed!\\n\", __func__);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_FPGA0_IQK);\n\tval32 &= 0xff;\n\trtl8xxxu_write32(priv, REG_FPGA0_IQK, val32);\n\n\tif (t == 0)\n\t\treturn;\n\n\tif (!priv->pi_enabled) {\n\t\t \n\t\tval32 = 0x01000000;\n\t\trtl8xxxu_write32(priv, REG_FPGA0_XA_HSSI_PARM1, val32);\n\t\trtl8xxxu_write32(priv, REG_FPGA0_XB_HSSI_PARM1, val32);\n\t}\n\n\t \n\trtl8xxxu_restore_regs(priv, adda_regs, priv->adda_backup,\n\t\t\t      RTL8XXXU_ADDA_REGS);\n\n\t \n\trtl8xxxu_restore_mac_regs(priv, iqk_mac_regs, priv->mac_backup);\n\n\t \n\trtl8xxxu_restore_regs(priv, iqk_bb_regs,\n\t\t\t      priv->bb_backup, RTL8XXXU_BB_REGS);\n\n\t \n\trtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, path_sel_bb);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_S0S1, path_sel_rf);\n\n\t \n\tval32 = rtl8xxxu_read32(priv, REG_OFDM0_XA_AGC_CORE1);\n\tval32 &= 0xffffff00;\n\tval32 |= 0x50;\n\trtl8xxxu_write32(priv, REG_OFDM0_XA_AGC_CORE1, val32);\n\tval32 = rtl8xxxu_read32(priv, REG_OFDM0_XA_AGC_CORE1);\n\tval32 &= 0xffffff00;\n\tval32 |= rx_initial_gain & 0xff;\n\trtl8xxxu_write32(priv, REG_OFDM0_XA_AGC_CORE1, val32);\n\n\t \n\trtl8xxxu_write32(priv, REG_TX_IQK_TONE_A, 0x01008c00);\n\trtl8xxxu_write32(priv, REG_RX_IQK_TONE_A, 0x01008c00);\n}\n\nstatic void rtl8188fu_phy_iq_calibrate(struct rtl8xxxu_priv *priv)\n{\n\tstruct device *dev = &priv->udev->dev;\n\tint result[4][8];  \n\tint i, candidate;\n\tbool path_a_ok;\n\tu32 reg_e94, reg_e9c, reg_ea4, reg_eac;\n\tu32 reg_eb4, reg_ebc, reg_ec4, reg_ecc;\n\ts32 reg_tmp = 0;\n\tbool simu;\n\tu32 path_sel_bb, path_sel_rf;\n\n\t \n\tpath_sel_bb = rtl8xxxu_read32(priv, REG_S0S1_PATH_SWITCH);\n\tpath_sel_rf = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_S0S1);\n\n\tmemset(result, 0, sizeof(result));\n\tcandidate = -1;\n\n\tpath_a_ok = false;\n\n\tfor (i = 0; i < 3; i++) {\n\t\trtl8188fu_phy_iqcalibrate(priv, result, i);\n\n\t\tif (i == 1) {\n\t\t\tsimu = rtl8xxxu_gen2_simularity_compare(priv, result, 0, 1);\n\t\t\tif (simu) {\n\t\t\t\tcandidate = 0;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\n\t\tif (i == 2) {\n\t\t\tsimu = rtl8xxxu_gen2_simularity_compare(priv, result, 0, 2);\n\t\t\tif (simu) {\n\t\t\t\tcandidate = 0;\n\t\t\t\tbreak;\n\t\t\t}\n\n\t\t\tsimu = rtl8xxxu_gen2_simularity_compare(priv, result, 1, 2);\n\t\t\tif (simu) {\n\t\t\t\tcandidate = 1;\n\t\t\t} else {\n\t\t\t\tfor (i = 0; i < 8; i++)\n\t\t\t\t\treg_tmp += result[3][i];\n\n\t\t\t\tif (reg_tmp)\n\t\t\t\t\tcandidate = 3;\n\t\t\t\telse\n\t\t\t\t\tcandidate = -1;\n\t\t\t}\n\t\t}\n\t}\n\n\tfor (i = 0; i < 4; i++) {\n\t\treg_e94 = result[i][0];\n\t\treg_e9c = result[i][1];\n\t\treg_ea4 = result[i][2];\n\t\treg_eac = result[i][3];\n\t\treg_eb4 = result[i][4];\n\t\treg_ebc = result[i][5];\n\t\treg_ec4 = result[i][6];\n\t\treg_ecc = result[i][7];\n\t}\n\n\tif (candidate >= 0) {\n\t\treg_e94 = result[candidate][0];\n\t\tpriv->rege94 =  reg_e94;\n\t\treg_e9c = result[candidate][1];\n\t\tpriv->rege9c = reg_e9c;\n\t\treg_ea4 = result[candidate][2];\n\t\treg_eac = result[candidate][3];\n\t\treg_eb4 = result[candidate][4];\n\t\tpriv->regeb4 = reg_eb4;\n\t\treg_ebc = result[candidate][5];\n\t\tpriv->regebc = reg_ebc;\n\t\treg_ec4 = result[candidate][6];\n\t\treg_ecc = result[candidate][7];\n\t\tdev_dbg(dev, \"%s: candidate is %x\\n\", __func__, candidate);\n\t\tdev_dbg(dev,\n\t\t\t\"%s: e94 =%x e9c=%x ea4=%x eac=%x eb4=%x ebc=%x ec4=%x ecc=%x\\n\",\n\t\t\t__func__, reg_e94, reg_e9c,\n\t\t\treg_ea4, reg_eac, reg_eb4, reg_ebc, reg_ec4, reg_ecc);\n\t\tpath_a_ok = true;\n\t} else {\n\t\treg_e94 = reg_eb4 = priv->rege94 = priv->regeb4 = 0x100;\n\t\treg_e9c = reg_ebc = priv->rege9c = priv->regebc = 0x0;\n\t}\n\n\tif (reg_e94 && candidate >= 0)\n\t\trtl8xxxu_fill_iqk_matrix_a(priv, path_a_ok, result,\n\t\t\t\t\t   candidate, (reg_ea4 == 0));\n\n\trtl8xxxu_save_regs(priv, rtl8xxxu_iqk_phy_iq_bb_reg,\n\t\t\t   priv->bb_recovery_backup, RTL8XXXU_BB_REGS);\n\n\trtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, path_sel_bb);\n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_S0S1, path_sel_rf);\n}\n\nstatic void rtl8188f_disabled_to_emu(struct rtl8xxxu_priv *priv)\n{\n\tu16 val8;\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);\n\tval8 &= ~((APS_FSMCO_PCIE | APS_FSMCO_HW_SUSPEND) >> 8);\n\trtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, 0xc4);\n\tval8 &= ~BIT(4);\n\trtl8xxxu_write8(priv, 0xc4, val8);\n}\n\nstatic int rtl8188f_emu_to_active(struct rtl8xxxu_priv *priv)\n{\n\tu8 val8;\n\tu32 val32;\n\tint count, ret = 0;\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);\n\tval8 &= ~(APS_FSMCO_SW_LPS >> 8);\n\trtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);\n\n\t \n\tfor (count = RTL8XXXU_MAX_REG_POLL; count; count--) {\n\t\tval32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);\n\t\tif (val32 & BIT(17))\n\t\t\tbreak;\n\n\t\tudelay(10);\n\t}\n\n\tif (!count) {\n\t\tret = -EBUSY;\n\t\tgoto exit;\n\t}\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);\n\tval8 &= ~(APS_FSMCO_HW_POWERDOWN >> 8);\n\trtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);\n\tval8 &= ~(APS_FSMCO_HW_SUSPEND >> 8);\n\trtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);\n\tval8 |= APS_FSMCO_MAC_ENABLE >> 8;\n\trtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);\n\n\tfor (count = RTL8XXXU_MAX_REG_POLL; count; count--) {\n\t\tval32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);\n\t\tif ((val32 & APS_FSMCO_MAC_ENABLE) == 0) {\n\t\t\tret = 0;\n\t\t\tbreak;\n\t\t}\n\t\tudelay(10);\n\t}\n\n\tif (!count) {\n\t\tret = -EBUSY;\n\t\tgoto exit;\n\t}\n\n\t \n\tval8 = rtl8xxxu_write8(priv, 0x27, 0x35);\nexit:\n\treturn ret;\n}\n\nstatic int rtl8188fu_active_to_emu(struct rtl8xxxu_priv *priv)\n{\n\tu8 val8;\n\tu32 val32;\n\tint count, ret = 0;\n\n\t \n\trtl8xxxu_write8(priv, REG_RF_CTRL, 0);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, 0x4e);\n\tval8 &= ~BIT(7);\n\trtl8xxxu_write8(priv, 0x4e, val8);\n\n\t \n\trtl8xxxu_write8(priv, 0x27, 0x34);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);\n\tval8 |= APS_FSMCO_MAC_OFF >> 8;\n\trtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);\n\n\tfor (count = RTL8XXXU_MAX_REG_POLL; count; count--) {\n\t\tval32 = rtl8xxxu_read32(priv, REG_APS_FSMCO);\n\t\tif ((val32 & APS_FSMCO_MAC_OFF) == 0) {\n\t\t\tret = 0;\n\t\t\tbreak;\n\t\t}\n\t\tudelay(10);\n\t}\n\n\tif (!count) {\n\t\tret = -EBUSY;\n\t\tgoto exit;\n\t}\n\nexit:\n\treturn ret;\n}\n\nstatic int rtl8188fu_emu_to_disabled(struct rtl8xxxu_priv *priv)\n{\n\tu8 val8;\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_APS_FSMCO + 1);\n\tval8 &= ~((APS_FSMCO_PCIE | APS_FSMCO_HW_SUSPEND) >> 8);\n\tval8 |= APS_FSMCO_HW_SUSPEND >> 8;\n\trtl8xxxu_write8(priv, REG_APS_FSMCO + 1, val8);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, 0xc4);\n\tval8 |= BIT(4);\n\trtl8xxxu_write8(priv, 0xc4, val8);\n\n\treturn 0;\n}\n\nstatic int rtl8188fu_active_to_lps(struct rtl8xxxu_priv *priv)\n{\n\tstruct device *dev = &priv->udev->dev;\n\tu8 val8;\n\tu16 val16;\n\tu32 val32;\n\tint retry, retval;\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_FTIMR + 1);\n\tval8 |= IMR0_CPWM >> 8;\n\trtl8xxxu_write8(priv, REG_FTIMR + 1, val8);\n\n\t \n\trtl8xxxu_write8(priv, REG_TXPAUSE, 0xff);\n\n\tretry = 100;\n\tretval = -EBUSY;\n\n\t \n\tdo {\n\t\tval32 = rtl8xxxu_read32(priv, REG_SCH_TX_CMD);\n\t\tif (!val32) {\n\t\t\tretval = 0;\n\t\t\tbreak;\n\t\t}\n\t} while (retry--);\n\n\tif (!retry) {\n\t\tdev_warn(dev, \"Failed to flush TX queue\\n\");\n\t\tretval = -EBUSY;\n\t\tgoto out;\n\t}\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_SYS_FUNC);\n\tval8 &= ~SYS_FUNC_BBRSTB;\n\trtl8xxxu_write8(priv, REG_SYS_FUNC, val8);\n\n\tudelay(2);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_SYS_FUNC);\n\tval8 &= ~SYS_FUNC_BB_GLB_RSTN;\n\trtl8xxxu_write8(priv, REG_SYS_FUNC, val8);\n\n\t \n\tval16 = rtl8xxxu_read16(priv, REG_CR);\n\tval16 |= 0x3f;\n\tval16 &= ~(CR_MAC_TX_ENABLE | CR_MAC_RX_ENABLE | CR_SECURITY_ENABLE);\n\trtl8xxxu_write16(priv, REG_CR, val16);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_DUAL_TSF_RST);\n\tval8 |= DUAL_TSF_TX_OK;\n\trtl8xxxu_write8(priv, REG_DUAL_TSF_RST, val8);\n\nout:\n\treturn retval;\n}\n\nstatic int rtl8188fu_power_on(struct rtl8xxxu_priv *priv)\n{\n\tu16 val16;\n\tint ret;\n\n\trtl8188f_disabled_to_emu(priv);\n\n\tret = rtl8188f_emu_to_active(priv);\n\tif (ret)\n\t\tgoto exit;\n\n\trtl8xxxu_write8(priv, REG_CR, 0);\n\n\tval16 = rtl8xxxu_read16(priv, REG_CR);\n\n\tval16 |= (CR_HCI_TXDMA_ENABLE | CR_HCI_RXDMA_ENABLE |\n\t\t CR_TXDMA_ENABLE | CR_RXDMA_ENABLE |\n\t\t CR_PROTOCOL_ENABLE | CR_SCHEDULE_ENABLE |\n\t\t CR_SECURITY_ENABLE | CR_CALTIMER_ENABLE);\n\trtl8xxxu_write16(priv, REG_CR, val16);\n\nexit:\n\treturn ret;\n}\n\nstatic void rtl8188fu_power_off(struct rtl8xxxu_priv *priv)\n{\n\tu8 val8;\n\tu16 val16;\n\n\trtl8xxxu_flush_fifo(priv);\n\n\tval16 = rtl8xxxu_read16(priv, REG_GPIO_MUXCFG);\n\tval16 &= ~BIT(12);\n\trtl8xxxu_write16(priv, REG_GPIO_MUXCFG, val16);\n\n\trtl8xxxu_write32(priv, REG_HISR0, 0xFFFFFFFF);\n\trtl8xxxu_write32(priv, REG_HISR1, 0xFFFFFFFF);\n\n\t \n\tval8 = rtl8xxxu_read8(priv, REG_TX_REPORT_CTRL);\n\tval8 &= ~TX_REPORT_CTRL_TIMER_ENABLE;\n\trtl8xxxu_write8(priv, REG_TX_REPORT_CTRL, val8);\n\n\t \n\trtl8xxxu_write8(priv, REG_RF_CTRL, 0x00);\n\n\t \n\tif (rtl8xxxu_read8(priv, REG_MCU_FW_DL) & MCU_FW_RAM_SEL)\n\t\trtl8xxxu_firmware_self_reset(priv);\n\n\trtl8188fu_active_to_lps(priv);\n\n\t \n\tval16 = rtl8xxxu_read16(priv, REG_SYS_FUNC);\n\tval16 &= ~SYS_FUNC_CPU_ENABLE;\n\trtl8xxxu_write16(priv, REG_SYS_FUNC, val16);\n\n\t \n\trtl8xxxu_write8(priv, REG_MCU_FW_DL, 0x00);\n\n\trtl8188fu_active_to_emu(priv);\n\trtl8188fu_emu_to_disabled(priv);\n}\n\n#define PPG_BB_GAIN_2G_TXA_OFFSET_8188F 0xee\n#define PPG_BB_GAIN_2G_TX_OFFSET_MASK 0x0f\n\nstatic void rtl8188f_enable_rf(struct rtl8xxxu_priv *priv)\n{\n\tu32 val32;\n\tu8 pg_pwrtrim = 0xff, val8;\n\ts8 bb_gain;\n\n\t \n\trtl8xxxu_read_efuse8(priv, PPG_BB_GAIN_2G_TXA_OFFSET_8188F, &pg_pwrtrim);\n\n\tif (pg_pwrtrim != 0xff) {\n\t\tbb_gain = pg_pwrtrim & PPG_BB_GAIN_2G_TX_OFFSET_MASK;\n\n\t\tif (bb_gain == PPG_BB_GAIN_2G_TX_OFFSET_MASK)\n\t\t\tbb_gain = 0;\n\t\telse if (bb_gain & 1)\n\t\t\tbb_gain = bb_gain >> 1;\n\t\telse\n\t\t\tbb_gain = -(bb_gain >> 1);\n\n\t\tval8 = abs(bb_gain);\n\t\tif (bb_gain > 0)\n\t\t\tval8 |= BIT(5);\n\n\t\tval32 = rtl8xxxu_read_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_55);\n\t\tval32 &= ~0xfc000;\n\t\tval32 |= val8 << 14;\n\t\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_UNKNOWN_55, val32);\n\t}\n\n\trtl8xxxu_write8(priv, REG_RF_CTRL, RF_ENABLE | RF_RSTB | RF_SDMRSTB);\n\n\tval32 = rtl8xxxu_read32(priv, REG_OFDM0_TRX_PATH_ENABLE);\n\tval32 &= ~(OFDM_RF_PATH_RX_MASK | OFDM_RF_PATH_TX_MASK);\n\tval32 |= OFDM_RF_PATH_RX_A | OFDM_RF_PATH_TX_A;\n\trtl8xxxu_write32(priv, REG_OFDM0_TRX_PATH_ENABLE, val32);\n\n\trtl8xxxu_write8(priv, REG_TXPAUSE, 0x00);\n}\n\nstatic void rtl8188f_disable_rf(struct rtl8xxxu_priv *priv)\n{\n\tu32 val32;\n\n\tval32 = rtl8xxxu_read32(priv, REG_OFDM0_TRX_PATH_ENABLE);\n\tval32 &= ~OFDM_RF_PATH_TX_MASK;\n\trtl8xxxu_write32(priv, REG_OFDM0_TRX_PATH_ENABLE, val32);\n\n\t \n\trtl8xxxu_write_rfreg(priv, RF_A, RF6052_REG_AC, 0);\n}\n\nstatic void rtl8188f_usb_quirks(struct rtl8xxxu_priv *priv)\n{\n\tu16 val16;\n\tu32 val32;\n\n\tval16 = rtl8xxxu_read16(priv, REG_CR);\n\tval16 |= (CR_MAC_TX_ENABLE | CR_MAC_RX_ENABLE);\n\trtl8xxxu_write16(priv, REG_CR, val16);\n\n\tval32 = rtl8xxxu_read32(priv, REG_TXDMA_OFFSET_CHK);\n\tval32 |= TXDMA_OFFSET_DROP_DATA_EN;\n\trtl8xxxu_write32(priv, REG_TXDMA_OFFSET_CHK, val32);\n}\n\n#define XTAL1\tGENMASK(22, 17)\n#define XTAL0\tGENMASK(16, 11)\n\nvoid rtl8188f_set_crystal_cap(struct rtl8xxxu_priv *priv, u8 crystal_cap)\n{\n\tstruct rtl8xxxu_cfo_tracking *cfo = &priv->cfo_tracking;\n\tu32 val32;\n\n\tif (crystal_cap == cfo->crystal_cap)\n\t\treturn;\n\n\tval32 = rtl8xxxu_read32(priv, REG_AFE_XTAL_CTRL);\n\n\tdev_dbg(&priv->udev->dev,\n\t        \"%s: Adjusting crystal cap from 0x%x (actually 0x%lx 0x%lx) to 0x%x\\n\",\n\t        __func__,\n\t        cfo->crystal_cap,\n\t        FIELD_GET(XTAL1, val32),\n\t        FIELD_GET(XTAL0, val32),\n\t        crystal_cap);\n\n\tval32 &= ~(XTAL1 | XTAL0);\n\tval32 |= FIELD_PREP(XTAL1, crystal_cap) |\n\t\t FIELD_PREP(XTAL0, crystal_cap);\n\trtl8xxxu_write32(priv, REG_AFE_XTAL_CTRL, val32);\n\n\tcfo->crystal_cap = crystal_cap;\n}\n\nstatic s8 rtl8188f_cck_rssi(struct rtl8xxxu_priv *priv, struct rtl8723au_phy_stats *phy_stats)\n{\n\tu8 cck_agc_rpt = phy_stats->cck_agc_rpt_ofdm_cfosho_a;\n\ts8 rx_pwr_all = 0x00;\n\tu8 vga_idx, lna_idx;\n\n\tlna_idx = u8_get_bits(cck_agc_rpt, CCK_AGC_RPT_LNA_IDX_MASK);\n\tvga_idx = u8_get_bits(cck_agc_rpt, CCK_AGC_RPT_VGA_IDX_MASK);\n\n\tswitch (lna_idx) {\n\tcase 7:\n\t\tif (vga_idx <= 27)\n\t\t\trx_pwr_all = -100 + 2 * (27 - vga_idx);\n\t\telse\n\t\t\trx_pwr_all = -100;\n\t\tbreak;\n\tcase 5:\n\t\trx_pwr_all = -74 + 2 * (21 - vga_idx);\n\t\tbreak;\n\tcase 3:\n\t\trx_pwr_all = -60 + 2 * (20 - vga_idx);\n\t\tbreak;\n\tcase 1:\n\t\trx_pwr_all = -44 + 2 * (19 - vga_idx);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn rx_pwr_all;\n}\n\nstruct rtl8xxxu_fileops rtl8188fu_fops = {\n\t.identify_chip = rtl8188fu_identify_chip,\n\t.parse_efuse = rtl8188fu_parse_efuse,\n\t.load_firmware = rtl8188fu_load_firmware,\n\t.power_on = rtl8188fu_power_on,\n\t.power_off = rtl8188fu_power_off,\n\t.read_efuse = rtl8xxxu_read_efuse,\n\t.reset_8051 = rtl8xxxu_reset_8051,\n\t.llt_init = rtl8xxxu_auto_llt_table,\n\t.init_phy_bb = rtl8188fu_init_phy_bb,\n\t.init_phy_rf = rtl8188fu_init_phy_rf,\n\t.phy_init_antenna_selection = rtl8723bu_phy_init_antenna_selection,\n\t.phy_lc_calibrate = rtl8188f_phy_lc_calibrate,\n\t.phy_iq_calibrate = rtl8188fu_phy_iq_calibrate,\n\t.config_channel = rtl8188fu_config_channel,\n\t.parse_rx_desc = rtl8xxxu_parse_rxdesc24,\n\t.parse_phystats = rtl8723au_rx_parse_phystats,\n\t.init_aggregation = rtl8188fu_init_aggregation,\n\t.init_statistics = rtl8188fu_init_statistics,\n\t.init_burst = rtl8xxxu_init_burst,\n\t.enable_rf = rtl8188f_enable_rf,\n\t.disable_rf = rtl8188f_disable_rf,\n\t.usb_quirks = rtl8188f_usb_quirks,\n\t.set_tx_power = rtl8188f_set_tx_power,\n\t.update_rate_mask = rtl8xxxu_gen2_update_rate_mask,\n\t.report_connect = rtl8xxxu_gen2_report_connect,\n\t.report_rssi = rtl8xxxu_gen2_report_rssi,\n\t.fill_txdesc = rtl8xxxu_fill_txdesc_v2,\n\t.set_crystal_cap = rtl8188f_set_crystal_cap,\n\t.cck_rssi = rtl8188f_cck_rssi,\n\t.writeN_block_size = 128,\n\t.rx_desc_size = sizeof(struct rtl8xxxu_rxdesc24),\n\t.tx_desc_size = sizeof(struct rtl8xxxu_txdesc40),\n\t.has_s0s1 = 1,\n\t.has_tx_report = 1,\n\t.gen2_thermal_meter = 1,\n\t.needs_full_init = 1,\n\t.init_reg_rxfltmap = 1,\n\t.init_reg_pkt_life_time = 1,\n\t.init_reg_hmtfr = 1,\n\t.ampdu_max_time = 0x70,\n\t.ustime_tsf_edca = 0x28,\n\t.max_aggr_num = 0x0c14,\n\t.supports_ap = 1,\n\t.max_macid_num = 16,\n\t.adda_1t_init = 0x03c00014,\n\t.adda_1t_path_on = 0x03c00014,\n\t.trxff_boundary = 0x3f7f,\n\t.pbp_rx = PBP_PAGE_SIZE_256,\n\t.pbp_tx = PBP_PAGE_SIZE_256,\n\t.mactable = rtl8188f_mac_init_table,\n\t.total_page_num = TX_TOTAL_PAGE_NUM_8188F,\n\t.page_num_hi = TX_PAGE_NUM_HI_PQ_8188F,\n\t.page_num_lo = TX_PAGE_NUM_LO_PQ_8188F,\n\t.page_num_norm = TX_PAGE_NUM_NORM_PQ_8188F,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}