in_source: |-
  ( var char s )
  ( while ( < 1 char ) ( ( var char ( get_prim ) ) ( put_prim char ) ) )
in_stdin: |-
  Heeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeello\0
out_code: |-
  ([97, 99, 0, 0, 4, 115, 0, 0],
  [{"opcode": "load", "addr_mod": "nep_addr", "addr": 1, "term": "var", "comment": "return 1 if all ok"},
   {"opcode": "push", "addr_mod": "non_addr", "addr": null, "term": "var", "comment": "return 1 if all ok"},
   {"opcode": "input", "addr_mod": "non_addr", "addr": 11, "term": "get_prim"},
   {"opcode": "push", "addr_mod": "non_addr", "addr": null, "term": "get_prim"},
   {"opcode": "pop", "addr_mod": "nep_addr", "addr": null, "term": "var"},
   {"opcode": "store", "addr_mod": "abs_addr", "addr": 7, "term": "var"},
   {"opcode": "load", "addr_mod": "nep_addr", "addr": 1, "term": "var", "comment": "return 1 if all ok"},
   {"opcode": "push", "addr_mod": "non_addr", "addr": null, "term": "var", "comment": "return 1 if all ok"},
   {"opcode": "load", "addr_mod": "abs_addr", "addr": 7, "term": "put_prim"},
   {"opcode": "output", "addr_mod": "non_addr", "addr": 11, "term": "put_prim"},
   {"opcode": "load", "addr_mod": "nep_addr", "addr": 1, "term": "put_prim"},
   {"opcode": "push", "addr_mod": "non_addr", "addr": null, "term": "put_prim"},
   {"opcode": "load", "addr_mod": "nep_addr", "addr": 1, "term": "<"},
   {"opcode": "sub", "addr_mod": "abs_addr", "addr": 7, "term": "<"},
   {"opcode": "jump_if_not_neg", "addr_mod": "non_addr", "addr": 17, "term": "<"},
   {"opcode": "load", "addr_mod": "nep_addr", "addr": 1, "term": "<"},
   {"opcode": "jump", "addr_mod": "non_addr", "addr": 18, "term": "<"},
   {"opcode": "load", "addr_mod": "nep_addr", "addr": 0, "term": "<"},
   {"opcode": "push", "addr_mod": "non_addr", "addr": null, "term": "<"},
   {"opcode": "pop", "addr_mod": "nep_addr", "addr": null},
   {"opcode": "jump_if_not_zero", "addr_mod": "non_addr", "addr": 2},
   {"opcode": "load", "addr_mod": "nep_addr", "addr": 1},
   {"opcode": "push", "addr_mod": "non_addr", "addr": null, "term": "while"},
   {"opcode": "halt", "addr_mod": "non_addr", "addr": null}])
out_log: |
  NUM -> ALU_RG
  TICK:   1 PC:   0 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU:   0 RG_ALU:   1 SP: 4000 ZF: 1 |	load   var
  ALU_RES = ALU_RG
  TICK:   2 PC:   0 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU:   0 RG_ALU:   1 SP: 4000 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK:   3 PC:   0 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU:   0 RG_ALU:   1 SP: 4000 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK:   4 PC:   1 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 4000 RG_ALU:   1 SP: 4000 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK:   5 PC:   1 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 4000 RG_ALU:   1 SP: 4000 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK:   6 PC:   1 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 4000 RG_ALU:   1 SP: 3999 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK:   6 PC:   1 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 4000 RG_ALU:   1 SP: 3999 ZF: 0 |	push   var
  get IO module port
  TICK:   7 PC:   2 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 4000 RG_ALU:   1 SP: 3999 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK:   8 PC:   2 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU:  72 RG_ALU:   1 SP: 3999 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK:   9 PC:   2 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU:  72 RG_ALU:   1 SP: 3999 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK:  10 PC:   2 ADDR:   0 MEM_OUT: 0 ACC: 72 LG_ALU:  72 RG_ALU:   1 SP: 3999 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK:  11 PC:   3 ADDR:   0 MEM_OUT: 0 ACC: 72 LG_ALU: 3999 RG_ALU:   1 SP: 3999 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK:  12 PC:   3 ADDR:   0 MEM_OUT: 0 ACC: 72 LG_ALU: 3999 RG_ALU:   1 SP: 3999 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK:  13 PC:   3 ADDR:   0 MEM_OUT: 0 ACC: 72 LG_ALU: 3999 RG_ALU:   1 SP: 3998 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK:  13 PC:   3 ADDR:   0 MEM_OUT: 0 ACC: 72 LG_ALU: 3999 RG_ALU:   1 SP: 3998 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK:  14 PC:   4 ADDR:   0 MEM_OUT: 0 ACC: 72 LG_ALU: 3998 RG_ALU:   1 SP: 3998 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK:  15 PC:   4 ADDR:   0 MEM_OUT: 0 ACC: 72 LG_ALU: 3998 RG_ALU:   1 SP: 3998 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK:  16 PC:   4 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3998 RG_ALU:   1 SP: 3998 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK:  17 PC:   4 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3998 RG_ALU:   1 SP: 3998 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK:  18 PC:   4 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3998 RG_ALU:   1 SP: 3999 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK:  18 PC:   4 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3998 RG_ALU:  72 SP: 3999 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK:  19 PC:   4 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3998 RG_ALU:  72 SP: 3999 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK:  20 PC:   4 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3998 RG_ALU:  72 SP: 3999 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK:  21 PC:   5 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3998 RG_ALU:   7 SP: 3999 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK:  22 PC:   5 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3998 RG_ALU:   7 SP: 3999 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK:  23 PC:   5 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3998 RG_ALU:   7 SP: 3999 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK:  24 PC:   6 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3998 RG_ALU:   1 SP: 3999 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK:  25 PC:   6 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3998 RG_ALU:   1 SP: 3999 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK:  26 PC:   6 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3998 RG_ALU:   1 SP: 3999 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK:  27 PC:   7 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3999 RG_ALU:   1 SP: 3999 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK:  28 PC:   7 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3999 RG_ALU:   1 SP: 3999 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK:  29 PC:   7 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3999 RG_ALU:   1 SP: 3998 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK:  29 PC:   7 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3999 RG_ALU:   1 SP: 3998 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK:  30 PC:   8 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3999 RG_ALU:   7 SP: 3998 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK:  31 PC:   8 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3999 RG_ALU:   7 SP: 3998 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK:  32 PC:   8 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3999 RG_ALU:   7 SP: 3998 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK:  33 PC:   8 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3999 RG_ALU:  72 SP: 3998 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK:  34 PC:   8 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3999 RG_ALU:  72 SP: 3998 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK:  35 PC:   8 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3999 RG_ALU:  72 SP: 3998 ZF: 0 |	load   put_prim
  get IO module port
  TICK:  36 PC:   9 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3999 RG_ALU:  72 SP: 3998 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK:  37 PC:   9 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3999 RG_ALU:  72 SP: 3998 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK:  38 PC:  10 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3999 RG_ALU:   1 SP: 3998 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK:  39 PC:  10 ADDR:   0 MEM_OUT: 72 ACC: 72 LG_ALU: 3999 RG_ALU:   1 SP: 3998 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK:  40 PC:  10 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3999 RG_ALU:   1 SP: 3998 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK:  41 PC:  11 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3998 RG_ALU:   1 SP: 3998 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK:  42 PC:  11 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3998 RG_ALU:   1 SP: 3998 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK:  43 PC:  11 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3998 RG_ALU:   1 SP: 3997 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK:  43 PC:  11 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3998 RG_ALU:   1 SP: 3997 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK:  44 PC:  12 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3998 RG_ALU:   1 SP: 3997 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK:  45 PC:  12 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3998 RG_ALU:   1 SP: 3997 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK:  46 PC:  12 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3998 RG_ALU:   1 SP: 3997 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK:  47 PC:  13 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3998 RG_ALU:   7 SP: 3997 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK:  48 PC:  13 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3998 RG_ALU:   7 SP: 3997 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK:  49 PC:  13 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3998 RG_ALU:   7 SP: 3997 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK:  50 PC:  13 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3998 RG_ALU:  72 SP: 3997 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK:  50 PC:  13 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU:   1 RG_ALU:  72 SP: 3997 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK:  51 PC:  13 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU:   1 RG_ALU:  72 SP: 3997 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK:  52 PC:  13 ADDR:   0 MEM_OUT: 72 ACC: -71 LG_ALU:   1 RG_ALU:  72 SP: 3997 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK:  53 PC:  15 ADDR:   0 MEM_OUT: 72 ACC: -71 LG_ALU:   1 RG_ALU:   1 SP: 3997 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK:  54 PC:  15 ADDR:   0 MEM_OUT: 72 ACC: -71 LG_ALU:   1 RG_ALU:   1 SP: 3997 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK:  55 PC:  15 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3997 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK:  57 PC:  18 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3997 RG_ALU:   1 SP: 3997 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK:  58 PC:  18 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3997 RG_ALU:   1 SP: 3997 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK:  59 PC:  18 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3997 RG_ALU:   1 SP: 3996 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK:  59 PC:  18 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3997 RG_ALU:   1 SP: 3996 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK:  60 PC:  19 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3996 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK:  61 PC:  19 ADDR:   0 MEM_OUT: 72 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3996 ZF: 0 |	pop
  READ MEM[ALU]
  TICK:  62 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3996 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK:  63 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3996 ZF: 0 |	pop
  ALU_RES -> SP
  TICK:  64 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3997 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK:  64 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3997 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK:  65 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3997 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK:  66 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3997 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK:  68 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3997 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK:  69 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3997 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK:  70 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3997 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK:  71 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3997 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK:  72 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3997 RG_ALU:   1 SP: 3997 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK:  73 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3997 RG_ALU:   1 SP: 3997 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK:  74 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3997 RG_ALU:   1 SP: 3996 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK:  74 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3997 RG_ALU:   1 SP: 3996 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK:  75 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3996 RG_ALU:   1 SP: 3996 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK:  76 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3996 RG_ALU:   1 SP: 3996 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK:  77 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3996 RG_ALU:   1 SP: 3996 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK:  78 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3996 RG_ALU:   1 SP: 3996 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK:  79 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3996 RG_ALU:   1 SP: 3997 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK:  79 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3996 RG_ALU: 101 SP: 3997 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK:  80 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3996 RG_ALU: 101 SP: 3997 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK:  81 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3996 RG_ALU: 101 SP: 3997 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK:  82 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3996 RG_ALU:   7 SP: 3997 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK:  83 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3996 RG_ALU:   7 SP: 3997 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK:  84 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3996 RG_ALU:   7 SP: 3997 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK:  85 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3996 RG_ALU:   1 SP: 3997 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK:  86 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3996 RG_ALU:   1 SP: 3997 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK:  87 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3997 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK:  88 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3997 RG_ALU:   1 SP: 3997 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK:  89 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3997 RG_ALU:   1 SP: 3997 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK:  90 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3997 RG_ALU:   1 SP: 3996 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK:  90 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3997 RG_ALU:   1 SP: 3996 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK:  91 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3997 RG_ALU:   7 SP: 3996 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK:  92 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3997 RG_ALU:   7 SP: 3996 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK:  93 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3997 RG_ALU:   7 SP: 3996 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK:  94 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3997 RG_ALU: 101 SP: 3996 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK:  95 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3997 RG_ALU: 101 SP: 3996 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK:  96 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3997 RG_ALU: 101 SP: 3996 ZF: 0 |	load   put_prim
  get IO module port
  TICK:  97 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3997 RG_ALU: 101 SP: 3996 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK:  98 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3997 RG_ALU: 101 SP: 3996 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK:  99 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3997 RG_ALU:   1 SP: 3996 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 100 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3997 RG_ALU:   1 SP: 3996 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 101 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3997 RG_ALU:   1 SP: 3996 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 102 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3996 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 103 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3996 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 104 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3995 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 104 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3995 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 105 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3995 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 106 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3995 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 107 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3996 RG_ALU:   1 SP: 3995 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 108 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3996 RG_ALU:   7 SP: 3995 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 109 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3996 RG_ALU:   7 SP: 3995 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 110 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3996 RG_ALU:   7 SP: 3995 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 111 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3996 RG_ALU: 101 SP: 3995 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 111 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3995 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 112 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3995 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 113 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3995 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 114 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3995 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 115 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3995 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 116 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3995 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 118 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3995 RG_ALU:   1 SP: 3995 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 119 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3995 RG_ALU:   1 SP: 3995 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 120 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3995 RG_ALU:   1 SP: 3994 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 120 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3995 RG_ALU:   1 SP: 3994 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 121 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3994 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 122 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3994 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 123 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3994 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 124 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3994 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 125 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3995 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 125 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3995 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 126 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3995 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 127 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3995 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 129 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3995 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 130 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3995 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 131 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3995 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 132 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3995 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 133 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3995 RG_ALU:   1 SP: 3995 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 134 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3995 RG_ALU:   1 SP: 3995 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 135 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3995 RG_ALU:   1 SP: 3994 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 135 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3995 RG_ALU:   1 SP: 3994 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 136 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3994 RG_ALU:   1 SP: 3994 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 137 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3994 RG_ALU:   1 SP: 3994 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 138 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3994 RG_ALU:   1 SP: 3994 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 139 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3994 RG_ALU:   1 SP: 3994 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 140 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3994 RG_ALU:   1 SP: 3995 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 140 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3994 RG_ALU: 101 SP: 3995 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 141 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3994 RG_ALU: 101 SP: 3995 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 142 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3994 RG_ALU: 101 SP: 3995 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 143 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3994 RG_ALU:   7 SP: 3995 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 144 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3994 RG_ALU:   7 SP: 3995 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 145 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3994 RG_ALU:   7 SP: 3995 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 146 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3994 RG_ALU:   1 SP: 3995 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 147 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3994 RG_ALU:   1 SP: 3995 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 148 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3995 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 149 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3995 RG_ALU:   1 SP: 3995 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 150 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3995 RG_ALU:   1 SP: 3995 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 151 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3995 RG_ALU:   1 SP: 3994 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 151 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3995 RG_ALU:   1 SP: 3994 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 152 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3995 RG_ALU:   7 SP: 3994 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 153 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3995 RG_ALU:   7 SP: 3994 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 154 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3995 RG_ALU:   7 SP: 3994 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 155 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3995 RG_ALU: 101 SP: 3994 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 156 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3995 RG_ALU: 101 SP: 3994 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 157 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3995 RG_ALU: 101 SP: 3994 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 158 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3995 RG_ALU: 101 SP: 3994 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 159 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3995 RG_ALU: 101 SP: 3994 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 160 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3995 RG_ALU:   1 SP: 3994 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 161 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3995 RG_ALU:   1 SP: 3994 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 162 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3995 RG_ALU:   1 SP: 3994 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 163 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3994 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 164 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3994 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 165 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3993 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 165 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3993 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 166 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3993 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 167 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3993 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 168 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3994 RG_ALU:   1 SP: 3993 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 169 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3994 RG_ALU:   7 SP: 3993 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 170 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3994 RG_ALU:   7 SP: 3993 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 171 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3994 RG_ALU:   7 SP: 3993 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 172 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3994 RG_ALU: 101 SP: 3993 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 172 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3993 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 173 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3993 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 174 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3993 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 175 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3993 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 176 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3993 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 177 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3993 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 179 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3993 RG_ALU:   1 SP: 3993 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 180 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3993 RG_ALU:   1 SP: 3993 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 181 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3993 RG_ALU:   1 SP: 3992 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 181 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3993 RG_ALU:   1 SP: 3992 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 182 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3992 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 183 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3992 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 184 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3992 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 185 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3992 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 186 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3993 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 186 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3993 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 187 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3993 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 188 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3993 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 190 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3993 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 191 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3993 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 192 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3993 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 193 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3993 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 194 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3993 RG_ALU:   1 SP: 3993 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 195 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3993 RG_ALU:   1 SP: 3993 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 196 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3993 RG_ALU:   1 SP: 3992 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 196 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3993 RG_ALU:   1 SP: 3992 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 197 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3992 RG_ALU:   1 SP: 3992 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 198 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3992 RG_ALU:   1 SP: 3992 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 199 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3992 RG_ALU:   1 SP: 3992 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 200 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3992 RG_ALU:   1 SP: 3992 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 201 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3992 RG_ALU:   1 SP: 3993 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 201 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3992 RG_ALU: 101 SP: 3993 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 202 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3992 RG_ALU: 101 SP: 3993 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 203 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3992 RG_ALU: 101 SP: 3993 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 204 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3992 RG_ALU:   7 SP: 3993 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 205 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3992 RG_ALU:   7 SP: 3993 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 206 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3992 RG_ALU:   7 SP: 3993 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 207 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3992 RG_ALU:   1 SP: 3993 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 208 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3992 RG_ALU:   1 SP: 3993 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 209 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3993 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 210 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3993 RG_ALU:   1 SP: 3993 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 211 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3993 RG_ALU:   1 SP: 3993 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 212 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3993 RG_ALU:   1 SP: 3992 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 212 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3993 RG_ALU:   1 SP: 3992 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 213 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3993 RG_ALU:   7 SP: 3992 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 214 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3993 RG_ALU:   7 SP: 3992 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 215 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3993 RG_ALU:   7 SP: 3992 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 216 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3993 RG_ALU: 101 SP: 3992 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 217 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3993 RG_ALU: 101 SP: 3992 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 218 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3993 RG_ALU: 101 SP: 3992 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 219 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3993 RG_ALU: 101 SP: 3992 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 220 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3993 RG_ALU: 101 SP: 3992 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 221 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3993 RG_ALU:   1 SP: 3992 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 222 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3993 RG_ALU:   1 SP: 3992 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 223 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3993 RG_ALU:   1 SP: 3992 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 224 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3992 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 225 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3992 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 226 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3991 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 226 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3991 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 227 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3991 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 228 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3991 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 229 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3992 RG_ALU:   1 SP: 3991 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 230 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3992 RG_ALU:   7 SP: 3991 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 231 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3992 RG_ALU:   7 SP: 3991 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 232 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3992 RG_ALU:   7 SP: 3991 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 233 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3992 RG_ALU: 101 SP: 3991 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 233 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3991 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 234 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3991 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 235 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3991 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 236 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3991 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 237 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3991 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 238 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3991 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 240 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3991 RG_ALU:   1 SP: 3991 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 241 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3991 RG_ALU:   1 SP: 3991 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 242 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3991 RG_ALU:   1 SP: 3990 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 242 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3991 RG_ALU:   1 SP: 3990 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 243 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3990 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 244 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3990 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 245 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3990 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 246 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3990 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 247 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3991 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 247 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3991 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 248 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3991 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 249 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3991 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 251 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3991 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 252 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3991 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 253 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3991 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 254 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3991 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 255 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3991 RG_ALU:   1 SP: 3991 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 256 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3991 RG_ALU:   1 SP: 3991 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 257 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3991 RG_ALU:   1 SP: 3990 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 257 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3991 RG_ALU:   1 SP: 3990 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 258 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3990 RG_ALU:   1 SP: 3990 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 259 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3990 RG_ALU:   1 SP: 3990 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 260 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3990 RG_ALU:   1 SP: 3990 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 261 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3990 RG_ALU:   1 SP: 3990 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 262 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3990 RG_ALU:   1 SP: 3991 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 262 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3990 RG_ALU: 101 SP: 3991 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 263 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3990 RG_ALU: 101 SP: 3991 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 264 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3990 RG_ALU: 101 SP: 3991 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 265 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3990 RG_ALU:   7 SP: 3991 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 266 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3990 RG_ALU:   7 SP: 3991 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 267 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3990 RG_ALU:   7 SP: 3991 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 268 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3990 RG_ALU:   1 SP: 3991 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 269 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3990 RG_ALU:   1 SP: 3991 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 270 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3991 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 271 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3991 RG_ALU:   1 SP: 3991 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 272 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3991 RG_ALU:   1 SP: 3991 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 273 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3991 RG_ALU:   1 SP: 3990 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 273 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3991 RG_ALU:   1 SP: 3990 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 274 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3991 RG_ALU:   7 SP: 3990 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 275 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3991 RG_ALU:   7 SP: 3990 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 276 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3991 RG_ALU:   7 SP: 3990 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 277 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3991 RG_ALU: 101 SP: 3990 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 278 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3991 RG_ALU: 101 SP: 3990 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 279 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3991 RG_ALU: 101 SP: 3990 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 280 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3991 RG_ALU: 101 SP: 3990 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 281 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3991 RG_ALU: 101 SP: 3990 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 282 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3991 RG_ALU:   1 SP: 3990 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 283 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3991 RG_ALU:   1 SP: 3990 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 284 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3991 RG_ALU:   1 SP: 3990 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 285 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3990 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 286 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3990 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 287 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3989 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 287 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3989 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 288 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3989 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 289 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3989 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 290 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3990 RG_ALU:   1 SP: 3989 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 291 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3990 RG_ALU:   7 SP: 3989 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 292 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3990 RG_ALU:   7 SP: 3989 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 293 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3990 RG_ALU:   7 SP: 3989 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 294 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3990 RG_ALU: 101 SP: 3989 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 294 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3989 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 295 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3989 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 296 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3989 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 297 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3989 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 298 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3989 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 299 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3989 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 301 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3989 RG_ALU:   1 SP: 3989 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 302 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3989 RG_ALU:   1 SP: 3989 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 303 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3989 RG_ALU:   1 SP: 3988 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 303 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3989 RG_ALU:   1 SP: 3988 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 304 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3988 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 305 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3988 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 306 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3988 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 307 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3988 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 308 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3989 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 308 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3989 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 309 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3989 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 310 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3989 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 312 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3989 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 313 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3989 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 314 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3989 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 315 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3989 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 316 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3989 RG_ALU:   1 SP: 3989 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 317 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3989 RG_ALU:   1 SP: 3989 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 318 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3989 RG_ALU:   1 SP: 3988 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 318 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3989 RG_ALU:   1 SP: 3988 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 319 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3988 RG_ALU:   1 SP: 3988 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 320 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3988 RG_ALU:   1 SP: 3988 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 321 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3988 RG_ALU:   1 SP: 3988 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 322 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3988 RG_ALU:   1 SP: 3988 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 323 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3988 RG_ALU:   1 SP: 3989 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 323 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3988 RG_ALU: 101 SP: 3989 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 324 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3988 RG_ALU: 101 SP: 3989 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 325 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3988 RG_ALU: 101 SP: 3989 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 326 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3988 RG_ALU:   7 SP: 3989 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 327 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3988 RG_ALU:   7 SP: 3989 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 328 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3988 RG_ALU:   7 SP: 3989 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 329 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3988 RG_ALU:   1 SP: 3989 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 330 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3988 RG_ALU:   1 SP: 3989 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 331 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3989 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 332 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3989 RG_ALU:   1 SP: 3989 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 333 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3989 RG_ALU:   1 SP: 3989 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 334 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3989 RG_ALU:   1 SP: 3988 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 334 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3989 RG_ALU:   1 SP: 3988 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 335 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3989 RG_ALU:   7 SP: 3988 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 336 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3989 RG_ALU:   7 SP: 3988 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 337 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3989 RG_ALU:   7 SP: 3988 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 338 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3989 RG_ALU: 101 SP: 3988 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 339 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3989 RG_ALU: 101 SP: 3988 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 340 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3989 RG_ALU: 101 SP: 3988 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 341 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3989 RG_ALU: 101 SP: 3988 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 342 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3989 RG_ALU: 101 SP: 3988 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 343 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3989 RG_ALU:   1 SP: 3988 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 344 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3989 RG_ALU:   1 SP: 3988 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 345 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3989 RG_ALU:   1 SP: 3988 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 346 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3988 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 347 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3988 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 348 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3987 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 348 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3987 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 349 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3987 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 350 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3987 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 351 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3988 RG_ALU:   1 SP: 3987 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 352 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3988 RG_ALU:   7 SP: 3987 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 353 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3988 RG_ALU:   7 SP: 3987 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 354 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3988 RG_ALU:   7 SP: 3987 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 355 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3988 RG_ALU: 101 SP: 3987 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 355 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3987 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 356 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3987 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 357 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3987 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 358 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3987 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 359 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3987 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 360 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3987 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 362 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3987 RG_ALU:   1 SP: 3987 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 363 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3987 RG_ALU:   1 SP: 3987 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 364 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3987 RG_ALU:   1 SP: 3986 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 364 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3987 RG_ALU:   1 SP: 3986 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 365 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3986 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 366 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3986 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 367 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3986 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 368 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3986 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 369 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3987 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 369 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3987 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 370 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3987 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 371 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3987 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 373 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3987 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 374 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3987 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 375 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3987 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 376 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3987 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 377 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3987 RG_ALU:   1 SP: 3987 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 378 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3987 RG_ALU:   1 SP: 3987 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 379 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3987 RG_ALU:   1 SP: 3986 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 379 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3987 RG_ALU:   1 SP: 3986 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 380 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3986 RG_ALU:   1 SP: 3986 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 381 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3986 RG_ALU:   1 SP: 3986 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 382 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3986 RG_ALU:   1 SP: 3986 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 383 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3986 RG_ALU:   1 SP: 3986 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 384 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3986 RG_ALU:   1 SP: 3987 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 384 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3986 RG_ALU: 101 SP: 3987 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 385 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3986 RG_ALU: 101 SP: 3987 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 386 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3986 RG_ALU: 101 SP: 3987 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 387 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3986 RG_ALU:   7 SP: 3987 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 388 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3986 RG_ALU:   7 SP: 3987 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 389 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3986 RG_ALU:   7 SP: 3987 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 390 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3986 RG_ALU:   1 SP: 3987 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 391 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3986 RG_ALU:   1 SP: 3987 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 392 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3987 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 393 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3987 RG_ALU:   1 SP: 3987 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 394 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3987 RG_ALU:   1 SP: 3987 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 395 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3987 RG_ALU:   1 SP: 3986 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 395 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3987 RG_ALU:   1 SP: 3986 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 396 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3987 RG_ALU:   7 SP: 3986 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 397 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3987 RG_ALU:   7 SP: 3986 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 398 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3987 RG_ALU:   7 SP: 3986 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 399 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3987 RG_ALU: 101 SP: 3986 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 400 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3987 RG_ALU: 101 SP: 3986 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 401 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3987 RG_ALU: 101 SP: 3986 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 402 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3987 RG_ALU: 101 SP: 3986 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 403 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3987 RG_ALU: 101 SP: 3986 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 404 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3987 RG_ALU:   1 SP: 3986 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 405 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3987 RG_ALU:   1 SP: 3986 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 406 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3987 RG_ALU:   1 SP: 3986 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 407 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3986 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 408 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3986 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 409 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3985 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 409 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3985 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 410 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3985 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 411 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3985 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 412 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3986 RG_ALU:   1 SP: 3985 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 413 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3986 RG_ALU:   7 SP: 3985 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 414 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3986 RG_ALU:   7 SP: 3985 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 415 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3986 RG_ALU:   7 SP: 3985 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 416 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3986 RG_ALU: 101 SP: 3985 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 416 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3985 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 417 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3985 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 418 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3985 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 419 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3985 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 420 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3985 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 421 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3985 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 423 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3985 RG_ALU:   1 SP: 3985 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 424 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3985 RG_ALU:   1 SP: 3985 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 425 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3985 RG_ALU:   1 SP: 3984 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 425 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3985 RG_ALU:   1 SP: 3984 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 426 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3984 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 427 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3984 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 428 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3984 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 429 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3984 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 430 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3985 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 430 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3985 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 431 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3985 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 432 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3985 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 434 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3985 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 435 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3985 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 436 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3985 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 437 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3985 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 438 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3985 RG_ALU:   1 SP: 3985 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 439 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3985 RG_ALU:   1 SP: 3985 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 440 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3985 RG_ALU:   1 SP: 3984 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 440 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3985 RG_ALU:   1 SP: 3984 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 441 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3984 RG_ALU:   1 SP: 3984 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 442 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3984 RG_ALU:   1 SP: 3984 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 443 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3984 RG_ALU:   1 SP: 3984 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 444 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3984 RG_ALU:   1 SP: 3984 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 445 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3984 RG_ALU:   1 SP: 3985 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 445 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3984 RG_ALU: 101 SP: 3985 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 446 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3984 RG_ALU: 101 SP: 3985 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 447 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3984 RG_ALU: 101 SP: 3985 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 448 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3984 RG_ALU:   7 SP: 3985 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 449 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3984 RG_ALU:   7 SP: 3985 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 450 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3984 RG_ALU:   7 SP: 3985 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 451 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3984 RG_ALU:   1 SP: 3985 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 452 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3984 RG_ALU:   1 SP: 3985 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 453 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3985 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 454 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3985 RG_ALU:   1 SP: 3985 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 455 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3985 RG_ALU:   1 SP: 3985 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 456 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3985 RG_ALU:   1 SP: 3984 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 456 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3985 RG_ALU:   1 SP: 3984 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 457 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3985 RG_ALU:   7 SP: 3984 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 458 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3985 RG_ALU:   7 SP: 3984 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 459 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3985 RG_ALU:   7 SP: 3984 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 460 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3985 RG_ALU: 101 SP: 3984 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 461 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3985 RG_ALU: 101 SP: 3984 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 462 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3985 RG_ALU: 101 SP: 3984 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 463 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3985 RG_ALU: 101 SP: 3984 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 464 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3985 RG_ALU: 101 SP: 3984 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 465 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3985 RG_ALU:   1 SP: 3984 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 466 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3985 RG_ALU:   1 SP: 3984 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 467 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3985 RG_ALU:   1 SP: 3984 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 468 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3984 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 469 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3984 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 470 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3983 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 470 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3983 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 471 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3983 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 472 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3983 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 473 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3984 RG_ALU:   1 SP: 3983 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 474 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3984 RG_ALU:   7 SP: 3983 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 475 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3984 RG_ALU:   7 SP: 3983 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 476 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3984 RG_ALU:   7 SP: 3983 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 477 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3984 RG_ALU: 101 SP: 3983 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 477 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3983 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 478 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3983 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 479 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3983 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 480 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3983 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 481 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3983 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 482 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3983 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 484 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3983 RG_ALU:   1 SP: 3983 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 485 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3983 RG_ALU:   1 SP: 3983 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 486 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3983 RG_ALU:   1 SP: 3982 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 486 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3983 RG_ALU:   1 SP: 3982 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 487 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3982 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 488 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3982 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 489 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3982 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 490 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3982 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 491 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3983 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 491 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3983 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 492 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3983 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 493 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3983 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 495 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3983 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 496 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3983 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 497 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3983 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 498 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3983 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 499 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3983 RG_ALU:   1 SP: 3983 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 500 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3983 RG_ALU:   1 SP: 3983 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 501 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3983 RG_ALU:   1 SP: 3982 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 501 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3983 RG_ALU:   1 SP: 3982 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 502 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3982 RG_ALU:   1 SP: 3982 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 503 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3982 RG_ALU:   1 SP: 3982 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 504 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3982 RG_ALU:   1 SP: 3982 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 505 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3982 RG_ALU:   1 SP: 3982 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 506 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3982 RG_ALU:   1 SP: 3983 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 506 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3982 RG_ALU: 101 SP: 3983 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 507 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3982 RG_ALU: 101 SP: 3983 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 508 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3982 RG_ALU: 101 SP: 3983 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 509 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3982 RG_ALU:   7 SP: 3983 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 510 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3982 RG_ALU:   7 SP: 3983 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 511 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3982 RG_ALU:   7 SP: 3983 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 512 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3982 RG_ALU:   1 SP: 3983 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 513 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3982 RG_ALU:   1 SP: 3983 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 514 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3983 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 515 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3983 RG_ALU:   1 SP: 3983 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 516 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3983 RG_ALU:   1 SP: 3983 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 517 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3983 RG_ALU:   1 SP: 3982 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 517 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3983 RG_ALU:   1 SP: 3982 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 518 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3983 RG_ALU:   7 SP: 3982 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 519 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3983 RG_ALU:   7 SP: 3982 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 520 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3983 RG_ALU:   7 SP: 3982 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 521 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3983 RG_ALU: 101 SP: 3982 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 522 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3983 RG_ALU: 101 SP: 3982 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 523 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3983 RG_ALU: 101 SP: 3982 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 524 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3983 RG_ALU: 101 SP: 3982 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 525 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3983 RG_ALU: 101 SP: 3982 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 526 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3983 RG_ALU:   1 SP: 3982 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 527 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3983 RG_ALU:   1 SP: 3982 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 528 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3983 RG_ALU:   1 SP: 3982 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 529 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3982 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 530 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3982 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 531 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3981 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 531 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3981 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 532 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3981 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 533 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3981 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 534 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3982 RG_ALU:   1 SP: 3981 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 535 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3982 RG_ALU:   7 SP: 3981 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 536 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3982 RG_ALU:   7 SP: 3981 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 537 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3982 RG_ALU:   7 SP: 3981 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 538 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3982 RG_ALU: 101 SP: 3981 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 538 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3981 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 539 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3981 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 540 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3981 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 541 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3981 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 542 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3981 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 543 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3981 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 545 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3981 RG_ALU:   1 SP: 3981 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 546 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3981 RG_ALU:   1 SP: 3981 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 547 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3981 RG_ALU:   1 SP: 3980 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 547 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3981 RG_ALU:   1 SP: 3980 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 548 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3980 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 549 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3980 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 550 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3980 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 551 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3980 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 552 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3981 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 552 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3981 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 553 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3981 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 554 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3981 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 556 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3981 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 557 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3981 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 558 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3981 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 559 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3981 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 560 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3981 RG_ALU:   1 SP: 3981 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 561 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3981 RG_ALU:   1 SP: 3981 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 562 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3981 RG_ALU:   1 SP: 3980 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 562 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3981 RG_ALU:   1 SP: 3980 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 563 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3980 RG_ALU:   1 SP: 3980 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 564 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3980 RG_ALU:   1 SP: 3980 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 565 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3980 RG_ALU:   1 SP: 3980 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 566 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3980 RG_ALU:   1 SP: 3980 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 567 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3980 RG_ALU:   1 SP: 3981 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 567 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3980 RG_ALU: 101 SP: 3981 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 568 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3980 RG_ALU: 101 SP: 3981 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 569 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3980 RG_ALU: 101 SP: 3981 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 570 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3980 RG_ALU:   7 SP: 3981 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 571 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3980 RG_ALU:   7 SP: 3981 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 572 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3980 RG_ALU:   7 SP: 3981 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 573 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3980 RG_ALU:   1 SP: 3981 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 574 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3980 RG_ALU:   1 SP: 3981 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 575 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3981 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 576 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3981 RG_ALU:   1 SP: 3981 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 577 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3981 RG_ALU:   1 SP: 3981 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 578 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3981 RG_ALU:   1 SP: 3980 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 578 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3981 RG_ALU:   1 SP: 3980 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 579 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3981 RG_ALU:   7 SP: 3980 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 580 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3981 RG_ALU:   7 SP: 3980 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 581 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3981 RG_ALU:   7 SP: 3980 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 582 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3981 RG_ALU: 101 SP: 3980 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 583 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3981 RG_ALU: 101 SP: 3980 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 584 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3981 RG_ALU: 101 SP: 3980 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 585 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3981 RG_ALU: 101 SP: 3980 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 586 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3981 RG_ALU: 101 SP: 3980 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 587 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3981 RG_ALU:   1 SP: 3980 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 588 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3981 RG_ALU:   1 SP: 3980 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 589 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3981 RG_ALU:   1 SP: 3980 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 590 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3980 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 591 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3980 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 592 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3979 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 592 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3979 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 593 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3979 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 594 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3979 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 595 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3980 RG_ALU:   1 SP: 3979 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 596 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3980 RG_ALU:   7 SP: 3979 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 597 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3980 RG_ALU:   7 SP: 3979 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 598 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3980 RG_ALU:   7 SP: 3979 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 599 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3980 RG_ALU: 101 SP: 3979 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 599 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3979 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 600 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3979 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 601 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3979 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 602 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3979 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 603 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3979 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 604 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3979 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 606 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3979 RG_ALU:   1 SP: 3979 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 607 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3979 RG_ALU:   1 SP: 3979 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 608 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3979 RG_ALU:   1 SP: 3978 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 608 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3979 RG_ALU:   1 SP: 3978 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 609 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3978 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 610 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3978 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 611 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3978 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 612 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3978 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 613 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3979 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 613 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3979 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 614 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3979 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 615 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3979 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 617 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3979 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 618 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3979 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 619 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3979 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 620 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3979 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 621 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3979 RG_ALU:   1 SP: 3979 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 622 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3979 RG_ALU:   1 SP: 3979 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 623 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3979 RG_ALU:   1 SP: 3978 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 623 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3979 RG_ALU:   1 SP: 3978 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 624 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3978 RG_ALU:   1 SP: 3978 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 625 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3978 RG_ALU:   1 SP: 3978 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 626 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3978 RG_ALU:   1 SP: 3978 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 627 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3978 RG_ALU:   1 SP: 3978 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 628 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3978 RG_ALU:   1 SP: 3979 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 628 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3978 RG_ALU: 101 SP: 3979 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 629 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3978 RG_ALU: 101 SP: 3979 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 630 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3978 RG_ALU: 101 SP: 3979 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 631 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3978 RG_ALU:   7 SP: 3979 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 632 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3978 RG_ALU:   7 SP: 3979 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 633 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3978 RG_ALU:   7 SP: 3979 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 634 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3978 RG_ALU:   1 SP: 3979 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 635 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3978 RG_ALU:   1 SP: 3979 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 636 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3979 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 637 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3979 RG_ALU:   1 SP: 3979 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 638 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3979 RG_ALU:   1 SP: 3979 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 639 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3979 RG_ALU:   1 SP: 3978 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 639 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3979 RG_ALU:   1 SP: 3978 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 640 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3979 RG_ALU:   7 SP: 3978 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 641 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3979 RG_ALU:   7 SP: 3978 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 642 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3979 RG_ALU:   7 SP: 3978 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 643 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3979 RG_ALU: 101 SP: 3978 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 644 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3979 RG_ALU: 101 SP: 3978 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 645 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3979 RG_ALU: 101 SP: 3978 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 646 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3979 RG_ALU: 101 SP: 3978 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 647 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3979 RG_ALU: 101 SP: 3978 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 648 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3979 RG_ALU:   1 SP: 3978 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 649 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3979 RG_ALU:   1 SP: 3978 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 650 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3979 RG_ALU:   1 SP: 3978 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 651 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3978 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 652 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3978 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 653 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3977 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 653 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3977 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 654 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3977 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 655 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3977 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 656 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3978 RG_ALU:   1 SP: 3977 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 657 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3978 RG_ALU:   7 SP: 3977 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 658 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3978 RG_ALU:   7 SP: 3977 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 659 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3978 RG_ALU:   7 SP: 3977 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 660 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3978 RG_ALU: 101 SP: 3977 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 660 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3977 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 661 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3977 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 662 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3977 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 663 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3977 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 664 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3977 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 665 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3977 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 667 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3977 RG_ALU:   1 SP: 3977 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 668 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3977 RG_ALU:   1 SP: 3977 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 669 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3977 RG_ALU:   1 SP: 3976 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 669 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3977 RG_ALU:   1 SP: 3976 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 670 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3976 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 671 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3976 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 672 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3976 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 673 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3976 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 674 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3977 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 674 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3977 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 675 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3977 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 676 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3977 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 678 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3977 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 679 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3977 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 680 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3977 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 681 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3977 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 682 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3977 RG_ALU:   1 SP: 3977 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 683 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3977 RG_ALU:   1 SP: 3977 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 684 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3977 RG_ALU:   1 SP: 3976 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 684 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3977 RG_ALU:   1 SP: 3976 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 685 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3976 RG_ALU:   1 SP: 3976 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 686 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3976 RG_ALU:   1 SP: 3976 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 687 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3976 RG_ALU:   1 SP: 3976 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 688 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3976 RG_ALU:   1 SP: 3976 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 689 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3976 RG_ALU:   1 SP: 3977 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 689 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3976 RG_ALU: 101 SP: 3977 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 690 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3976 RG_ALU: 101 SP: 3977 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 691 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3976 RG_ALU: 101 SP: 3977 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 692 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3976 RG_ALU:   7 SP: 3977 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 693 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3976 RG_ALU:   7 SP: 3977 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 694 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3976 RG_ALU:   7 SP: 3977 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 695 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3976 RG_ALU:   1 SP: 3977 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 696 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3976 RG_ALU:   1 SP: 3977 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 697 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3977 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 698 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3977 RG_ALU:   1 SP: 3977 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 699 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3977 RG_ALU:   1 SP: 3977 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 700 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3977 RG_ALU:   1 SP: 3976 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 700 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3977 RG_ALU:   1 SP: 3976 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 701 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3977 RG_ALU:   7 SP: 3976 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 702 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3977 RG_ALU:   7 SP: 3976 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 703 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3977 RG_ALU:   7 SP: 3976 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 704 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3977 RG_ALU: 101 SP: 3976 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 705 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3977 RG_ALU: 101 SP: 3976 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 706 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3977 RG_ALU: 101 SP: 3976 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 707 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3977 RG_ALU: 101 SP: 3976 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 708 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3977 RG_ALU: 101 SP: 3976 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 709 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3977 RG_ALU:   1 SP: 3976 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 710 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3977 RG_ALU:   1 SP: 3976 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 711 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3977 RG_ALU:   1 SP: 3976 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 712 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3976 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 713 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3976 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 714 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3975 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 714 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3975 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 715 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3975 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 716 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3975 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 717 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3976 RG_ALU:   1 SP: 3975 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 718 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3976 RG_ALU:   7 SP: 3975 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 719 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3976 RG_ALU:   7 SP: 3975 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 720 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3976 RG_ALU:   7 SP: 3975 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 721 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3976 RG_ALU: 101 SP: 3975 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 721 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3975 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 722 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3975 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 723 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3975 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 724 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3975 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 725 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3975 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 726 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3975 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 728 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3975 RG_ALU:   1 SP: 3975 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 729 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3975 RG_ALU:   1 SP: 3975 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 730 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3975 RG_ALU:   1 SP: 3974 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 730 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3975 RG_ALU:   1 SP: 3974 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 731 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3974 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 732 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3974 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 733 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3974 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 734 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3974 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 735 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3975 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 735 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3975 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 736 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3975 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 737 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3975 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 739 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3975 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 740 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3975 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 741 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3975 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 742 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3975 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 743 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3975 RG_ALU:   1 SP: 3975 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 744 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3975 RG_ALU:   1 SP: 3975 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 745 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3975 RG_ALU:   1 SP: 3974 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 745 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3975 RG_ALU:   1 SP: 3974 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 746 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3974 RG_ALU:   1 SP: 3974 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 747 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3974 RG_ALU:   1 SP: 3974 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 748 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3974 RG_ALU:   1 SP: 3974 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 749 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3974 RG_ALU:   1 SP: 3974 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 750 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3974 RG_ALU:   1 SP: 3975 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 750 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3974 RG_ALU: 101 SP: 3975 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 751 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3974 RG_ALU: 101 SP: 3975 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 752 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3974 RG_ALU: 101 SP: 3975 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 753 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3974 RG_ALU:   7 SP: 3975 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 754 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3974 RG_ALU:   7 SP: 3975 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 755 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3974 RG_ALU:   7 SP: 3975 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 756 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3974 RG_ALU:   1 SP: 3975 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 757 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3974 RG_ALU:   1 SP: 3975 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 758 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3975 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 759 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3975 RG_ALU:   1 SP: 3975 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 760 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3975 RG_ALU:   1 SP: 3975 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 761 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3975 RG_ALU:   1 SP: 3974 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 761 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3975 RG_ALU:   1 SP: 3974 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 762 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3975 RG_ALU:   7 SP: 3974 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 763 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3975 RG_ALU:   7 SP: 3974 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 764 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3975 RG_ALU:   7 SP: 3974 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 765 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3975 RG_ALU: 101 SP: 3974 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 766 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3975 RG_ALU: 101 SP: 3974 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 767 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3975 RG_ALU: 101 SP: 3974 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 768 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3975 RG_ALU: 101 SP: 3974 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 769 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3975 RG_ALU: 101 SP: 3974 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 770 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3975 RG_ALU:   1 SP: 3974 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 771 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3975 RG_ALU:   1 SP: 3974 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 772 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3975 RG_ALU:   1 SP: 3974 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 773 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3974 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 774 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3974 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 775 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3973 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 775 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3973 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 776 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3973 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 777 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3973 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 778 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3974 RG_ALU:   1 SP: 3973 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 779 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3974 RG_ALU:   7 SP: 3973 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 780 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3974 RG_ALU:   7 SP: 3973 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 781 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3974 RG_ALU:   7 SP: 3973 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 782 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3974 RG_ALU: 101 SP: 3973 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 782 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3973 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 783 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3973 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 784 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3973 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 785 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3973 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 786 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3973 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 787 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3973 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 789 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3973 RG_ALU:   1 SP: 3973 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 790 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3973 RG_ALU:   1 SP: 3973 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 791 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3973 RG_ALU:   1 SP: 3972 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 791 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3973 RG_ALU:   1 SP: 3972 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 792 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3972 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 793 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3972 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 794 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3972 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 795 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3972 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 796 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3973 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 796 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3973 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 797 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3973 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 798 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3973 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 800 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3973 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 801 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3973 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 802 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3973 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 803 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3973 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 804 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3973 RG_ALU:   1 SP: 3973 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 805 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3973 RG_ALU:   1 SP: 3973 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 806 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3973 RG_ALU:   1 SP: 3972 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 806 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3973 RG_ALU:   1 SP: 3972 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 807 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3972 RG_ALU:   1 SP: 3972 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 808 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3972 RG_ALU:   1 SP: 3972 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 809 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3972 RG_ALU:   1 SP: 3972 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 810 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3972 RG_ALU:   1 SP: 3972 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 811 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3972 RG_ALU:   1 SP: 3973 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 811 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3972 RG_ALU: 101 SP: 3973 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 812 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3972 RG_ALU: 101 SP: 3973 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 813 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3972 RG_ALU: 101 SP: 3973 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 814 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3972 RG_ALU:   7 SP: 3973 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 815 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3972 RG_ALU:   7 SP: 3973 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 816 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3972 RG_ALU:   7 SP: 3973 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 817 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3972 RG_ALU:   1 SP: 3973 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 818 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3972 RG_ALU:   1 SP: 3973 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 819 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3973 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 820 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3973 RG_ALU:   1 SP: 3973 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 821 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3973 RG_ALU:   1 SP: 3973 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 822 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3973 RG_ALU:   1 SP: 3972 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 822 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3973 RG_ALU:   1 SP: 3972 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 823 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3973 RG_ALU:   7 SP: 3972 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 824 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3973 RG_ALU:   7 SP: 3972 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 825 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3973 RG_ALU:   7 SP: 3972 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 826 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3973 RG_ALU: 101 SP: 3972 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 827 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3973 RG_ALU: 101 SP: 3972 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 828 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3973 RG_ALU: 101 SP: 3972 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 829 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3973 RG_ALU: 101 SP: 3972 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 830 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3973 RG_ALU: 101 SP: 3972 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 831 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3973 RG_ALU:   1 SP: 3972 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 832 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3973 RG_ALU:   1 SP: 3972 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 833 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3973 RG_ALU:   1 SP: 3972 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 834 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3972 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 835 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3972 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 836 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3971 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 836 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3971 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 837 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3971 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 838 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3971 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 839 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3972 RG_ALU:   1 SP: 3971 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 840 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3972 RG_ALU:   7 SP: 3971 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 841 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3972 RG_ALU:   7 SP: 3971 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 842 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3972 RG_ALU:   7 SP: 3971 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 843 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3972 RG_ALU: 101 SP: 3971 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 843 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3971 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 844 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3971 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 845 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3971 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 846 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3971 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 847 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3971 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 848 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3971 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 850 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3971 RG_ALU:   1 SP: 3971 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 851 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3971 RG_ALU:   1 SP: 3971 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 852 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3971 RG_ALU:   1 SP: 3970 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 852 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3971 RG_ALU:   1 SP: 3970 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 853 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3970 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 854 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3970 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 855 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3970 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 856 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3970 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 857 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3971 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 857 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3971 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 858 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3971 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 859 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3971 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 861 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3971 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 862 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3971 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 863 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3971 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 864 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3971 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 865 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3971 RG_ALU:   1 SP: 3971 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 866 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3971 RG_ALU:   1 SP: 3971 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 867 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3971 RG_ALU:   1 SP: 3970 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 867 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3971 RG_ALU:   1 SP: 3970 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 868 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3970 RG_ALU:   1 SP: 3970 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 869 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3970 RG_ALU:   1 SP: 3970 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 870 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3970 RG_ALU:   1 SP: 3970 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 871 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3970 RG_ALU:   1 SP: 3970 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 872 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3970 RG_ALU:   1 SP: 3971 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 872 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3970 RG_ALU: 101 SP: 3971 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 873 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3970 RG_ALU: 101 SP: 3971 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 874 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3970 RG_ALU: 101 SP: 3971 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 875 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3970 RG_ALU:   7 SP: 3971 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 876 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3970 RG_ALU:   7 SP: 3971 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 877 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3970 RG_ALU:   7 SP: 3971 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 878 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3970 RG_ALU:   1 SP: 3971 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 879 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3970 RG_ALU:   1 SP: 3971 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 880 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3971 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 881 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3971 RG_ALU:   1 SP: 3971 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 882 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3971 RG_ALU:   1 SP: 3971 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 883 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3971 RG_ALU:   1 SP: 3970 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 883 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3971 RG_ALU:   1 SP: 3970 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 884 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3971 RG_ALU:   7 SP: 3970 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 885 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3971 RG_ALU:   7 SP: 3970 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 886 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3971 RG_ALU:   7 SP: 3970 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 887 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3971 RG_ALU: 101 SP: 3970 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 888 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3971 RG_ALU: 101 SP: 3970 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 889 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3971 RG_ALU: 101 SP: 3970 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 890 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3971 RG_ALU: 101 SP: 3970 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 891 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3971 RG_ALU: 101 SP: 3970 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 892 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3971 RG_ALU:   1 SP: 3970 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 893 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3971 RG_ALU:   1 SP: 3970 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 894 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3971 RG_ALU:   1 SP: 3970 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 895 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3970 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 896 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3970 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 897 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3969 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 897 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3969 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 898 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3969 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 899 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3969 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 900 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3970 RG_ALU:   1 SP: 3969 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 901 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3970 RG_ALU:   7 SP: 3969 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 902 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3970 RG_ALU:   7 SP: 3969 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 903 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3970 RG_ALU:   7 SP: 3969 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 904 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3970 RG_ALU: 101 SP: 3969 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 904 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3969 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 905 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3969 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 906 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3969 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 907 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3969 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 908 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3969 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 909 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3969 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 911 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3969 RG_ALU:   1 SP: 3969 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 912 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3969 RG_ALU:   1 SP: 3969 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 913 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3969 RG_ALU:   1 SP: 3968 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 913 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3969 RG_ALU:   1 SP: 3968 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 914 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3968 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 915 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3968 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 916 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3968 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 917 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3968 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 918 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3969 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 918 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3969 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 919 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3969 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 920 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3969 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 922 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3969 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 923 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3969 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 924 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3969 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 925 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3969 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 926 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3969 RG_ALU:   1 SP: 3969 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 927 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3969 RG_ALU:   1 SP: 3969 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 928 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3969 RG_ALU:   1 SP: 3968 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 928 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3969 RG_ALU:   1 SP: 3968 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 929 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3968 RG_ALU:   1 SP: 3968 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 930 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3968 RG_ALU:   1 SP: 3968 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 931 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3968 RG_ALU:   1 SP: 3968 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 932 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3968 RG_ALU:   1 SP: 3968 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 933 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3968 RG_ALU:   1 SP: 3969 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 933 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3968 RG_ALU: 101 SP: 3969 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 934 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3968 RG_ALU: 101 SP: 3969 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 935 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3968 RG_ALU: 101 SP: 3969 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 936 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3968 RG_ALU:   7 SP: 3969 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 937 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3968 RG_ALU:   7 SP: 3969 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 938 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3968 RG_ALU:   7 SP: 3969 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 939 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3968 RG_ALU:   1 SP: 3969 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 940 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3968 RG_ALU:   1 SP: 3969 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 941 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3969 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 942 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3969 RG_ALU:   1 SP: 3969 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 943 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3969 RG_ALU:   1 SP: 3969 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 944 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3969 RG_ALU:   1 SP: 3968 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 944 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3969 RG_ALU:   1 SP: 3968 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 945 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3969 RG_ALU:   7 SP: 3968 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 946 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3969 RG_ALU:   7 SP: 3968 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 947 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3969 RG_ALU:   7 SP: 3968 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 948 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3969 RG_ALU: 101 SP: 3968 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 949 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3969 RG_ALU: 101 SP: 3968 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 950 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3969 RG_ALU: 101 SP: 3968 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 951 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3969 RG_ALU: 101 SP: 3968 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 952 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3969 RG_ALU: 101 SP: 3968 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 953 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3969 RG_ALU:   1 SP: 3968 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 954 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3969 RG_ALU:   1 SP: 3968 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 955 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3969 RG_ALU:   1 SP: 3968 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 956 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3968 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 957 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3968 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 958 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3967 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 958 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3967 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 959 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3967 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 960 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3967 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 961 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3968 RG_ALU:   1 SP: 3967 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 962 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3968 RG_ALU:   7 SP: 3967 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 963 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3968 RG_ALU:   7 SP: 3967 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 964 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3968 RG_ALU:   7 SP: 3967 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 965 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3968 RG_ALU: 101 SP: 3967 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 965 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3967 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 966 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3967 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 967 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3967 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 968 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3967 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 969 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3967 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 970 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3967 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 972 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3967 RG_ALU:   1 SP: 3967 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 973 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3967 RG_ALU:   1 SP: 3967 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 974 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3967 RG_ALU:   1 SP: 3966 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 974 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3967 RG_ALU:   1 SP: 3966 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 975 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3966 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 976 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3966 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 977 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3966 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 978 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3966 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 979 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3967 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 979 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3967 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 980 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3967 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 981 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3967 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 983 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3967 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 984 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3967 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 985 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3967 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 986 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3967 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 987 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3967 RG_ALU:   1 SP: 3967 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 988 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3967 RG_ALU:   1 SP: 3967 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 989 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3967 RG_ALU:   1 SP: 3966 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 989 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3967 RG_ALU:   1 SP: 3966 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 990 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3966 RG_ALU:   1 SP: 3966 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 991 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3966 RG_ALU:   1 SP: 3966 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 992 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3966 RG_ALU:   1 SP: 3966 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 993 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3966 RG_ALU:   1 SP: 3966 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 994 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3966 RG_ALU:   1 SP: 3967 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 994 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3966 RG_ALU: 101 SP: 3967 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 995 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3966 RG_ALU: 101 SP: 3967 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 996 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3966 RG_ALU: 101 SP: 3967 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 997 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3966 RG_ALU:   7 SP: 3967 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 998 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3966 RG_ALU:   7 SP: 3967 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 999 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3966 RG_ALU:   7 SP: 3967 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1000 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3966 RG_ALU:   1 SP: 3967 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1001 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3966 RG_ALU:   1 SP: 3967 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1002 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3967 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1003 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3967 RG_ALU:   1 SP: 3967 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1004 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3967 RG_ALU:   1 SP: 3967 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1005 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3967 RG_ALU:   1 SP: 3966 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1005 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3967 RG_ALU:   1 SP: 3966 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1006 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3967 RG_ALU:   7 SP: 3966 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1007 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3967 RG_ALU:   7 SP: 3966 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1008 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3967 RG_ALU:   7 SP: 3966 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1009 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3967 RG_ALU: 101 SP: 3966 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1010 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3967 RG_ALU: 101 SP: 3966 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1011 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3967 RG_ALU: 101 SP: 3966 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1012 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3967 RG_ALU: 101 SP: 3966 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1013 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3967 RG_ALU: 101 SP: 3966 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1014 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3967 RG_ALU:   1 SP: 3966 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1015 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3967 RG_ALU:   1 SP: 3966 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1016 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3967 RG_ALU:   1 SP: 3966 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1017 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3966 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1018 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3966 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1019 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3965 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1019 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3965 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1020 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3965 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1021 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3965 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1022 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3966 RG_ALU:   1 SP: 3965 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1023 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3966 RG_ALU:   7 SP: 3965 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1024 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3966 RG_ALU:   7 SP: 3965 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1025 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3966 RG_ALU:   7 SP: 3965 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1026 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3966 RG_ALU: 101 SP: 3965 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1026 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3965 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1027 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3965 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1028 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3965 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1029 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3965 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1030 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3965 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1031 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3965 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1033 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3965 RG_ALU:   1 SP: 3965 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1034 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3965 RG_ALU:   1 SP: 3965 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1035 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3965 RG_ALU:   1 SP: 3964 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1035 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3965 RG_ALU:   1 SP: 3964 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1036 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3964 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1037 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3964 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1038 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3964 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1039 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3964 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1040 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3965 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1040 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3965 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1041 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3965 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1042 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3965 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1044 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3965 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1045 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3965 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1046 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3965 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1047 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3965 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1048 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3965 RG_ALU:   1 SP: 3965 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1049 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3965 RG_ALU:   1 SP: 3965 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1050 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3965 RG_ALU:   1 SP: 3964 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1050 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3965 RG_ALU:   1 SP: 3964 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1051 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3964 RG_ALU:   1 SP: 3964 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1052 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3964 RG_ALU:   1 SP: 3964 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1053 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3964 RG_ALU:   1 SP: 3964 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1054 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3964 RG_ALU:   1 SP: 3964 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1055 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3964 RG_ALU:   1 SP: 3965 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1055 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3964 RG_ALU: 101 SP: 3965 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1056 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3964 RG_ALU: 101 SP: 3965 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1057 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3964 RG_ALU: 101 SP: 3965 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1058 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3964 RG_ALU:   7 SP: 3965 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1059 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3964 RG_ALU:   7 SP: 3965 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1060 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3964 RG_ALU:   7 SP: 3965 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1061 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3964 RG_ALU:   1 SP: 3965 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1062 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3964 RG_ALU:   1 SP: 3965 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1063 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3965 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1064 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3965 RG_ALU:   1 SP: 3965 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1065 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3965 RG_ALU:   1 SP: 3965 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1066 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3965 RG_ALU:   1 SP: 3964 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1066 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3965 RG_ALU:   1 SP: 3964 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1067 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3965 RG_ALU:   7 SP: 3964 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1068 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3965 RG_ALU:   7 SP: 3964 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1069 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3965 RG_ALU:   7 SP: 3964 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1070 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3965 RG_ALU: 101 SP: 3964 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1071 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3965 RG_ALU: 101 SP: 3964 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1072 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3965 RG_ALU: 101 SP: 3964 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1073 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3965 RG_ALU: 101 SP: 3964 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1074 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3965 RG_ALU: 101 SP: 3964 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1075 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3965 RG_ALU:   1 SP: 3964 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1076 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3965 RG_ALU:   1 SP: 3964 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1077 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3965 RG_ALU:   1 SP: 3964 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1078 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3964 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1079 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3964 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1080 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3963 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1080 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3963 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1081 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3963 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1082 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3963 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1083 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3964 RG_ALU:   1 SP: 3963 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1084 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3964 RG_ALU:   7 SP: 3963 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1085 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3964 RG_ALU:   7 SP: 3963 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1086 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3964 RG_ALU:   7 SP: 3963 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1087 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3964 RG_ALU: 101 SP: 3963 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1087 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3963 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1088 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3963 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1089 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3963 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1090 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3963 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1091 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3963 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1092 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3963 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1094 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3963 RG_ALU:   1 SP: 3963 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1095 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3963 RG_ALU:   1 SP: 3963 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1096 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3963 RG_ALU:   1 SP: 3962 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1096 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3963 RG_ALU:   1 SP: 3962 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1097 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3962 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1098 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3962 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1099 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3962 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1100 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3962 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1101 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3963 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1101 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3963 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1102 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3963 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1103 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3963 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1105 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3963 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1106 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3963 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1107 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3963 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1108 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3963 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1109 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3963 RG_ALU:   1 SP: 3963 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1110 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3963 RG_ALU:   1 SP: 3963 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1111 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3963 RG_ALU:   1 SP: 3962 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1111 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3963 RG_ALU:   1 SP: 3962 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1112 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3962 RG_ALU:   1 SP: 3962 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1113 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3962 RG_ALU:   1 SP: 3962 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1114 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3962 RG_ALU:   1 SP: 3962 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1115 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3962 RG_ALU:   1 SP: 3962 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1116 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3962 RG_ALU:   1 SP: 3963 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1116 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3962 RG_ALU: 101 SP: 3963 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1117 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3962 RG_ALU: 101 SP: 3963 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1118 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3962 RG_ALU: 101 SP: 3963 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1119 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3962 RG_ALU:   7 SP: 3963 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1120 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3962 RG_ALU:   7 SP: 3963 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1121 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3962 RG_ALU:   7 SP: 3963 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1122 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3962 RG_ALU:   1 SP: 3963 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1123 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3962 RG_ALU:   1 SP: 3963 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1124 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3963 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1125 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3963 RG_ALU:   1 SP: 3963 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1126 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3963 RG_ALU:   1 SP: 3963 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1127 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3963 RG_ALU:   1 SP: 3962 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1127 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3963 RG_ALU:   1 SP: 3962 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1128 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3963 RG_ALU:   7 SP: 3962 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1129 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3963 RG_ALU:   7 SP: 3962 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1130 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3963 RG_ALU:   7 SP: 3962 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1131 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3963 RG_ALU: 101 SP: 3962 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1132 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3963 RG_ALU: 101 SP: 3962 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1133 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3963 RG_ALU: 101 SP: 3962 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1134 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3963 RG_ALU: 101 SP: 3962 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1135 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3963 RG_ALU: 101 SP: 3962 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1136 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3963 RG_ALU:   1 SP: 3962 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1137 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3963 RG_ALU:   1 SP: 3962 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1138 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3963 RG_ALU:   1 SP: 3962 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1139 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3962 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1140 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3962 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1141 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3961 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1141 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3961 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1142 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3961 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1143 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3961 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1144 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3962 RG_ALU:   1 SP: 3961 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1145 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3962 RG_ALU:   7 SP: 3961 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1146 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3962 RG_ALU:   7 SP: 3961 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1147 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3962 RG_ALU:   7 SP: 3961 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1148 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3962 RG_ALU: 101 SP: 3961 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1148 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3961 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1149 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3961 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1150 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3961 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1151 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3961 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1152 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3961 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1153 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3961 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1155 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3961 RG_ALU:   1 SP: 3961 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1156 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3961 RG_ALU:   1 SP: 3961 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1157 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3961 RG_ALU:   1 SP: 3960 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1157 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3961 RG_ALU:   1 SP: 3960 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1158 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3960 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1159 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3960 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1160 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3960 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1161 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3960 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1162 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3961 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1162 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3961 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1163 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3961 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1164 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3961 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1166 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3961 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1167 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3961 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1168 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3961 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1169 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3961 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1170 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3961 RG_ALU:   1 SP: 3961 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1171 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3961 RG_ALU:   1 SP: 3961 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1172 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3961 RG_ALU:   1 SP: 3960 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1172 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3961 RG_ALU:   1 SP: 3960 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1173 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3960 RG_ALU:   1 SP: 3960 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1174 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3960 RG_ALU:   1 SP: 3960 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1175 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3960 RG_ALU:   1 SP: 3960 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1176 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3960 RG_ALU:   1 SP: 3960 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1177 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3960 RG_ALU:   1 SP: 3961 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1177 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3960 RG_ALU: 101 SP: 3961 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1178 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3960 RG_ALU: 101 SP: 3961 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1179 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3960 RG_ALU: 101 SP: 3961 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1180 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3960 RG_ALU:   7 SP: 3961 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1181 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3960 RG_ALU:   7 SP: 3961 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1182 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3960 RG_ALU:   7 SP: 3961 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1183 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3960 RG_ALU:   1 SP: 3961 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1184 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3960 RG_ALU:   1 SP: 3961 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1185 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3961 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1186 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3961 RG_ALU:   1 SP: 3961 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1187 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3961 RG_ALU:   1 SP: 3961 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1188 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3961 RG_ALU:   1 SP: 3960 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1188 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3961 RG_ALU:   1 SP: 3960 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1189 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3961 RG_ALU:   7 SP: 3960 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1190 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3961 RG_ALU:   7 SP: 3960 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1191 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3961 RG_ALU:   7 SP: 3960 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1192 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3961 RG_ALU: 101 SP: 3960 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1193 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3961 RG_ALU: 101 SP: 3960 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1194 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3961 RG_ALU: 101 SP: 3960 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1195 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3961 RG_ALU: 101 SP: 3960 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1196 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3961 RG_ALU: 101 SP: 3960 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1197 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3961 RG_ALU:   1 SP: 3960 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1198 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3961 RG_ALU:   1 SP: 3960 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1199 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3961 RG_ALU:   1 SP: 3960 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1200 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3960 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1201 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3960 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1202 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3959 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1202 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3959 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1203 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3959 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1204 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3959 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1205 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3960 RG_ALU:   1 SP: 3959 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1206 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3960 RG_ALU:   7 SP: 3959 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1207 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3960 RG_ALU:   7 SP: 3959 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1208 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3960 RG_ALU:   7 SP: 3959 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1209 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3960 RG_ALU: 101 SP: 3959 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1209 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3959 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1210 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3959 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1211 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3959 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1212 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3959 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1213 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3959 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1214 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3959 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1216 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3959 RG_ALU:   1 SP: 3959 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1217 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3959 RG_ALU:   1 SP: 3959 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1218 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3959 RG_ALU:   1 SP: 3958 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1218 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3959 RG_ALU:   1 SP: 3958 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1219 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3958 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1220 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3958 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1221 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3958 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1222 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3958 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1223 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3959 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1223 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3959 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1224 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3959 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1225 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3959 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1227 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3959 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1228 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3959 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1229 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3959 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1230 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3959 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1231 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3959 RG_ALU:   1 SP: 3959 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1232 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3959 RG_ALU:   1 SP: 3959 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1233 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3959 RG_ALU:   1 SP: 3958 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1233 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3959 RG_ALU:   1 SP: 3958 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1234 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3958 RG_ALU:   1 SP: 3958 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1235 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3958 RG_ALU:   1 SP: 3958 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1236 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3958 RG_ALU:   1 SP: 3958 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1237 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3958 RG_ALU:   1 SP: 3958 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1238 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3958 RG_ALU:   1 SP: 3959 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1238 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3958 RG_ALU: 101 SP: 3959 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1239 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3958 RG_ALU: 101 SP: 3959 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1240 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3958 RG_ALU: 101 SP: 3959 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1241 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3958 RG_ALU:   7 SP: 3959 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1242 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3958 RG_ALU:   7 SP: 3959 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1243 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3958 RG_ALU:   7 SP: 3959 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1244 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3958 RG_ALU:   1 SP: 3959 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1245 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3958 RG_ALU:   1 SP: 3959 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1246 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3959 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1247 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3959 RG_ALU:   1 SP: 3959 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1248 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3959 RG_ALU:   1 SP: 3959 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1249 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3959 RG_ALU:   1 SP: 3958 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1249 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3959 RG_ALU:   1 SP: 3958 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1250 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3959 RG_ALU:   7 SP: 3958 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1251 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3959 RG_ALU:   7 SP: 3958 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1252 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3959 RG_ALU:   7 SP: 3958 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1253 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3959 RG_ALU: 101 SP: 3958 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1254 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3959 RG_ALU: 101 SP: 3958 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1255 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3959 RG_ALU: 101 SP: 3958 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1256 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3959 RG_ALU: 101 SP: 3958 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1257 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3959 RG_ALU: 101 SP: 3958 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1258 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3959 RG_ALU:   1 SP: 3958 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1259 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3959 RG_ALU:   1 SP: 3958 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1260 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3959 RG_ALU:   1 SP: 3958 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1261 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3958 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1262 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3958 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1263 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3957 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1263 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3957 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1264 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3957 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1265 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3957 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1266 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3958 RG_ALU:   1 SP: 3957 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1267 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3958 RG_ALU:   7 SP: 3957 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1268 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3958 RG_ALU:   7 SP: 3957 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1269 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3958 RG_ALU:   7 SP: 3957 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1270 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3958 RG_ALU: 101 SP: 3957 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1270 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3957 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1271 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3957 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1272 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3957 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1273 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3957 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1274 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3957 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1275 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3957 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1277 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3957 RG_ALU:   1 SP: 3957 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1278 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3957 RG_ALU:   1 SP: 3957 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1279 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3957 RG_ALU:   1 SP: 3956 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1279 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3957 RG_ALU:   1 SP: 3956 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1280 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3956 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1281 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3956 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1282 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3956 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1283 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3956 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1284 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3957 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1284 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3957 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1285 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3957 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1286 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3957 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1288 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3957 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1289 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3957 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1290 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3957 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1291 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3957 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1292 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3957 RG_ALU:   1 SP: 3957 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1293 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3957 RG_ALU:   1 SP: 3957 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1294 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3957 RG_ALU:   1 SP: 3956 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1294 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3957 RG_ALU:   1 SP: 3956 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1295 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3956 RG_ALU:   1 SP: 3956 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1296 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3956 RG_ALU:   1 SP: 3956 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1297 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3956 RG_ALU:   1 SP: 3956 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1298 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3956 RG_ALU:   1 SP: 3956 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1299 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3956 RG_ALU:   1 SP: 3957 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1299 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3956 RG_ALU: 101 SP: 3957 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1300 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3956 RG_ALU: 101 SP: 3957 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1301 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3956 RG_ALU: 101 SP: 3957 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1302 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3956 RG_ALU:   7 SP: 3957 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1303 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3956 RG_ALU:   7 SP: 3957 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1304 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3956 RG_ALU:   7 SP: 3957 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1305 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3956 RG_ALU:   1 SP: 3957 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1306 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3956 RG_ALU:   1 SP: 3957 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1307 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3957 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1308 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3957 RG_ALU:   1 SP: 3957 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1309 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3957 RG_ALU:   1 SP: 3957 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1310 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3957 RG_ALU:   1 SP: 3956 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1310 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3957 RG_ALU:   1 SP: 3956 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1311 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3957 RG_ALU:   7 SP: 3956 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1312 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3957 RG_ALU:   7 SP: 3956 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1313 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3957 RG_ALU:   7 SP: 3956 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1314 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3957 RG_ALU: 101 SP: 3956 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1315 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3957 RG_ALU: 101 SP: 3956 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1316 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3957 RG_ALU: 101 SP: 3956 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1317 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3957 RG_ALU: 101 SP: 3956 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1318 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3957 RG_ALU: 101 SP: 3956 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1319 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3957 RG_ALU:   1 SP: 3956 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1320 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3957 RG_ALU:   1 SP: 3956 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1321 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3957 RG_ALU:   1 SP: 3956 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1322 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3956 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1323 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3956 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1324 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3955 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1324 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3955 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1325 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3955 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1326 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3955 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1327 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3956 RG_ALU:   1 SP: 3955 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1328 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3956 RG_ALU:   7 SP: 3955 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1329 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3956 RG_ALU:   7 SP: 3955 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1330 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3956 RG_ALU:   7 SP: 3955 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1331 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3956 RG_ALU: 101 SP: 3955 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1331 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3955 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1332 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3955 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1333 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3955 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1334 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3955 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1335 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3955 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1336 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3955 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1338 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3955 RG_ALU:   1 SP: 3955 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1339 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3955 RG_ALU:   1 SP: 3955 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1340 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3955 RG_ALU:   1 SP: 3954 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1340 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3955 RG_ALU:   1 SP: 3954 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1341 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3954 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1342 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3954 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1343 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3954 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1344 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3954 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1345 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3955 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1345 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3955 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1346 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3955 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1347 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3955 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1349 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3955 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1350 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3955 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1351 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3955 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1352 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3955 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1353 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3955 RG_ALU:   1 SP: 3955 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1354 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3955 RG_ALU:   1 SP: 3955 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1355 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3955 RG_ALU:   1 SP: 3954 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1355 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3955 RG_ALU:   1 SP: 3954 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1356 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3954 RG_ALU:   1 SP: 3954 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1357 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3954 RG_ALU:   1 SP: 3954 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1358 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3954 RG_ALU:   1 SP: 3954 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1359 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3954 RG_ALU:   1 SP: 3954 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1360 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3954 RG_ALU:   1 SP: 3955 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1360 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3954 RG_ALU: 101 SP: 3955 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1361 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3954 RG_ALU: 101 SP: 3955 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1362 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3954 RG_ALU: 101 SP: 3955 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1363 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3954 RG_ALU:   7 SP: 3955 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1364 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3954 RG_ALU:   7 SP: 3955 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1365 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3954 RG_ALU:   7 SP: 3955 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1366 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3954 RG_ALU:   1 SP: 3955 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1367 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3954 RG_ALU:   1 SP: 3955 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1368 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3955 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1369 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3955 RG_ALU:   1 SP: 3955 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1370 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3955 RG_ALU:   1 SP: 3955 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1371 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3955 RG_ALU:   1 SP: 3954 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1371 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3955 RG_ALU:   1 SP: 3954 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1372 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3955 RG_ALU:   7 SP: 3954 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1373 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3955 RG_ALU:   7 SP: 3954 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1374 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3955 RG_ALU:   7 SP: 3954 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1375 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3955 RG_ALU: 101 SP: 3954 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1376 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3955 RG_ALU: 101 SP: 3954 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1377 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3955 RG_ALU: 101 SP: 3954 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1378 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3955 RG_ALU: 101 SP: 3954 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1379 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3955 RG_ALU: 101 SP: 3954 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1380 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3955 RG_ALU:   1 SP: 3954 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1381 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3955 RG_ALU:   1 SP: 3954 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1382 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3955 RG_ALU:   1 SP: 3954 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1383 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3954 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1384 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3954 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1385 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3953 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1385 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3953 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1386 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3953 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1387 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3953 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1388 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3954 RG_ALU:   1 SP: 3953 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1389 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3954 RG_ALU:   7 SP: 3953 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1390 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3954 RG_ALU:   7 SP: 3953 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1391 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3954 RG_ALU:   7 SP: 3953 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1392 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3954 RG_ALU: 101 SP: 3953 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1392 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3953 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1393 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3953 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1394 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3953 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1395 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3953 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1396 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3953 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1397 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3953 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1399 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3953 RG_ALU:   1 SP: 3953 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1400 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3953 RG_ALU:   1 SP: 3953 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1401 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3953 RG_ALU:   1 SP: 3952 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1401 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3953 RG_ALU:   1 SP: 3952 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1402 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3952 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1403 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3952 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1404 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3952 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1405 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3952 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1406 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3953 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1406 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3953 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1407 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3953 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1408 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3953 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1410 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3953 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1411 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3953 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1412 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3953 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1413 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3953 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1414 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3953 RG_ALU:   1 SP: 3953 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1415 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3953 RG_ALU:   1 SP: 3953 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1416 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3953 RG_ALU:   1 SP: 3952 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1416 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3953 RG_ALU:   1 SP: 3952 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1417 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3952 RG_ALU:   1 SP: 3952 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1418 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3952 RG_ALU:   1 SP: 3952 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1419 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3952 RG_ALU:   1 SP: 3952 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1420 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3952 RG_ALU:   1 SP: 3952 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1421 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3952 RG_ALU:   1 SP: 3953 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1421 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3952 RG_ALU: 101 SP: 3953 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1422 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3952 RG_ALU: 101 SP: 3953 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1423 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3952 RG_ALU: 101 SP: 3953 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1424 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3952 RG_ALU:   7 SP: 3953 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1425 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3952 RG_ALU:   7 SP: 3953 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1426 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3952 RG_ALU:   7 SP: 3953 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1427 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3952 RG_ALU:   1 SP: 3953 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1428 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3952 RG_ALU:   1 SP: 3953 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1429 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3953 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1430 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3953 RG_ALU:   1 SP: 3953 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1431 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3953 RG_ALU:   1 SP: 3953 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1432 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3953 RG_ALU:   1 SP: 3952 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1432 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3953 RG_ALU:   1 SP: 3952 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1433 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3953 RG_ALU:   7 SP: 3952 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1434 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3953 RG_ALU:   7 SP: 3952 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1435 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3953 RG_ALU:   7 SP: 3952 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1436 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3953 RG_ALU: 101 SP: 3952 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1437 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3953 RG_ALU: 101 SP: 3952 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1438 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3953 RG_ALU: 101 SP: 3952 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1439 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3953 RG_ALU: 101 SP: 3952 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1440 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3953 RG_ALU: 101 SP: 3952 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1441 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3953 RG_ALU:   1 SP: 3952 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1442 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3953 RG_ALU:   1 SP: 3952 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1443 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3953 RG_ALU:   1 SP: 3952 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1444 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3952 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1445 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3952 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1446 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3951 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1446 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3951 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1447 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3951 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1448 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3951 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1449 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3952 RG_ALU:   1 SP: 3951 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1450 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3952 RG_ALU:   7 SP: 3951 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1451 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3952 RG_ALU:   7 SP: 3951 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1452 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3952 RG_ALU:   7 SP: 3951 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1453 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3952 RG_ALU: 101 SP: 3951 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1453 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3951 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1454 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3951 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1455 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3951 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1456 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3951 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1457 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3951 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1458 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3951 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1460 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3951 RG_ALU:   1 SP: 3951 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1461 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3951 RG_ALU:   1 SP: 3951 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1462 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3951 RG_ALU:   1 SP: 3950 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1462 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3951 RG_ALU:   1 SP: 3950 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1463 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3950 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1464 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3950 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1465 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3950 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1466 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3950 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1467 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3951 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1467 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3951 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1468 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3951 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1469 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3951 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1471 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3951 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1472 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3951 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1473 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3951 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1474 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3951 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1475 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3951 RG_ALU:   1 SP: 3951 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1476 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3951 RG_ALU:   1 SP: 3951 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1477 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3951 RG_ALU:   1 SP: 3950 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1477 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3951 RG_ALU:   1 SP: 3950 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1478 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3950 RG_ALU:   1 SP: 3950 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1479 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3950 RG_ALU:   1 SP: 3950 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1480 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3950 RG_ALU:   1 SP: 3950 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1481 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3950 RG_ALU:   1 SP: 3950 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1482 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3950 RG_ALU:   1 SP: 3951 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1482 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3950 RG_ALU: 101 SP: 3951 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1483 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3950 RG_ALU: 101 SP: 3951 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1484 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3950 RG_ALU: 101 SP: 3951 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1485 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3950 RG_ALU:   7 SP: 3951 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1486 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3950 RG_ALU:   7 SP: 3951 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1487 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3950 RG_ALU:   7 SP: 3951 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1488 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3950 RG_ALU:   1 SP: 3951 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1489 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3950 RG_ALU:   1 SP: 3951 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1490 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3951 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1491 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3951 RG_ALU:   1 SP: 3951 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1492 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3951 RG_ALU:   1 SP: 3951 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1493 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3951 RG_ALU:   1 SP: 3950 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1493 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3951 RG_ALU:   1 SP: 3950 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1494 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3951 RG_ALU:   7 SP: 3950 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1495 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3951 RG_ALU:   7 SP: 3950 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1496 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3951 RG_ALU:   7 SP: 3950 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1497 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3951 RG_ALU: 101 SP: 3950 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1498 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3951 RG_ALU: 101 SP: 3950 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1499 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3951 RG_ALU: 101 SP: 3950 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1500 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3951 RG_ALU: 101 SP: 3950 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1501 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3951 RG_ALU: 101 SP: 3950 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1502 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3951 RG_ALU:   1 SP: 3950 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1503 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3951 RG_ALU:   1 SP: 3950 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1504 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3951 RG_ALU:   1 SP: 3950 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1505 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3950 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1506 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3950 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1507 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3949 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1507 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3949 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1508 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3949 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1509 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3949 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1510 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3950 RG_ALU:   1 SP: 3949 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1511 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3950 RG_ALU:   7 SP: 3949 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1512 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3950 RG_ALU:   7 SP: 3949 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1513 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3950 RG_ALU:   7 SP: 3949 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1514 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3950 RG_ALU: 101 SP: 3949 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1514 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3949 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1515 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3949 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1516 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3949 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1517 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3949 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1518 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3949 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1519 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3949 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1521 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3949 RG_ALU:   1 SP: 3949 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1522 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3949 RG_ALU:   1 SP: 3949 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1523 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3949 RG_ALU:   1 SP: 3948 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1523 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3949 RG_ALU:   1 SP: 3948 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1524 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3948 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1525 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3948 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1526 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3948 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1527 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3948 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1528 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3949 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1528 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3949 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1529 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3949 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1530 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3949 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1532 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3949 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1533 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3949 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1534 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3949 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1535 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3949 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1536 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3949 RG_ALU:   1 SP: 3949 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1537 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3949 RG_ALU:   1 SP: 3949 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1538 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3949 RG_ALU:   1 SP: 3948 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1538 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3949 RG_ALU:   1 SP: 3948 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1539 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3948 RG_ALU:   1 SP: 3948 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1540 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3948 RG_ALU:   1 SP: 3948 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1541 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3948 RG_ALU:   1 SP: 3948 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1542 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3948 RG_ALU:   1 SP: 3948 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1543 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3948 RG_ALU:   1 SP: 3949 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1543 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3948 RG_ALU: 101 SP: 3949 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1544 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3948 RG_ALU: 101 SP: 3949 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1545 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3948 RG_ALU: 101 SP: 3949 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1546 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3948 RG_ALU:   7 SP: 3949 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1547 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3948 RG_ALU:   7 SP: 3949 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1548 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3948 RG_ALU:   7 SP: 3949 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1549 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3948 RG_ALU:   1 SP: 3949 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1550 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3948 RG_ALU:   1 SP: 3949 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1551 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3949 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1552 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3949 RG_ALU:   1 SP: 3949 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1553 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3949 RG_ALU:   1 SP: 3949 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1554 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3949 RG_ALU:   1 SP: 3948 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1554 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3949 RG_ALU:   1 SP: 3948 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1555 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3949 RG_ALU:   7 SP: 3948 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1556 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3949 RG_ALU:   7 SP: 3948 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1557 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3949 RG_ALU:   7 SP: 3948 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1558 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3949 RG_ALU: 101 SP: 3948 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1559 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3949 RG_ALU: 101 SP: 3948 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1560 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3949 RG_ALU: 101 SP: 3948 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1561 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3949 RG_ALU: 101 SP: 3948 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1562 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3949 RG_ALU: 101 SP: 3948 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1563 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3949 RG_ALU:   1 SP: 3948 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1564 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3949 RG_ALU:   1 SP: 3948 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1565 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3949 RG_ALU:   1 SP: 3948 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1566 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3948 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1567 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3948 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1568 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3947 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1568 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3947 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1569 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3947 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1570 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3947 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1571 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3948 RG_ALU:   1 SP: 3947 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1572 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3948 RG_ALU:   7 SP: 3947 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1573 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3948 RG_ALU:   7 SP: 3947 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1574 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3948 RG_ALU:   7 SP: 3947 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1575 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3948 RG_ALU: 101 SP: 3947 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1575 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3947 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1576 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3947 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1577 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3947 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1578 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3947 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1579 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3947 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1580 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3947 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1582 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3947 RG_ALU:   1 SP: 3947 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1583 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3947 RG_ALU:   1 SP: 3947 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1584 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3947 RG_ALU:   1 SP: 3946 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1584 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3947 RG_ALU:   1 SP: 3946 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1585 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3946 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1586 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3946 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1587 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3946 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1588 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3946 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1589 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3947 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1589 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3947 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1590 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3947 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1591 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3947 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1593 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3947 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1594 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3947 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1595 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3947 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1596 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3947 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1597 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3947 RG_ALU:   1 SP: 3947 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1598 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3947 RG_ALU:   1 SP: 3947 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1599 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3947 RG_ALU:   1 SP: 3946 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1599 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3947 RG_ALU:   1 SP: 3946 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1600 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3946 RG_ALU:   1 SP: 3946 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1601 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3946 RG_ALU:   1 SP: 3946 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1602 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3946 RG_ALU:   1 SP: 3946 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1603 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3946 RG_ALU:   1 SP: 3946 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1604 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3946 RG_ALU:   1 SP: 3947 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1604 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3946 RG_ALU: 101 SP: 3947 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1605 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3946 RG_ALU: 101 SP: 3947 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1606 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3946 RG_ALU: 101 SP: 3947 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1607 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3946 RG_ALU:   7 SP: 3947 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1608 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3946 RG_ALU:   7 SP: 3947 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1609 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3946 RG_ALU:   7 SP: 3947 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1610 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3946 RG_ALU:   1 SP: 3947 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1611 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3946 RG_ALU:   1 SP: 3947 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1612 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3947 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1613 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3947 RG_ALU:   1 SP: 3947 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1614 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3947 RG_ALU:   1 SP: 3947 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1615 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3947 RG_ALU:   1 SP: 3946 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1615 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3947 RG_ALU:   1 SP: 3946 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1616 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3947 RG_ALU:   7 SP: 3946 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1617 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3947 RG_ALU:   7 SP: 3946 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1618 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3947 RG_ALU:   7 SP: 3946 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1619 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3947 RG_ALU: 101 SP: 3946 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1620 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3947 RG_ALU: 101 SP: 3946 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1621 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3947 RG_ALU: 101 SP: 3946 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1622 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3947 RG_ALU: 101 SP: 3946 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1623 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3947 RG_ALU: 101 SP: 3946 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1624 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3947 RG_ALU:   1 SP: 3946 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1625 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3947 RG_ALU:   1 SP: 3946 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1626 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3947 RG_ALU:   1 SP: 3946 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1627 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3946 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1628 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3946 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1629 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3945 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1629 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3945 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1630 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3945 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1631 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3945 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1632 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3946 RG_ALU:   1 SP: 3945 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1633 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3946 RG_ALU:   7 SP: 3945 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1634 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3946 RG_ALU:   7 SP: 3945 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1635 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3946 RG_ALU:   7 SP: 3945 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1636 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3946 RG_ALU: 101 SP: 3945 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1636 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3945 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1637 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3945 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1638 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3945 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1639 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3945 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1640 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3945 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1641 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3945 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1643 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3945 RG_ALU:   1 SP: 3945 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1644 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3945 RG_ALU:   1 SP: 3945 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1645 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3945 RG_ALU:   1 SP: 3944 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1645 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3945 RG_ALU:   1 SP: 3944 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1646 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3944 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1647 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3944 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1648 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3944 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1649 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3944 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1650 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3945 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1650 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3945 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1651 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3945 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1652 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3945 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1654 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3945 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1655 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3945 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1656 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3945 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1657 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3945 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1658 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3945 RG_ALU:   1 SP: 3945 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1659 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3945 RG_ALU:   1 SP: 3945 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1660 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3945 RG_ALU:   1 SP: 3944 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1660 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3945 RG_ALU:   1 SP: 3944 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1661 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3944 RG_ALU:   1 SP: 3944 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1662 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3944 RG_ALU:   1 SP: 3944 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1663 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3944 RG_ALU:   1 SP: 3944 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1664 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3944 RG_ALU:   1 SP: 3944 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1665 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3944 RG_ALU:   1 SP: 3945 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1665 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3944 RG_ALU: 101 SP: 3945 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1666 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3944 RG_ALU: 101 SP: 3945 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1667 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3944 RG_ALU: 101 SP: 3945 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1668 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3944 RG_ALU:   7 SP: 3945 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1669 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3944 RG_ALU:   7 SP: 3945 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1670 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3944 RG_ALU:   7 SP: 3945 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1671 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3944 RG_ALU:   1 SP: 3945 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1672 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3944 RG_ALU:   1 SP: 3945 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1673 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3945 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1674 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3945 RG_ALU:   1 SP: 3945 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1675 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3945 RG_ALU:   1 SP: 3945 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1676 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3945 RG_ALU:   1 SP: 3944 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1676 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3945 RG_ALU:   1 SP: 3944 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1677 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3945 RG_ALU:   7 SP: 3944 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1678 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3945 RG_ALU:   7 SP: 3944 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1679 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3945 RG_ALU:   7 SP: 3944 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1680 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3945 RG_ALU: 101 SP: 3944 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1681 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3945 RG_ALU: 101 SP: 3944 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1682 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3945 RG_ALU: 101 SP: 3944 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1683 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3945 RG_ALU: 101 SP: 3944 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1684 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3945 RG_ALU: 101 SP: 3944 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1685 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3945 RG_ALU:   1 SP: 3944 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1686 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3945 RG_ALU:   1 SP: 3944 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1687 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3945 RG_ALU:   1 SP: 3944 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1688 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3944 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1689 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3944 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1690 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3943 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1690 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3943 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1691 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3943 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1692 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3943 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1693 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3944 RG_ALU:   1 SP: 3943 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1694 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3944 RG_ALU:   7 SP: 3943 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1695 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3944 RG_ALU:   7 SP: 3943 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1696 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3944 RG_ALU:   7 SP: 3943 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1697 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3944 RG_ALU: 101 SP: 3943 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1697 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3943 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1698 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3943 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1699 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3943 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1700 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3943 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1701 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3943 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1702 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3943 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1704 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3943 RG_ALU:   1 SP: 3943 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1705 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3943 RG_ALU:   1 SP: 3943 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1706 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3943 RG_ALU:   1 SP: 3942 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1706 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3943 RG_ALU:   1 SP: 3942 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1707 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3942 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1708 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3942 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1709 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3942 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1710 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3942 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1711 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3943 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1711 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3943 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1712 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3943 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1713 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3943 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1715 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3943 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1716 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3943 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1717 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3943 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1718 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3943 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1719 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3943 RG_ALU:   1 SP: 3943 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1720 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3943 RG_ALU:   1 SP: 3943 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1721 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3943 RG_ALU:   1 SP: 3942 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1721 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3943 RG_ALU:   1 SP: 3942 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1722 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3942 RG_ALU:   1 SP: 3942 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1723 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3942 RG_ALU:   1 SP: 3942 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1724 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3942 RG_ALU:   1 SP: 3942 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1725 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3942 RG_ALU:   1 SP: 3942 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1726 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3942 RG_ALU:   1 SP: 3943 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1726 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3942 RG_ALU: 101 SP: 3943 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1727 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3942 RG_ALU: 101 SP: 3943 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1728 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3942 RG_ALU: 101 SP: 3943 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1729 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3942 RG_ALU:   7 SP: 3943 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1730 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3942 RG_ALU:   7 SP: 3943 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1731 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3942 RG_ALU:   7 SP: 3943 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1732 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3942 RG_ALU:   1 SP: 3943 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1733 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3942 RG_ALU:   1 SP: 3943 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1734 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3943 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1735 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3943 RG_ALU:   1 SP: 3943 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1736 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3943 RG_ALU:   1 SP: 3943 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1737 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3943 RG_ALU:   1 SP: 3942 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1737 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3943 RG_ALU:   1 SP: 3942 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1738 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3943 RG_ALU:   7 SP: 3942 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1739 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3943 RG_ALU:   7 SP: 3942 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1740 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3943 RG_ALU:   7 SP: 3942 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1741 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3943 RG_ALU: 101 SP: 3942 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1742 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3943 RG_ALU: 101 SP: 3942 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1743 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3943 RG_ALU: 101 SP: 3942 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1744 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3943 RG_ALU: 101 SP: 3942 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1745 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3943 RG_ALU: 101 SP: 3942 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1746 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3943 RG_ALU:   1 SP: 3942 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1747 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3943 RG_ALU:   1 SP: 3942 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1748 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3943 RG_ALU:   1 SP: 3942 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1749 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3942 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1750 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3942 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1751 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3941 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1751 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3941 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1752 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3941 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1753 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3941 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1754 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3942 RG_ALU:   1 SP: 3941 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1755 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3942 RG_ALU:   7 SP: 3941 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1756 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3942 RG_ALU:   7 SP: 3941 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1757 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3942 RG_ALU:   7 SP: 3941 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1758 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3942 RG_ALU: 101 SP: 3941 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1758 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3941 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1759 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3941 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1760 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3941 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1761 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3941 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1762 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3941 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1763 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3941 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1765 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3941 RG_ALU:   1 SP: 3941 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1766 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3941 RG_ALU:   1 SP: 3941 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1767 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3941 RG_ALU:   1 SP: 3940 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1767 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3941 RG_ALU:   1 SP: 3940 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1768 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3940 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1769 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3940 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1770 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3940 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1771 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3940 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1772 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3941 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1772 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3941 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1773 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3941 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1774 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3941 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1776 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3941 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1777 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3941 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1778 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3941 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1779 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3941 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1780 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3941 RG_ALU:   1 SP: 3941 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1781 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3941 RG_ALU:   1 SP: 3941 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1782 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3941 RG_ALU:   1 SP: 3940 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1782 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3941 RG_ALU:   1 SP: 3940 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1783 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3940 RG_ALU:   1 SP: 3940 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1784 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3940 RG_ALU:   1 SP: 3940 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1785 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3940 RG_ALU:   1 SP: 3940 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1786 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3940 RG_ALU:   1 SP: 3940 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1787 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3940 RG_ALU:   1 SP: 3941 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1787 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3940 RG_ALU: 101 SP: 3941 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1788 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3940 RG_ALU: 101 SP: 3941 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1789 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3940 RG_ALU: 101 SP: 3941 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1790 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3940 RG_ALU:   7 SP: 3941 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1791 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3940 RG_ALU:   7 SP: 3941 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1792 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3940 RG_ALU:   7 SP: 3941 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1793 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3940 RG_ALU:   1 SP: 3941 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1794 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3940 RG_ALU:   1 SP: 3941 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1795 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3941 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1796 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3941 RG_ALU:   1 SP: 3941 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1797 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3941 RG_ALU:   1 SP: 3941 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1798 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3941 RG_ALU:   1 SP: 3940 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1798 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3941 RG_ALU:   1 SP: 3940 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1799 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3941 RG_ALU:   7 SP: 3940 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1800 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3941 RG_ALU:   7 SP: 3940 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1801 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3941 RG_ALU:   7 SP: 3940 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1802 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3941 RG_ALU: 101 SP: 3940 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1803 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3941 RG_ALU: 101 SP: 3940 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1804 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3941 RG_ALU: 101 SP: 3940 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1805 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3941 RG_ALU: 101 SP: 3940 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1806 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3941 RG_ALU: 101 SP: 3940 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1807 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3941 RG_ALU:   1 SP: 3940 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1808 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3941 RG_ALU:   1 SP: 3940 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1809 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3941 RG_ALU:   1 SP: 3940 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1810 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3940 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1811 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3940 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1812 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3939 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1812 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3939 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1813 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3939 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1814 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3939 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1815 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3940 RG_ALU:   1 SP: 3939 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1816 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3940 RG_ALU:   7 SP: 3939 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1817 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3940 RG_ALU:   7 SP: 3939 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1818 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3940 RG_ALU:   7 SP: 3939 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1819 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3940 RG_ALU: 101 SP: 3939 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1819 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3939 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1820 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3939 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1821 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3939 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1822 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3939 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1823 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3939 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1824 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3939 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1826 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3939 RG_ALU:   1 SP: 3939 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1827 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3939 RG_ALU:   1 SP: 3939 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1828 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3939 RG_ALU:   1 SP: 3938 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1828 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3939 RG_ALU:   1 SP: 3938 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1829 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3938 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1830 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3938 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1831 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3938 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1832 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3938 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1833 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3939 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1833 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3939 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1834 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3939 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1835 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3939 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1837 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3939 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1838 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3939 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1839 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3939 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1840 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3939 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1841 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3939 RG_ALU:   1 SP: 3939 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1842 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3939 RG_ALU:   1 SP: 3939 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1843 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3939 RG_ALU:   1 SP: 3938 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1843 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3939 RG_ALU:   1 SP: 3938 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1844 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3938 RG_ALU:   1 SP: 3938 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1845 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3938 RG_ALU:   1 SP: 3938 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1846 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3938 RG_ALU:   1 SP: 3938 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1847 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3938 RG_ALU:   1 SP: 3938 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1848 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3938 RG_ALU:   1 SP: 3939 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1848 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3938 RG_ALU: 101 SP: 3939 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1849 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3938 RG_ALU: 101 SP: 3939 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1850 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3938 RG_ALU: 101 SP: 3939 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1851 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3938 RG_ALU:   7 SP: 3939 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1852 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3938 RG_ALU:   7 SP: 3939 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1853 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3938 RG_ALU:   7 SP: 3939 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1854 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3938 RG_ALU:   1 SP: 3939 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1855 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3938 RG_ALU:   1 SP: 3939 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1856 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3939 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1857 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3939 RG_ALU:   1 SP: 3939 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1858 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3939 RG_ALU:   1 SP: 3939 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1859 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3939 RG_ALU:   1 SP: 3938 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1859 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3939 RG_ALU:   1 SP: 3938 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1860 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3939 RG_ALU:   7 SP: 3938 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1861 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3939 RG_ALU:   7 SP: 3938 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1862 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3939 RG_ALU:   7 SP: 3938 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1863 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3939 RG_ALU: 101 SP: 3938 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1864 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3939 RG_ALU: 101 SP: 3938 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1865 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3939 RG_ALU: 101 SP: 3938 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1866 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3939 RG_ALU: 101 SP: 3938 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1867 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3939 RG_ALU: 101 SP: 3938 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1868 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3939 RG_ALU:   1 SP: 3938 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1869 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3939 RG_ALU:   1 SP: 3938 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1870 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3939 RG_ALU:   1 SP: 3938 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1871 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3938 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1872 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3938 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1873 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3937 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1873 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3937 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1874 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3937 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1875 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3937 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1876 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3938 RG_ALU:   1 SP: 3937 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1877 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3938 RG_ALU:   7 SP: 3937 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1878 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3938 RG_ALU:   7 SP: 3937 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1879 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3938 RG_ALU:   7 SP: 3937 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1880 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3938 RG_ALU: 101 SP: 3937 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1880 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3937 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1881 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3937 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1882 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3937 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1883 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3937 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1884 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3937 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1885 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3937 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1887 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3937 RG_ALU:   1 SP: 3937 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1888 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3937 RG_ALU:   1 SP: 3937 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1889 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3937 RG_ALU:   1 SP: 3936 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1889 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3937 RG_ALU:   1 SP: 3936 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1890 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3936 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1891 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3936 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1892 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3936 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1893 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3936 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1894 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3937 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1894 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3937 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1895 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3937 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1896 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3937 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1898 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3937 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1899 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3937 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1900 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3937 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1901 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3937 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1902 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3937 RG_ALU:   1 SP: 3937 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1903 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3937 RG_ALU:   1 SP: 3937 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1904 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3937 RG_ALU:   1 SP: 3936 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1904 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3937 RG_ALU:   1 SP: 3936 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1905 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3936 RG_ALU:   1 SP: 3936 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1906 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3936 RG_ALU:   1 SP: 3936 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1907 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3936 RG_ALU:   1 SP: 3936 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1908 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3936 RG_ALU:   1 SP: 3936 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1909 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3936 RG_ALU:   1 SP: 3937 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1909 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3936 RG_ALU: 101 SP: 3937 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1910 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3936 RG_ALU: 101 SP: 3937 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1911 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3936 RG_ALU: 101 SP: 3937 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1912 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3936 RG_ALU:   7 SP: 3937 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1913 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3936 RG_ALU:   7 SP: 3937 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1914 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3936 RG_ALU:   7 SP: 3937 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1915 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3936 RG_ALU:   1 SP: 3937 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1916 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3936 RG_ALU:   1 SP: 3937 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1917 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3937 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1918 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3937 RG_ALU:   1 SP: 3937 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1919 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3937 RG_ALU:   1 SP: 3937 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1920 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3937 RG_ALU:   1 SP: 3936 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1920 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3937 RG_ALU:   1 SP: 3936 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1921 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3937 RG_ALU:   7 SP: 3936 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1922 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3937 RG_ALU:   7 SP: 3936 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1923 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3937 RG_ALU:   7 SP: 3936 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1924 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3937 RG_ALU: 101 SP: 3936 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1925 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3937 RG_ALU: 101 SP: 3936 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1926 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3937 RG_ALU: 101 SP: 3936 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1927 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3937 RG_ALU: 101 SP: 3936 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1928 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3937 RG_ALU: 101 SP: 3936 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1929 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3937 RG_ALU:   1 SP: 3936 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1930 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3937 RG_ALU:   1 SP: 3936 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1931 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3937 RG_ALU:   1 SP: 3936 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1932 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3936 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1933 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3936 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1934 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3935 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1934 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3935 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1935 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3935 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1936 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3935 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1937 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3936 RG_ALU:   1 SP: 3935 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1938 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3936 RG_ALU:   7 SP: 3935 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 1939 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3936 RG_ALU:   7 SP: 3935 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 1940 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3936 RG_ALU:   7 SP: 3935 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 1941 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3936 RG_ALU: 101 SP: 3935 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 1941 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3935 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 1942 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3935 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 1943 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3935 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 1944 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3935 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1945 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3935 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1946 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3935 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 1948 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3935 RG_ALU:   1 SP: 3935 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 1949 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3935 RG_ALU:   1 SP: 3935 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 1950 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3935 RG_ALU:   1 SP: 3934 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 1950 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3935 RG_ALU:   1 SP: 3934 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 1951 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3934 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 1952 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3934 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 1953 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3934 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 1954 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3934 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 1955 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3935 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 1955 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3935 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 1956 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3935 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 1957 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3935 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 1959 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3935 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 1960 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3935 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 1961 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3935 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 1962 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3935 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 1963 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3935 RG_ALU:   1 SP: 3935 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 1964 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3935 RG_ALU:   1 SP: 3935 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 1965 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3935 RG_ALU:   1 SP: 3934 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1965 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3935 RG_ALU:   1 SP: 3934 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 1966 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3934 RG_ALU:   1 SP: 3934 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 1967 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3934 RG_ALU:   1 SP: 3934 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 1968 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3934 RG_ALU:   1 SP: 3934 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 1969 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3934 RG_ALU:   1 SP: 3934 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 1970 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3934 RG_ALU:   1 SP: 3935 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 1970 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3934 RG_ALU: 101 SP: 3935 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 1971 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3934 RG_ALU: 101 SP: 3935 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 1972 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3934 RG_ALU: 101 SP: 3935 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 1973 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3934 RG_ALU:   7 SP: 3935 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 1974 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3934 RG_ALU:   7 SP: 3935 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 1975 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3934 RG_ALU:   7 SP: 3935 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 1976 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3934 RG_ALU:   1 SP: 3935 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 1977 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3934 RG_ALU:   1 SP: 3935 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 1978 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3935 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 1979 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3935 RG_ALU:   1 SP: 3935 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 1980 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3935 RG_ALU:   1 SP: 3935 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 1981 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3935 RG_ALU:   1 SP: 3934 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 1981 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3935 RG_ALU:   1 SP: 3934 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 1982 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3935 RG_ALU:   7 SP: 3934 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1983 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3935 RG_ALU:   7 SP: 3934 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 1984 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3935 RG_ALU:   7 SP: 3934 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 1985 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3935 RG_ALU: 101 SP: 3934 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1986 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3935 RG_ALU: 101 SP: 3934 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1987 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3935 RG_ALU: 101 SP: 3934 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 1988 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3935 RG_ALU: 101 SP: 3934 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 1989 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3935 RG_ALU: 101 SP: 3934 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 1990 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3935 RG_ALU:   1 SP: 3934 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 1991 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3935 RG_ALU:   1 SP: 3934 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 1992 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3935 RG_ALU:   1 SP: 3934 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 1993 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3934 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 1994 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3934 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 1995 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3933 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 1995 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3933 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 1996 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3933 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 1997 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3933 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 1998 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3934 RG_ALU:   1 SP: 3933 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 1999 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3934 RG_ALU:   7 SP: 3933 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2000 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3934 RG_ALU:   7 SP: 3933 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2001 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3934 RG_ALU:   7 SP: 3933 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2002 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3934 RG_ALU: 101 SP: 3933 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2002 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3933 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2003 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3933 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2004 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3933 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2005 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3933 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2006 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3933 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2007 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3933 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2009 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3933 RG_ALU:   1 SP: 3933 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2010 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3933 RG_ALU:   1 SP: 3933 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2011 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3933 RG_ALU:   1 SP: 3932 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2011 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3933 RG_ALU:   1 SP: 3932 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2012 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3932 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2013 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3932 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2014 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3932 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2015 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3932 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2016 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3933 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2016 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3933 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2017 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3933 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2018 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3933 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2020 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3933 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2021 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3933 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2022 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3933 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2023 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3933 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2024 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3933 RG_ALU:   1 SP: 3933 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2025 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3933 RG_ALU:   1 SP: 3933 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2026 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3933 RG_ALU:   1 SP: 3932 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2026 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3933 RG_ALU:   1 SP: 3932 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2027 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3932 RG_ALU:   1 SP: 3932 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2028 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3932 RG_ALU:   1 SP: 3932 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2029 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3932 RG_ALU:   1 SP: 3932 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2030 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3932 RG_ALU:   1 SP: 3932 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2031 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3932 RG_ALU:   1 SP: 3933 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2031 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3932 RG_ALU: 101 SP: 3933 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2032 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3932 RG_ALU: 101 SP: 3933 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2033 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3932 RG_ALU: 101 SP: 3933 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2034 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3932 RG_ALU:   7 SP: 3933 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2035 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3932 RG_ALU:   7 SP: 3933 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2036 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3932 RG_ALU:   7 SP: 3933 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2037 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3932 RG_ALU:   1 SP: 3933 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2038 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3932 RG_ALU:   1 SP: 3933 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2039 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3933 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2040 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3933 RG_ALU:   1 SP: 3933 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2041 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3933 RG_ALU:   1 SP: 3933 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2042 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3933 RG_ALU:   1 SP: 3932 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2042 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3933 RG_ALU:   1 SP: 3932 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2043 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3933 RG_ALU:   7 SP: 3932 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2044 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3933 RG_ALU:   7 SP: 3932 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2045 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3933 RG_ALU:   7 SP: 3932 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2046 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3933 RG_ALU: 101 SP: 3932 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2047 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3933 RG_ALU: 101 SP: 3932 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2048 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3933 RG_ALU: 101 SP: 3932 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2049 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3933 RG_ALU: 101 SP: 3932 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2050 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3933 RG_ALU: 101 SP: 3932 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2051 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3933 RG_ALU:   1 SP: 3932 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2052 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3933 RG_ALU:   1 SP: 3932 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2053 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3933 RG_ALU:   1 SP: 3932 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2054 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3932 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2055 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3932 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2056 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3931 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2056 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3931 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2057 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3931 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2058 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3931 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2059 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3932 RG_ALU:   1 SP: 3931 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2060 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3932 RG_ALU:   7 SP: 3931 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2061 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3932 RG_ALU:   7 SP: 3931 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2062 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3932 RG_ALU:   7 SP: 3931 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2063 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3932 RG_ALU: 101 SP: 3931 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2063 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3931 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2064 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3931 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2065 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3931 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2066 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3931 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2067 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3931 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2068 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3931 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2070 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3931 RG_ALU:   1 SP: 3931 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2071 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3931 RG_ALU:   1 SP: 3931 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2072 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3931 RG_ALU:   1 SP: 3930 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2072 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3931 RG_ALU:   1 SP: 3930 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2073 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3930 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2074 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3930 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2075 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3930 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2076 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3930 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2077 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3931 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2077 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3931 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2078 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3931 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2079 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3931 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2081 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3931 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2082 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3931 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2083 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3931 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2084 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3931 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2085 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3931 RG_ALU:   1 SP: 3931 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2086 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3931 RG_ALU:   1 SP: 3931 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2087 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3931 RG_ALU:   1 SP: 3930 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2087 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3931 RG_ALU:   1 SP: 3930 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2088 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3930 RG_ALU:   1 SP: 3930 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2089 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3930 RG_ALU:   1 SP: 3930 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2090 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3930 RG_ALU:   1 SP: 3930 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2091 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3930 RG_ALU:   1 SP: 3930 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2092 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3930 RG_ALU:   1 SP: 3931 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2092 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3930 RG_ALU: 101 SP: 3931 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2093 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3930 RG_ALU: 101 SP: 3931 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2094 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3930 RG_ALU: 101 SP: 3931 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2095 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3930 RG_ALU:   7 SP: 3931 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2096 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3930 RG_ALU:   7 SP: 3931 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2097 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3930 RG_ALU:   7 SP: 3931 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2098 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3930 RG_ALU:   1 SP: 3931 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2099 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3930 RG_ALU:   1 SP: 3931 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2100 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3931 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2101 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3931 RG_ALU:   1 SP: 3931 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2102 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3931 RG_ALU:   1 SP: 3931 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2103 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3931 RG_ALU:   1 SP: 3930 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2103 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3931 RG_ALU:   1 SP: 3930 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2104 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3931 RG_ALU:   7 SP: 3930 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2105 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3931 RG_ALU:   7 SP: 3930 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2106 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3931 RG_ALU:   7 SP: 3930 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2107 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3931 RG_ALU: 101 SP: 3930 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2108 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3931 RG_ALU: 101 SP: 3930 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2109 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3931 RG_ALU: 101 SP: 3930 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2110 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3931 RG_ALU: 101 SP: 3930 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2111 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3931 RG_ALU: 101 SP: 3930 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2112 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3931 RG_ALU:   1 SP: 3930 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2113 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3931 RG_ALU:   1 SP: 3930 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2114 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3931 RG_ALU:   1 SP: 3930 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2115 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3930 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2116 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3930 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2117 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3929 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2117 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3929 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2118 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3929 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2119 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3929 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2120 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3930 RG_ALU:   1 SP: 3929 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2121 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3930 RG_ALU:   7 SP: 3929 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2122 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3930 RG_ALU:   7 SP: 3929 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2123 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3930 RG_ALU:   7 SP: 3929 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2124 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3930 RG_ALU: 101 SP: 3929 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2124 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3929 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2125 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3929 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2126 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3929 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2127 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3929 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2128 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3929 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2129 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3929 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2131 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3929 RG_ALU:   1 SP: 3929 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2132 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3929 RG_ALU:   1 SP: 3929 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2133 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3929 RG_ALU:   1 SP: 3928 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2133 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3929 RG_ALU:   1 SP: 3928 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2134 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3928 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2135 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3928 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2136 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3928 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2137 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3928 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2138 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3929 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2138 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3929 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2139 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3929 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2140 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3929 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2142 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3929 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2143 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3929 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2144 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3929 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2145 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3929 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2146 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3929 RG_ALU:   1 SP: 3929 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2147 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3929 RG_ALU:   1 SP: 3929 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2148 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3929 RG_ALU:   1 SP: 3928 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2148 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3929 RG_ALU:   1 SP: 3928 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2149 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3928 RG_ALU:   1 SP: 3928 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2150 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3928 RG_ALU:   1 SP: 3928 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2151 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3928 RG_ALU:   1 SP: 3928 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2152 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3928 RG_ALU:   1 SP: 3928 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2153 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3928 RG_ALU:   1 SP: 3929 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2153 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3928 RG_ALU: 101 SP: 3929 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2154 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3928 RG_ALU: 101 SP: 3929 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2155 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3928 RG_ALU: 101 SP: 3929 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2156 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3928 RG_ALU:   7 SP: 3929 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2157 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3928 RG_ALU:   7 SP: 3929 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2158 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3928 RG_ALU:   7 SP: 3929 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2159 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3928 RG_ALU:   1 SP: 3929 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2160 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3928 RG_ALU:   1 SP: 3929 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2161 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3929 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2162 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3929 RG_ALU:   1 SP: 3929 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2163 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3929 RG_ALU:   1 SP: 3929 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2164 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3929 RG_ALU:   1 SP: 3928 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2164 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3929 RG_ALU:   1 SP: 3928 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2165 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3929 RG_ALU:   7 SP: 3928 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2166 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3929 RG_ALU:   7 SP: 3928 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2167 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3929 RG_ALU:   7 SP: 3928 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2168 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3929 RG_ALU: 101 SP: 3928 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2169 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3929 RG_ALU: 101 SP: 3928 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2170 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3929 RG_ALU: 101 SP: 3928 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2171 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3929 RG_ALU: 101 SP: 3928 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2172 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3929 RG_ALU: 101 SP: 3928 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2173 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3929 RG_ALU:   1 SP: 3928 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2174 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3929 RG_ALU:   1 SP: 3928 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2175 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3929 RG_ALU:   1 SP: 3928 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2176 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3928 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2177 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3928 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2178 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3927 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2178 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3927 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2179 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3927 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2180 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3927 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2181 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3928 RG_ALU:   1 SP: 3927 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2182 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3928 RG_ALU:   7 SP: 3927 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2183 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3928 RG_ALU:   7 SP: 3927 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2184 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3928 RG_ALU:   7 SP: 3927 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2185 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3928 RG_ALU: 101 SP: 3927 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2185 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3927 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2186 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3927 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2187 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3927 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2188 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3927 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2189 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3927 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2190 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3927 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2192 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3927 RG_ALU:   1 SP: 3927 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2193 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3927 RG_ALU:   1 SP: 3927 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2194 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3927 RG_ALU:   1 SP: 3926 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2194 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3927 RG_ALU:   1 SP: 3926 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2195 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3926 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2196 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3926 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2197 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3926 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2198 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3926 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2199 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3927 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2199 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3927 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2200 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3927 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2201 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3927 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2203 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3927 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2204 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3927 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2205 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3927 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2206 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3927 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2207 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3927 RG_ALU:   1 SP: 3927 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2208 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3927 RG_ALU:   1 SP: 3927 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2209 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3927 RG_ALU:   1 SP: 3926 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2209 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3927 RG_ALU:   1 SP: 3926 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2210 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3926 RG_ALU:   1 SP: 3926 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2211 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3926 RG_ALU:   1 SP: 3926 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2212 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3926 RG_ALU:   1 SP: 3926 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2213 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3926 RG_ALU:   1 SP: 3926 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2214 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3926 RG_ALU:   1 SP: 3927 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2214 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3926 RG_ALU: 101 SP: 3927 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2215 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3926 RG_ALU: 101 SP: 3927 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2216 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3926 RG_ALU: 101 SP: 3927 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2217 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3926 RG_ALU:   7 SP: 3927 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2218 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3926 RG_ALU:   7 SP: 3927 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2219 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3926 RG_ALU:   7 SP: 3927 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2220 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3926 RG_ALU:   1 SP: 3927 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2221 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3926 RG_ALU:   1 SP: 3927 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2222 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3927 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2223 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3927 RG_ALU:   1 SP: 3927 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2224 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3927 RG_ALU:   1 SP: 3927 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2225 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3927 RG_ALU:   1 SP: 3926 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2225 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3927 RG_ALU:   1 SP: 3926 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2226 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3927 RG_ALU:   7 SP: 3926 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2227 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3927 RG_ALU:   7 SP: 3926 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2228 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3927 RG_ALU:   7 SP: 3926 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2229 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3927 RG_ALU: 101 SP: 3926 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2230 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3927 RG_ALU: 101 SP: 3926 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2231 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3927 RG_ALU: 101 SP: 3926 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2232 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3927 RG_ALU: 101 SP: 3926 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2233 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3927 RG_ALU: 101 SP: 3926 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2234 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3927 RG_ALU:   1 SP: 3926 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2235 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3927 RG_ALU:   1 SP: 3926 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2236 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3927 RG_ALU:   1 SP: 3926 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2237 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3926 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2238 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3926 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2239 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3925 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2239 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3925 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2240 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3925 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2241 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3925 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2242 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3926 RG_ALU:   1 SP: 3925 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2243 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3926 RG_ALU:   7 SP: 3925 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2244 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3926 RG_ALU:   7 SP: 3925 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2245 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3926 RG_ALU:   7 SP: 3925 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2246 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3926 RG_ALU: 101 SP: 3925 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2246 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3925 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2247 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3925 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2248 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3925 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2249 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3925 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2250 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3925 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2251 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3925 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2253 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3925 RG_ALU:   1 SP: 3925 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2254 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3925 RG_ALU:   1 SP: 3925 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2255 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3925 RG_ALU:   1 SP: 3924 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2255 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3925 RG_ALU:   1 SP: 3924 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2256 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3924 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2257 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3924 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2258 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3924 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2259 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3924 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2260 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3925 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2260 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3925 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2261 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3925 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2262 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3925 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2264 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3925 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2265 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3925 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2266 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3925 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2267 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3925 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2268 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3925 RG_ALU:   1 SP: 3925 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2269 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3925 RG_ALU:   1 SP: 3925 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2270 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3925 RG_ALU:   1 SP: 3924 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2270 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3925 RG_ALU:   1 SP: 3924 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2271 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3924 RG_ALU:   1 SP: 3924 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2272 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3924 RG_ALU:   1 SP: 3924 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2273 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3924 RG_ALU:   1 SP: 3924 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2274 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3924 RG_ALU:   1 SP: 3924 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2275 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3924 RG_ALU:   1 SP: 3925 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2275 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3924 RG_ALU: 101 SP: 3925 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2276 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3924 RG_ALU: 101 SP: 3925 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2277 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3924 RG_ALU: 101 SP: 3925 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2278 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3924 RG_ALU:   7 SP: 3925 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2279 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3924 RG_ALU:   7 SP: 3925 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2280 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3924 RG_ALU:   7 SP: 3925 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2281 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3924 RG_ALU:   1 SP: 3925 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2282 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3924 RG_ALU:   1 SP: 3925 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2283 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3925 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2284 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3925 RG_ALU:   1 SP: 3925 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2285 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3925 RG_ALU:   1 SP: 3925 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2286 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3925 RG_ALU:   1 SP: 3924 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2286 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3925 RG_ALU:   1 SP: 3924 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2287 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3925 RG_ALU:   7 SP: 3924 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2288 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3925 RG_ALU:   7 SP: 3924 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2289 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3925 RG_ALU:   7 SP: 3924 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2290 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3925 RG_ALU: 101 SP: 3924 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2291 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3925 RG_ALU: 101 SP: 3924 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2292 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3925 RG_ALU: 101 SP: 3924 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2293 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3925 RG_ALU: 101 SP: 3924 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2294 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3925 RG_ALU: 101 SP: 3924 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2295 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3925 RG_ALU:   1 SP: 3924 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2296 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3925 RG_ALU:   1 SP: 3924 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2297 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3925 RG_ALU:   1 SP: 3924 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2298 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3924 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2299 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3924 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2300 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3923 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2300 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3923 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2301 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3923 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2302 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3923 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2303 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3924 RG_ALU:   1 SP: 3923 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2304 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3924 RG_ALU:   7 SP: 3923 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2305 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3924 RG_ALU:   7 SP: 3923 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2306 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3924 RG_ALU:   7 SP: 3923 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2307 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3924 RG_ALU: 101 SP: 3923 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2307 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3923 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2308 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3923 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2309 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3923 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2310 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3923 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2311 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3923 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2312 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3923 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2314 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3923 RG_ALU:   1 SP: 3923 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2315 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3923 RG_ALU:   1 SP: 3923 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2316 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3923 RG_ALU:   1 SP: 3922 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2316 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3923 RG_ALU:   1 SP: 3922 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2317 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3922 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2318 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3922 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2319 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3922 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2320 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3922 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2321 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3923 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2321 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3923 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2322 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3923 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2323 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3923 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2325 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3923 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2326 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3923 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2327 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3923 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2328 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3923 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2329 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3923 RG_ALU:   1 SP: 3923 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2330 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3923 RG_ALU:   1 SP: 3923 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2331 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3923 RG_ALU:   1 SP: 3922 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2331 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3923 RG_ALU:   1 SP: 3922 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2332 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3922 RG_ALU:   1 SP: 3922 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2333 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3922 RG_ALU:   1 SP: 3922 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2334 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3922 RG_ALU:   1 SP: 3922 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2335 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3922 RG_ALU:   1 SP: 3922 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2336 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3922 RG_ALU:   1 SP: 3923 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2336 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3922 RG_ALU: 101 SP: 3923 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2337 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3922 RG_ALU: 101 SP: 3923 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2338 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3922 RG_ALU: 101 SP: 3923 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2339 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3922 RG_ALU:   7 SP: 3923 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2340 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3922 RG_ALU:   7 SP: 3923 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2341 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3922 RG_ALU:   7 SP: 3923 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2342 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3922 RG_ALU:   1 SP: 3923 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2343 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3922 RG_ALU:   1 SP: 3923 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2344 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3923 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2345 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3923 RG_ALU:   1 SP: 3923 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2346 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3923 RG_ALU:   1 SP: 3923 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2347 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3923 RG_ALU:   1 SP: 3922 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2347 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3923 RG_ALU:   1 SP: 3922 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2348 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3923 RG_ALU:   7 SP: 3922 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2349 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3923 RG_ALU:   7 SP: 3922 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2350 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3923 RG_ALU:   7 SP: 3922 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2351 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3923 RG_ALU: 101 SP: 3922 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2352 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3923 RG_ALU: 101 SP: 3922 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2353 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3923 RG_ALU: 101 SP: 3922 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2354 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3923 RG_ALU: 101 SP: 3922 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2355 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3923 RG_ALU: 101 SP: 3922 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2356 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3923 RG_ALU:   1 SP: 3922 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2357 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3923 RG_ALU:   1 SP: 3922 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2358 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3923 RG_ALU:   1 SP: 3922 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2359 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3922 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2360 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3922 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2361 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3921 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2361 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3921 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2362 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3921 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2363 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3921 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2364 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3922 RG_ALU:   1 SP: 3921 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2365 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3922 RG_ALU:   7 SP: 3921 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2366 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3922 RG_ALU:   7 SP: 3921 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2367 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3922 RG_ALU:   7 SP: 3921 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2368 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3922 RG_ALU: 101 SP: 3921 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2368 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3921 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2369 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3921 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2370 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3921 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2371 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3921 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2372 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3921 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2373 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3921 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2375 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3921 RG_ALU:   1 SP: 3921 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2376 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3921 RG_ALU:   1 SP: 3921 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2377 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3921 RG_ALU:   1 SP: 3920 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2377 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3921 RG_ALU:   1 SP: 3920 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2378 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3920 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2379 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3920 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2380 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3920 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2381 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3920 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2382 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3921 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2382 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3921 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2383 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3921 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2384 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3921 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2386 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3921 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2387 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3921 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2388 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3921 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2389 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3921 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2390 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3921 RG_ALU:   1 SP: 3921 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2391 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3921 RG_ALU:   1 SP: 3921 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2392 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3921 RG_ALU:   1 SP: 3920 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2392 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3921 RG_ALU:   1 SP: 3920 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2393 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3920 RG_ALU:   1 SP: 3920 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2394 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3920 RG_ALU:   1 SP: 3920 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2395 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3920 RG_ALU:   1 SP: 3920 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2396 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3920 RG_ALU:   1 SP: 3920 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2397 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3920 RG_ALU:   1 SP: 3921 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2397 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3920 RG_ALU: 101 SP: 3921 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2398 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3920 RG_ALU: 101 SP: 3921 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2399 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3920 RG_ALU: 101 SP: 3921 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2400 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3920 RG_ALU:   7 SP: 3921 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2401 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3920 RG_ALU:   7 SP: 3921 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2402 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3920 RG_ALU:   7 SP: 3921 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2403 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3920 RG_ALU:   1 SP: 3921 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2404 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3920 RG_ALU:   1 SP: 3921 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2405 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3921 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2406 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3921 RG_ALU:   1 SP: 3921 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2407 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3921 RG_ALU:   1 SP: 3921 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2408 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3921 RG_ALU:   1 SP: 3920 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2408 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3921 RG_ALU:   1 SP: 3920 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2409 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3921 RG_ALU:   7 SP: 3920 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2410 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3921 RG_ALU:   7 SP: 3920 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2411 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3921 RG_ALU:   7 SP: 3920 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2412 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3921 RG_ALU: 101 SP: 3920 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2413 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3921 RG_ALU: 101 SP: 3920 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2414 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3921 RG_ALU: 101 SP: 3920 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2415 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3921 RG_ALU: 101 SP: 3920 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2416 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3921 RG_ALU: 101 SP: 3920 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2417 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3921 RG_ALU:   1 SP: 3920 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2418 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3921 RG_ALU:   1 SP: 3920 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2419 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3921 RG_ALU:   1 SP: 3920 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2420 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3920 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2421 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3920 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2422 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3919 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2422 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3919 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2423 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3919 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2424 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3919 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2425 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3920 RG_ALU:   1 SP: 3919 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2426 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3920 RG_ALU:   7 SP: 3919 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2427 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3920 RG_ALU:   7 SP: 3919 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2428 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3920 RG_ALU:   7 SP: 3919 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2429 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3920 RG_ALU: 101 SP: 3919 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2429 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3919 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2430 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3919 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2431 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3919 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2432 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3919 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2433 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3919 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2434 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3919 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2436 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3919 RG_ALU:   1 SP: 3919 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2437 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3919 RG_ALU:   1 SP: 3919 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2438 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3919 RG_ALU:   1 SP: 3918 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2438 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3919 RG_ALU:   1 SP: 3918 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2439 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3918 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2440 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3918 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2441 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3918 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2442 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3918 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2443 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3919 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2443 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3919 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2444 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3919 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2445 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3919 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2447 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3919 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2448 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3919 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2449 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3919 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2450 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3919 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2451 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3919 RG_ALU:   1 SP: 3919 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2452 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3919 RG_ALU:   1 SP: 3919 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2453 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3919 RG_ALU:   1 SP: 3918 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2453 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3919 RG_ALU:   1 SP: 3918 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2454 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3918 RG_ALU:   1 SP: 3918 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2455 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3918 RG_ALU:   1 SP: 3918 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2456 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3918 RG_ALU:   1 SP: 3918 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2457 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3918 RG_ALU:   1 SP: 3918 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2458 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3918 RG_ALU:   1 SP: 3919 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2458 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3918 RG_ALU: 101 SP: 3919 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2459 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3918 RG_ALU: 101 SP: 3919 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2460 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3918 RG_ALU: 101 SP: 3919 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2461 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3918 RG_ALU:   7 SP: 3919 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2462 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3918 RG_ALU:   7 SP: 3919 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2463 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3918 RG_ALU:   7 SP: 3919 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2464 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3918 RG_ALU:   1 SP: 3919 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2465 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3918 RG_ALU:   1 SP: 3919 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2466 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3919 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2467 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3919 RG_ALU:   1 SP: 3919 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2468 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3919 RG_ALU:   1 SP: 3919 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2469 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3919 RG_ALU:   1 SP: 3918 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2469 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3919 RG_ALU:   1 SP: 3918 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2470 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3919 RG_ALU:   7 SP: 3918 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2471 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3919 RG_ALU:   7 SP: 3918 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2472 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3919 RG_ALU:   7 SP: 3918 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2473 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3919 RG_ALU: 101 SP: 3918 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2474 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3919 RG_ALU: 101 SP: 3918 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2475 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3919 RG_ALU: 101 SP: 3918 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2476 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3919 RG_ALU: 101 SP: 3918 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2477 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3919 RG_ALU: 101 SP: 3918 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2478 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3919 RG_ALU:   1 SP: 3918 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2479 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3919 RG_ALU:   1 SP: 3918 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2480 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3919 RG_ALU:   1 SP: 3918 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2481 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3918 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2482 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3918 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2483 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3917 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2483 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3917 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2484 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3917 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2485 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3917 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2486 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3918 RG_ALU:   1 SP: 3917 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2487 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3918 RG_ALU:   7 SP: 3917 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2488 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3918 RG_ALU:   7 SP: 3917 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2489 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3918 RG_ALU:   7 SP: 3917 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2490 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3918 RG_ALU: 101 SP: 3917 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2490 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3917 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2491 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3917 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2492 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3917 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2493 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3917 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2494 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3917 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2495 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3917 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2497 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3917 RG_ALU:   1 SP: 3917 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2498 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3917 RG_ALU:   1 SP: 3917 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2499 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3917 RG_ALU:   1 SP: 3916 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2499 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3917 RG_ALU:   1 SP: 3916 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2500 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3916 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2501 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3916 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2502 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3916 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2503 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3916 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2504 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3917 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2504 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3917 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2505 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3917 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2506 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3917 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2508 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3917 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2509 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3917 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2510 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3917 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2511 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3917 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2512 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3917 RG_ALU:   1 SP: 3917 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2513 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3917 RG_ALU:   1 SP: 3917 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2514 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3917 RG_ALU:   1 SP: 3916 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2514 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3917 RG_ALU:   1 SP: 3916 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2515 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3916 RG_ALU:   1 SP: 3916 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2516 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3916 RG_ALU:   1 SP: 3916 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2517 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3916 RG_ALU:   1 SP: 3916 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2518 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3916 RG_ALU:   1 SP: 3916 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2519 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3916 RG_ALU:   1 SP: 3917 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2519 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3916 RG_ALU: 101 SP: 3917 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2520 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3916 RG_ALU: 101 SP: 3917 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2521 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3916 RG_ALU: 101 SP: 3917 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2522 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3916 RG_ALU:   7 SP: 3917 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2523 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3916 RG_ALU:   7 SP: 3917 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2524 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3916 RG_ALU:   7 SP: 3917 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2525 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3916 RG_ALU:   1 SP: 3917 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2526 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3916 RG_ALU:   1 SP: 3917 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2527 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3917 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2528 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3917 RG_ALU:   1 SP: 3917 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2529 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3917 RG_ALU:   1 SP: 3917 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2530 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3917 RG_ALU:   1 SP: 3916 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2530 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3917 RG_ALU:   1 SP: 3916 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2531 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3917 RG_ALU:   7 SP: 3916 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2532 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3917 RG_ALU:   7 SP: 3916 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2533 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3917 RG_ALU:   7 SP: 3916 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2534 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3917 RG_ALU: 101 SP: 3916 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2535 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3917 RG_ALU: 101 SP: 3916 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2536 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3917 RG_ALU: 101 SP: 3916 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2537 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3917 RG_ALU: 101 SP: 3916 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2538 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3917 RG_ALU: 101 SP: 3916 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2539 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3917 RG_ALU:   1 SP: 3916 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2540 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3917 RG_ALU:   1 SP: 3916 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2541 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3917 RG_ALU:   1 SP: 3916 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2542 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3916 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2543 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3916 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2544 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3915 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2544 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3915 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2545 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3915 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2546 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3915 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2547 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3916 RG_ALU:   1 SP: 3915 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2548 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3916 RG_ALU:   7 SP: 3915 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2549 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3916 RG_ALU:   7 SP: 3915 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2550 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3916 RG_ALU:   7 SP: 3915 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2551 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3916 RG_ALU: 101 SP: 3915 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2551 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3915 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2552 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3915 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2553 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3915 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2554 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3915 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2555 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3915 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2556 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3915 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2558 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3915 RG_ALU:   1 SP: 3915 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2559 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3915 RG_ALU:   1 SP: 3915 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2560 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3915 RG_ALU:   1 SP: 3914 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2560 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3915 RG_ALU:   1 SP: 3914 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2561 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3914 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2562 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3914 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2563 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3914 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2564 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3914 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2565 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3915 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2565 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3915 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2566 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3915 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2567 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3915 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2569 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3915 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2570 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3915 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2571 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3915 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2572 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3915 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2573 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3915 RG_ALU:   1 SP: 3915 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2574 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3915 RG_ALU:   1 SP: 3915 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2575 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3915 RG_ALU:   1 SP: 3914 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2575 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3915 RG_ALU:   1 SP: 3914 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2576 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3914 RG_ALU:   1 SP: 3914 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2577 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3914 RG_ALU:   1 SP: 3914 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2578 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3914 RG_ALU:   1 SP: 3914 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2579 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3914 RG_ALU:   1 SP: 3914 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2580 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3914 RG_ALU:   1 SP: 3915 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2580 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3914 RG_ALU: 101 SP: 3915 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2581 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3914 RG_ALU: 101 SP: 3915 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2582 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3914 RG_ALU: 101 SP: 3915 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2583 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3914 RG_ALU:   7 SP: 3915 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2584 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3914 RG_ALU:   7 SP: 3915 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2585 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3914 RG_ALU:   7 SP: 3915 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2586 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3914 RG_ALU:   1 SP: 3915 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2587 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3914 RG_ALU:   1 SP: 3915 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2588 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3915 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2589 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3915 RG_ALU:   1 SP: 3915 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2590 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3915 RG_ALU:   1 SP: 3915 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2591 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3915 RG_ALU:   1 SP: 3914 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2591 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3915 RG_ALU:   1 SP: 3914 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2592 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3915 RG_ALU:   7 SP: 3914 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2593 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3915 RG_ALU:   7 SP: 3914 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2594 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3915 RG_ALU:   7 SP: 3914 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2595 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3915 RG_ALU: 101 SP: 3914 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2596 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3915 RG_ALU: 101 SP: 3914 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2597 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3915 RG_ALU: 101 SP: 3914 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2598 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3915 RG_ALU: 101 SP: 3914 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2599 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3915 RG_ALU: 101 SP: 3914 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2600 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3915 RG_ALU:   1 SP: 3914 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2601 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3915 RG_ALU:   1 SP: 3914 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2602 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3915 RG_ALU:   1 SP: 3914 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2603 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3914 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2604 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3914 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2605 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3913 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2605 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3913 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2606 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3913 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2607 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3913 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2608 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3914 RG_ALU:   1 SP: 3913 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2609 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3914 RG_ALU:   7 SP: 3913 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2610 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3914 RG_ALU:   7 SP: 3913 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2611 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3914 RG_ALU:   7 SP: 3913 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2612 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3914 RG_ALU: 101 SP: 3913 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2612 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3913 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2613 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3913 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2614 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3913 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2615 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3913 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2616 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3913 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2617 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3913 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2619 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3913 RG_ALU:   1 SP: 3913 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2620 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3913 RG_ALU:   1 SP: 3913 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2621 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3913 RG_ALU:   1 SP: 3912 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2621 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3913 RG_ALU:   1 SP: 3912 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2622 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3912 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2623 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3912 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2624 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3912 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2625 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3912 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2626 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3913 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2626 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3913 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2627 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3913 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2628 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3913 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2630 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3913 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2631 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3913 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2632 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3913 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2633 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3913 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2634 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3913 RG_ALU:   1 SP: 3913 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2635 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3913 RG_ALU:   1 SP: 3913 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2636 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3913 RG_ALU:   1 SP: 3912 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2636 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3913 RG_ALU:   1 SP: 3912 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2637 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3912 RG_ALU:   1 SP: 3912 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2638 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3912 RG_ALU:   1 SP: 3912 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2639 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3912 RG_ALU:   1 SP: 3912 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2640 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3912 RG_ALU:   1 SP: 3912 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2641 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3912 RG_ALU:   1 SP: 3913 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2641 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3912 RG_ALU: 101 SP: 3913 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2642 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3912 RG_ALU: 101 SP: 3913 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2643 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3912 RG_ALU: 101 SP: 3913 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2644 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3912 RG_ALU:   7 SP: 3913 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2645 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3912 RG_ALU:   7 SP: 3913 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2646 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3912 RG_ALU:   7 SP: 3913 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2647 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3912 RG_ALU:   1 SP: 3913 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2648 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3912 RG_ALU:   1 SP: 3913 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2649 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3913 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2650 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3913 RG_ALU:   1 SP: 3913 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2651 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3913 RG_ALU:   1 SP: 3913 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2652 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3913 RG_ALU:   1 SP: 3912 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2652 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3913 RG_ALU:   1 SP: 3912 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2653 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3913 RG_ALU:   7 SP: 3912 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2654 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3913 RG_ALU:   7 SP: 3912 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2655 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3913 RG_ALU:   7 SP: 3912 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2656 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3913 RG_ALU: 101 SP: 3912 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2657 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3913 RG_ALU: 101 SP: 3912 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2658 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3913 RG_ALU: 101 SP: 3912 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2659 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3913 RG_ALU: 101 SP: 3912 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2660 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3913 RG_ALU: 101 SP: 3912 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2661 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3913 RG_ALU:   1 SP: 3912 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2662 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3913 RG_ALU:   1 SP: 3912 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2663 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3913 RG_ALU:   1 SP: 3912 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2664 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3912 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2665 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3912 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2666 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3911 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2666 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3911 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2667 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3911 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2668 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3911 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2669 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3912 RG_ALU:   1 SP: 3911 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2670 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3912 RG_ALU:   7 SP: 3911 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2671 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3912 RG_ALU:   7 SP: 3911 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2672 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3912 RG_ALU:   7 SP: 3911 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2673 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3912 RG_ALU: 101 SP: 3911 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2673 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3911 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2674 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3911 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2675 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3911 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2676 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3911 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2677 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3911 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2678 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3911 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2680 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3911 RG_ALU:   1 SP: 3911 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2681 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3911 RG_ALU:   1 SP: 3911 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2682 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3911 RG_ALU:   1 SP: 3910 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2682 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3911 RG_ALU:   1 SP: 3910 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2683 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3910 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2684 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3910 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2685 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3910 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2686 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3910 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2687 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3911 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2687 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3911 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2688 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3911 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2689 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3911 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2691 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3911 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2692 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3911 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2693 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3911 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2694 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3911 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2695 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3911 RG_ALU:   1 SP: 3911 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2696 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3911 RG_ALU:   1 SP: 3911 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2697 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3911 RG_ALU:   1 SP: 3910 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2697 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3911 RG_ALU:   1 SP: 3910 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2698 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3910 RG_ALU:   1 SP: 3910 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2699 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3910 RG_ALU:   1 SP: 3910 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2700 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3910 RG_ALU:   1 SP: 3910 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2701 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3910 RG_ALU:   1 SP: 3910 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2702 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3910 RG_ALU:   1 SP: 3911 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2702 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3910 RG_ALU: 101 SP: 3911 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2703 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3910 RG_ALU: 101 SP: 3911 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2704 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3910 RG_ALU: 101 SP: 3911 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2705 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3910 RG_ALU:   7 SP: 3911 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2706 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3910 RG_ALU:   7 SP: 3911 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2707 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3910 RG_ALU:   7 SP: 3911 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2708 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3910 RG_ALU:   1 SP: 3911 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2709 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3910 RG_ALU:   1 SP: 3911 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2710 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3911 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2711 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3911 RG_ALU:   1 SP: 3911 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2712 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3911 RG_ALU:   1 SP: 3911 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2713 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3911 RG_ALU:   1 SP: 3910 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2713 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3911 RG_ALU:   1 SP: 3910 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2714 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3911 RG_ALU:   7 SP: 3910 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2715 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3911 RG_ALU:   7 SP: 3910 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2716 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3911 RG_ALU:   7 SP: 3910 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2717 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3911 RG_ALU: 101 SP: 3910 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2718 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3911 RG_ALU: 101 SP: 3910 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2719 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3911 RG_ALU: 101 SP: 3910 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2720 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3911 RG_ALU: 101 SP: 3910 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2721 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3911 RG_ALU: 101 SP: 3910 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2722 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3911 RG_ALU:   1 SP: 3910 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2723 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3911 RG_ALU:   1 SP: 3910 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2724 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3911 RG_ALU:   1 SP: 3910 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2725 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3910 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2726 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3910 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2727 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3909 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2727 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3909 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2728 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3909 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2729 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3909 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2730 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3910 RG_ALU:   1 SP: 3909 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2731 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3910 RG_ALU:   7 SP: 3909 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2732 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3910 RG_ALU:   7 SP: 3909 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2733 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3910 RG_ALU:   7 SP: 3909 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2734 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3910 RG_ALU: 101 SP: 3909 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2734 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3909 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2735 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3909 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2736 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3909 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2737 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3909 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2738 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3909 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2739 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3909 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2741 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3909 RG_ALU:   1 SP: 3909 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2742 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3909 RG_ALU:   1 SP: 3909 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2743 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3909 RG_ALU:   1 SP: 3908 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2743 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3909 RG_ALU:   1 SP: 3908 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2744 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3908 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2745 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3908 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2746 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3908 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2747 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3908 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2748 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3909 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2748 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3909 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2749 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3909 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2750 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3909 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2752 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3909 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2753 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3909 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2754 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3909 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2755 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3909 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2756 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3909 RG_ALU:   1 SP: 3909 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2757 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3909 RG_ALU:   1 SP: 3909 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2758 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3909 RG_ALU:   1 SP: 3908 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2758 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3909 RG_ALU:   1 SP: 3908 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2759 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3908 RG_ALU:   1 SP: 3908 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2760 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3908 RG_ALU:   1 SP: 3908 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2761 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3908 RG_ALU:   1 SP: 3908 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2762 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3908 RG_ALU:   1 SP: 3908 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2763 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3908 RG_ALU:   1 SP: 3909 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2763 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3908 RG_ALU: 101 SP: 3909 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2764 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3908 RG_ALU: 101 SP: 3909 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2765 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3908 RG_ALU: 101 SP: 3909 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2766 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3908 RG_ALU:   7 SP: 3909 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2767 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3908 RG_ALU:   7 SP: 3909 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2768 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3908 RG_ALU:   7 SP: 3909 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2769 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3908 RG_ALU:   1 SP: 3909 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2770 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3908 RG_ALU:   1 SP: 3909 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2771 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3909 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2772 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3909 RG_ALU:   1 SP: 3909 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2773 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3909 RG_ALU:   1 SP: 3909 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2774 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3909 RG_ALU:   1 SP: 3908 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2774 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3909 RG_ALU:   1 SP: 3908 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2775 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3909 RG_ALU:   7 SP: 3908 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2776 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3909 RG_ALU:   7 SP: 3908 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2777 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3909 RG_ALU:   7 SP: 3908 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2778 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3909 RG_ALU: 101 SP: 3908 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2779 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3909 RG_ALU: 101 SP: 3908 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2780 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3909 RG_ALU: 101 SP: 3908 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2781 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3909 RG_ALU: 101 SP: 3908 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2782 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3909 RG_ALU: 101 SP: 3908 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2783 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3909 RG_ALU:   1 SP: 3908 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2784 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3909 RG_ALU:   1 SP: 3908 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2785 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3909 RG_ALU:   1 SP: 3908 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2786 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3908 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2787 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3908 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2788 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3907 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2788 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3907 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2789 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3907 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2790 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3907 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2791 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3908 RG_ALU:   1 SP: 3907 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2792 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3908 RG_ALU:   7 SP: 3907 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2793 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3908 RG_ALU:   7 SP: 3907 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2794 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3908 RG_ALU:   7 SP: 3907 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2795 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3908 RG_ALU: 101 SP: 3907 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2795 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3907 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2796 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3907 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2797 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3907 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2798 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3907 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2799 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3907 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2800 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3907 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2802 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3907 RG_ALU:   1 SP: 3907 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2803 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3907 RG_ALU:   1 SP: 3907 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2804 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3907 RG_ALU:   1 SP: 3906 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2804 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3907 RG_ALU:   1 SP: 3906 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2805 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3906 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2806 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3906 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2807 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3906 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2808 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3906 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2809 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3907 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2809 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3907 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2810 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3907 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2811 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3907 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2813 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3907 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2814 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3907 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2815 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3907 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2816 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3907 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2817 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3907 RG_ALU:   1 SP: 3907 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2818 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3907 RG_ALU:   1 SP: 3907 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2819 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3907 RG_ALU:   1 SP: 3906 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2819 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3907 RG_ALU:   1 SP: 3906 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2820 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3906 RG_ALU:   1 SP: 3906 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2821 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3906 RG_ALU:   1 SP: 3906 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2822 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3906 RG_ALU:   1 SP: 3906 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2823 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3906 RG_ALU:   1 SP: 3906 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2824 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3906 RG_ALU:   1 SP: 3907 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2824 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3906 RG_ALU: 101 SP: 3907 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2825 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3906 RG_ALU: 101 SP: 3907 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2826 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3906 RG_ALU: 101 SP: 3907 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2827 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3906 RG_ALU:   7 SP: 3907 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2828 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3906 RG_ALU:   7 SP: 3907 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2829 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3906 RG_ALU:   7 SP: 3907 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2830 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3906 RG_ALU:   1 SP: 3907 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2831 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3906 RG_ALU:   1 SP: 3907 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2832 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3907 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2833 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3907 RG_ALU:   1 SP: 3907 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2834 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3907 RG_ALU:   1 SP: 3907 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2835 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3907 RG_ALU:   1 SP: 3906 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2835 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3907 RG_ALU:   1 SP: 3906 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2836 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3907 RG_ALU:   7 SP: 3906 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2837 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3907 RG_ALU:   7 SP: 3906 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2838 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3907 RG_ALU:   7 SP: 3906 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2839 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3907 RG_ALU: 101 SP: 3906 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2840 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3907 RG_ALU: 101 SP: 3906 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2841 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3907 RG_ALU: 101 SP: 3906 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2842 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3907 RG_ALU: 101 SP: 3906 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2843 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3907 RG_ALU: 101 SP: 3906 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2844 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3907 RG_ALU:   1 SP: 3906 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2845 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3907 RG_ALU:   1 SP: 3906 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2846 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3907 RG_ALU:   1 SP: 3906 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2847 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3906 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2848 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3906 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2849 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3905 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2849 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3905 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2850 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3905 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2851 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3905 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2852 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3906 RG_ALU:   1 SP: 3905 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2853 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3906 RG_ALU:   7 SP: 3905 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2854 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3906 RG_ALU:   7 SP: 3905 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2855 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3906 RG_ALU:   7 SP: 3905 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2856 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3906 RG_ALU: 101 SP: 3905 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2856 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3905 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2857 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3905 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2858 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3905 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2859 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3905 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2860 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3905 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2861 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3905 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2863 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3905 RG_ALU:   1 SP: 3905 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2864 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3905 RG_ALU:   1 SP: 3905 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2865 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3905 RG_ALU:   1 SP: 3904 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2865 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3905 RG_ALU:   1 SP: 3904 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2866 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3904 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2867 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3904 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2868 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3904 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2869 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3904 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2870 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3905 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2870 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3905 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2871 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3905 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2872 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3905 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2874 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3905 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2875 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3905 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2876 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3905 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2877 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3905 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2878 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3905 RG_ALU:   1 SP: 3905 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2879 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3905 RG_ALU:   1 SP: 3905 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2880 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3905 RG_ALU:   1 SP: 3904 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2880 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3905 RG_ALU:   1 SP: 3904 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2881 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3904 RG_ALU:   1 SP: 3904 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2882 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3904 RG_ALU:   1 SP: 3904 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2883 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3904 RG_ALU:   1 SP: 3904 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2884 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3904 RG_ALU:   1 SP: 3904 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2885 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3904 RG_ALU:   1 SP: 3905 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2885 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3904 RG_ALU: 101 SP: 3905 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2886 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3904 RG_ALU: 101 SP: 3905 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2887 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3904 RG_ALU: 101 SP: 3905 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2888 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3904 RG_ALU:   7 SP: 3905 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2889 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3904 RG_ALU:   7 SP: 3905 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2890 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3904 RG_ALU:   7 SP: 3905 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2891 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3904 RG_ALU:   1 SP: 3905 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2892 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3904 RG_ALU:   1 SP: 3905 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2893 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3905 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2894 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3905 RG_ALU:   1 SP: 3905 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2895 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3905 RG_ALU:   1 SP: 3905 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2896 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3905 RG_ALU:   1 SP: 3904 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2896 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3905 RG_ALU:   1 SP: 3904 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2897 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3905 RG_ALU:   7 SP: 3904 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2898 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3905 RG_ALU:   7 SP: 3904 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2899 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3905 RG_ALU:   7 SP: 3904 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2900 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3905 RG_ALU: 101 SP: 3904 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2901 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3905 RG_ALU: 101 SP: 3904 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2902 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3905 RG_ALU: 101 SP: 3904 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2903 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3905 RG_ALU: 101 SP: 3904 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2904 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3905 RG_ALU: 101 SP: 3904 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2905 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3905 RG_ALU:   1 SP: 3904 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2906 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3905 RG_ALU:   1 SP: 3904 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2907 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3905 RG_ALU:   1 SP: 3904 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2908 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3904 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2909 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3904 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2910 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3903 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2910 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3903 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2911 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3903 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2912 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3903 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2913 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3904 RG_ALU:   1 SP: 3903 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2914 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3904 RG_ALU:   7 SP: 3903 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2915 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3904 RG_ALU:   7 SP: 3903 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2916 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3904 RG_ALU:   7 SP: 3903 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2917 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3904 RG_ALU: 101 SP: 3903 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2917 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3903 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2918 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3903 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2919 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3903 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2920 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3903 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2921 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3903 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2922 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3903 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2924 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3903 RG_ALU:   1 SP: 3903 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2925 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3903 RG_ALU:   1 SP: 3903 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2926 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3903 RG_ALU:   1 SP: 3902 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2926 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3903 RG_ALU:   1 SP: 3902 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2927 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3902 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2928 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3902 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2929 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3902 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2930 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3902 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2931 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3903 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2931 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3903 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2932 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3903 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2933 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3903 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2935 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3903 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2936 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3903 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2937 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3903 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2938 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3903 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 2939 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3903 RG_ALU:   1 SP: 3903 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 2940 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3903 RG_ALU:   1 SP: 3903 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 2941 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3903 RG_ALU:   1 SP: 3902 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2941 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3903 RG_ALU:   1 SP: 3902 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 2942 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3902 RG_ALU:   1 SP: 3902 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 2943 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3902 RG_ALU:   1 SP: 3902 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 2944 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3902 RG_ALU:   1 SP: 3902 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 2945 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3902 RG_ALU:   1 SP: 3902 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 2946 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3902 RG_ALU:   1 SP: 3903 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 2946 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3902 RG_ALU: 101 SP: 3903 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 2947 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3902 RG_ALU: 101 SP: 3903 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 2948 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3902 RG_ALU: 101 SP: 3903 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 2949 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3902 RG_ALU:   7 SP: 3903 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 2950 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3902 RG_ALU:   7 SP: 3903 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 2951 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3902 RG_ALU:   7 SP: 3903 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 2952 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3902 RG_ALU:   1 SP: 3903 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 2953 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3902 RG_ALU:   1 SP: 3903 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 2954 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3903 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 2955 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3903 RG_ALU:   1 SP: 3903 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 2956 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3903 RG_ALU:   1 SP: 3903 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 2957 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3903 RG_ALU:   1 SP: 3902 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 2957 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3903 RG_ALU:   1 SP: 3902 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 2958 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3903 RG_ALU:   7 SP: 3902 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2959 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3903 RG_ALU:   7 SP: 3902 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 2960 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3903 RG_ALU:   7 SP: 3902 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 2961 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3903 RG_ALU: 101 SP: 3902 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2962 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3903 RG_ALU: 101 SP: 3902 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2963 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3903 RG_ALU: 101 SP: 3902 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 2964 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3903 RG_ALU: 101 SP: 3902 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 2965 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3903 RG_ALU: 101 SP: 3902 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 2966 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3903 RG_ALU:   1 SP: 3902 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 2967 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3903 RG_ALU:   1 SP: 3902 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 2968 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3903 RG_ALU:   1 SP: 3902 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 2969 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3902 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 2970 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3902 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 2971 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3901 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 2971 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3901 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 2972 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3901 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2973 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3901 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2974 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3902 RG_ALU:   1 SP: 3901 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 2975 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3902 RG_ALU:   7 SP: 3901 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 2976 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3902 RG_ALU:   7 SP: 3901 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 2977 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3902 RG_ALU:   7 SP: 3901 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 2978 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3902 RG_ALU: 101 SP: 3901 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 2978 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3901 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 2979 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3901 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 2980 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3901 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 2981 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3901 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 2982 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3901 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 2983 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3901 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 2985 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3901 RG_ALU:   1 SP: 3901 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 2986 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3901 RG_ALU:   1 SP: 3901 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 2987 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3901 RG_ALU:   1 SP: 3900 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 2987 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3901 RG_ALU:   1 SP: 3900 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 2988 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3900 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 2989 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3900 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 2990 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3900 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 2991 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3900 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 2992 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3901 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 2992 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3901 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 2993 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3901 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 2994 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3901 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 2996 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3901 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 2997 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3901 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 2998 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3901 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 2999 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3901 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 3000 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3901 RG_ALU:   1 SP: 3901 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 3001 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3901 RG_ALU:   1 SP: 3901 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 3002 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3901 RG_ALU:   1 SP: 3900 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3002 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3901 RG_ALU:   1 SP: 3900 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 3003 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3900 RG_ALU:   1 SP: 3900 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 3004 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3900 RG_ALU:   1 SP: 3900 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 3005 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3900 RG_ALU:   1 SP: 3900 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 3006 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3900 RG_ALU:   1 SP: 3900 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 3007 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3900 RG_ALU:   1 SP: 3901 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 3007 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3900 RG_ALU: 101 SP: 3901 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 3008 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3900 RG_ALU: 101 SP: 3901 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 3009 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3900 RG_ALU: 101 SP: 3901 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 3010 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3900 RG_ALU:   7 SP: 3901 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 3011 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3900 RG_ALU:   7 SP: 3901 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 3012 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3900 RG_ALU:   7 SP: 3901 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 3013 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3900 RG_ALU:   1 SP: 3901 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 3014 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3900 RG_ALU:   1 SP: 3901 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 3015 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3901 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 3016 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3901 RG_ALU:   1 SP: 3901 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 3017 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3901 RG_ALU:   1 SP: 3901 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 3018 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3901 RG_ALU:   1 SP: 3900 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 3018 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3901 RG_ALU:   1 SP: 3900 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 3019 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3901 RG_ALU:   7 SP: 3900 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3020 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3901 RG_ALU:   7 SP: 3900 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 3021 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3901 RG_ALU:   7 SP: 3900 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 3022 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3901 RG_ALU: 101 SP: 3900 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3023 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3901 RG_ALU: 101 SP: 3900 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3024 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3901 RG_ALU: 101 SP: 3900 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 3025 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3901 RG_ALU: 101 SP: 3900 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 3026 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3901 RG_ALU: 101 SP: 3900 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 3027 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3901 RG_ALU:   1 SP: 3900 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3028 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3901 RG_ALU:   1 SP: 3900 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3029 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3901 RG_ALU:   1 SP: 3900 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 3030 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3900 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 3031 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3900 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 3032 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3899 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3032 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3899 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 3033 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3899 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3034 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3899 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3035 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3900 RG_ALU:   1 SP: 3899 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 3036 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3900 RG_ALU:   7 SP: 3899 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 3037 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3900 RG_ALU:   7 SP: 3899 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 3038 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3900 RG_ALU:   7 SP: 3899 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 3039 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3900 RG_ALU: 101 SP: 3899 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 3039 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3899 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 3040 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3899 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 3041 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3899 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 3042 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3899 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3043 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3899 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3044 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3899 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 3046 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3899 RG_ALU:   1 SP: 3899 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 3047 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3899 RG_ALU:   1 SP: 3899 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 3048 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3899 RG_ALU:   1 SP: 3898 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 3048 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3899 RG_ALU:   1 SP: 3898 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 3049 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3898 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 3050 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3898 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 3051 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3898 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 3052 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3898 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 3053 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3899 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 3053 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3899 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 3054 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3899 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 3055 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3899 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 3057 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3899 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 3058 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3899 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 3059 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3899 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 3060 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3899 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 3061 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3899 RG_ALU:   1 SP: 3899 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 3062 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3899 RG_ALU:   1 SP: 3899 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 3063 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3899 RG_ALU:   1 SP: 3898 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3063 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3899 RG_ALU:   1 SP: 3898 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 3064 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3898 RG_ALU:   1 SP: 3898 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 3065 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3898 RG_ALU:   1 SP: 3898 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 3066 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3898 RG_ALU:   1 SP: 3898 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 3067 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3898 RG_ALU:   1 SP: 3898 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 3068 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3898 RG_ALU:   1 SP: 3899 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 3068 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3898 RG_ALU: 101 SP: 3899 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 3069 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3898 RG_ALU: 101 SP: 3899 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 3070 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3898 RG_ALU: 101 SP: 3899 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 3071 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3898 RG_ALU:   7 SP: 3899 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 3072 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3898 RG_ALU:   7 SP: 3899 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 3073 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3898 RG_ALU:   7 SP: 3899 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 3074 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3898 RG_ALU:   1 SP: 3899 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 3075 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3898 RG_ALU:   1 SP: 3899 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 3076 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3899 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 3077 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3899 RG_ALU:   1 SP: 3899 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 3078 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3899 RG_ALU:   1 SP: 3899 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 3079 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3899 RG_ALU:   1 SP: 3898 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 3079 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3899 RG_ALU:   1 SP: 3898 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 3080 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3899 RG_ALU:   7 SP: 3898 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3081 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3899 RG_ALU:   7 SP: 3898 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 3082 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3899 RG_ALU:   7 SP: 3898 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 3083 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3899 RG_ALU: 101 SP: 3898 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3084 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3899 RG_ALU: 101 SP: 3898 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3085 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3899 RG_ALU: 101 SP: 3898 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 3086 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3899 RG_ALU: 101 SP: 3898 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 3087 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3899 RG_ALU: 101 SP: 3898 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 3088 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3899 RG_ALU:   1 SP: 3898 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3089 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3899 RG_ALU:   1 SP: 3898 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3090 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3899 RG_ALU:   1 SP: 3898 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 3091 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3898 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 3092 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3898 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 3093 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3897 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3093 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3897 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 3094 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3897 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3095 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3897 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3096 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3898 RG_ALU:   1 SP: 3897 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 3097 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3898 RG_ALU:   7 SP: 3897 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 3098 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3898 RG_ALU:   7 SP: 3897 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 3099 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3898 RG_ALU:   7 SP: 3897 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 3100 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3898 RG_ALU: 101 SP: 3897 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 3100 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3897 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 3101 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3897 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 3102 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3897 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 3103 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3897 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3104 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3897 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3105 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3897 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 3107 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3897 RG_ALU:   1 SP: 3897 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 3108 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3897 RG_ALU:   1 SP: 3897 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 3109 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3897 RG_ALU:   1 SP: 3896 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 3109 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3897 RG_ALU:   1 SP: 3896 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 3110 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3896 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 3111 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3896 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 3112 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3896 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 3113 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3896 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 3114 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3897 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 3114 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3897 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 3115 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3897 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 3116 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3897 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 3118 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3897 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 3119 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3897 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 3120 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3897 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 3121 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3897 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 3122 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3897 RG_ALU:   1 SP: 3897 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 3123 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3897 RG_ALU:   1 SP: 3897 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 3124 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3897 RG_ALU:   1 SP: 3896 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3124 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3897 RG_ALU:   1 SP: 3896 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 3125 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3896 RG_ALU:   1 SP: 3896 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 3126 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3896 RG_ALU:   1 SP: 3896 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 3127 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3896 RG_ALU:   1 SP: 3896 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 3128 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3896 RG_ALU:   1 SP: 3896 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 3129 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3896 RG_ALU:   1 SP: 3897 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 3129 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3896 RG_ALU: 101 SP: 3897 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 3130 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3896 RG_ALU: 101 SP: 3897 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 3131 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3896 RG_ALU: 101 SP: 3897 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 3132 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3896 RG_ALU:   7 SP: 3897 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 3133 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3896 RG_ALU:   7 SP: 3897 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 3134 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3896 RG_ALU:   7 SP: 3897 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 3135 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3896 RG_ALU:   1 SP: 3897 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 3136 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3896 RG_ALU:   1 SP: 3897 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 3137 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3897 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 3138 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3897 RG_ALU:   1 SP: 3897 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 3139 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3897 RG_ALU:   1 SP: 3897 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 3140 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3897 RG_ALU:   1 SP: 3896 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 3140 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3897 RG_ALU:   1 SP: 3896 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 3141 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3897 RG_ALU:   7 SP: 3896 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3142 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3897 RG_ALU:   7 SP: 3896 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 3143 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3897 RG_ALU:   7 SP: 3896 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 3144 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3897 RG_ALU: 101 SP: 3896 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3145 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3897 RG_ALU: 101 SP: 3896 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3146 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3897 RG_ALU: 101 SP: 3896 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 3147 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3897 RG_ALU: 101 SP: 3896 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 3148 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3897 RG_ALU: 101 SP: 3896 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 3149 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3897 RG_ALU:   1 SP: 3896 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3150 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3897 RG_ALU:   1 SP: 3896 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3151 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3897 RG_ALU:   1 SP: 3896 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 3152 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3896 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 3153 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3896 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 3154 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3895 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3154 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3895 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 3155 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3895 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3156 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3895 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3157 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3896 RG_ALU:   1 SP: 3895 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 3158 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3896 RG_ALU:   7 SP: 3895 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 3159 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3896 RG_ALU:   7 SP: 3895 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 3160 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3896 RG_ALU:   7 SP: 3895 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 3161 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3896 RG_ALU: 101 SP: 3895 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 3161 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3895 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 3162 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3895 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 3163 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3895 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 3164 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3895 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3165 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3895 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3166 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3895 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 3168 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3895 RG_ALU:   1 SP: 3895 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 3169 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3895 RG_ALU:   1 SP: 3895 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 3170 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3895 RG_ALU:   1 SP: 3894 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 3170 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3895 RG_ALU:   1 SP: 3894 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 3171 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3894 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 3172 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3894 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 3173 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3894 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 3174 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3894 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 3175 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3895 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 3175 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3895 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 3176 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3895 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 3177 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3895 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 3179 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3895 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 3180 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3895 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 3181 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3895 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 3182 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3895 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 3183 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3895 RG_ALU:   1 SP: 3895 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 3184 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3895 RG_ALU:   1 SP: 3895 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 3185 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3895 RG_ALU:   1 SP: 3894 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3185 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3895 RG_ALU:   1 SP: 3894 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 3186 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3894 RG_ALU:   1 SP: 3894 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 3187 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3894 RG_ALU:   1 SP: 3894 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 3188 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3894 RG_ALU:   1 SP: 3894 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 3189 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3894 RG_ALU:   1 SP: 3894 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 3190 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3894 RG_ALU:   1 SP: 3895 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 3190 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3894 RG_ALU: 101 SP: 3895 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 3191 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3894 RG_ALU: 101 SP: 3895 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 3192 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3894 RG_ALU: 101 SP: 3895 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 3193 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3894 RG_ALU:   7 SP: 3895 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 3194 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3894 RG_ALU:   7 SP: 3895 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 3195 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3894 RG_ALU:   7 SP: 3895 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 3196 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3894 RG_ALU:   1 SP: 3895 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 3197 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3894 RG_ALU:   1 SP: 3895 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 3198 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3895 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 3199 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3895 RG_ALU:   1 SP: 3895 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 3200 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3895 RG_ALU:   1 SP: 3895 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 3201 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3895 RG_ALU:   1 SP: 3894 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 3201 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3895 RG_ALU:   1 SP: 3894 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 3202 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3895 RG_ALU:   7 SP: 3894 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3203 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3895 RG_ALU:   7 SP: 3894 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 3204 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3895 RG_ALU:   7 SP: 3894 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 3205 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3895 RG_ALU: 101 SP: 3894 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3206 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3895 RG_ALU: 101 SP: 3894 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3207 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3895 RG_ALU: 101 SP: 3894 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 3208 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3895 RG_ALU: 101 SP: 3894 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 3209 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3895 RG_ALU: 101 SP: 3894 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 3210 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3895 RG_ALU:   1 SP: 3894 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3211 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3895 RG_ALU:   1 SP: 3894 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3212 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3895 RG_ALU:   1 SP: 3894 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 3213 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3894 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 3214 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3894 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 3215 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3893 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3215 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3893 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 3216 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3893 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3217 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3893 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3218 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3894 RG_ALU:   1 SP: 3893 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 3219 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3894 RG_ALU:   7 SP: 3893 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 3220 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3894 RG_ALU:   7 SP: 3893 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 3221 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3894 RG_ALU:   7 SP: 3893 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 3222 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3894 RG_ALU: 101 SP: 3893 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 3222 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3893 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 3223 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3893 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 3224 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3893 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 3225 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3893 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3226 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3893 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3227 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3893 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 3229 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3893 RG_ALU:   1 SP: 3893 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 3230 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3893 RG_ALU:   1 SP: 3893 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 3231 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3893 RG_ALU:   1 SP: 3892 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 3231 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3893 RG_ALU:   1 SP: 3892 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 3232 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3892 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 3233 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3892 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 3234 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3892 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 3235 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3892 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 3236 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3893 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 3236 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3893 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 3237 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3893 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 3238 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3893 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 3240 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3893 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 3241 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3893 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 3242 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3893 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 3243 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3893 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 3244 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3893 RG_ALU:   1 SP: 3893 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 3245 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3893 RG_ALU:   1 SP: 3893 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 3246 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3893 RG_ALU:   1 SP: 3892 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3246 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3893 RG_ALU:   1 SP: 3892 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 3247 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3892 RG_ALU:   1 SP: 3892 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 3248 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3892 RG_ALU:   1 SP: 3892 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 3249 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3892 RG_ALU:   1 SP: 3892 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 3250 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3892 RG_ALU:   1 SP: 3892 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 3251 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3892 RG_ALU:   1 SP: 3893 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 3251 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3892 RG_ALU: 101 SP: 3893 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 3252 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3892 RG_ALU: 101 SP: 3893 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 3253 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3892 RG_ALU: 101 SP: 3893 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 3254 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3892 RG_ALU:   7 SP: 3893 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 3255 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3892 RG_ALU:   7 SP: 3893 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 3256 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3892 RG_ALU:   7 SP: 3893 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 3257 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3892 RG_ALU:   1 SP: 3893 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 3258 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3892 RG_ALU:   1 SP: 3893 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 3259 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3893 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 3260 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3893 RG_ALU:   1 SP: 3893 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 3261 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3893 RG_ALU:   1 SP: 3893 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 3262 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3893 RG_ALU:   1 SP: 3892 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 3262 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3893 RG_ALU:   1 SP: 3892 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 3263 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3893 RG_ALU:   7 SP: 3892 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3264 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3893 RG_ALU:   7 SP: 3892 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 3265 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3893 RG_ALU:   7 SP: 3892 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 3266 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3893 RG_ALU: 101 SP: 3892 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3267 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3893 RG_ALU: 101 SP: 3892 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3268 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3893 RG_ALU: 101 SP: 3892 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 3269 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3893 RG_ALU: 101 SP: 3892 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 3270 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3893 RG_ALU: 101 SP: 3892 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 3271 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3893 RG_ALU:   1 SP: 3892 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3272 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3893 RG_ALU:   1 SP: 3892 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3273 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3893 RG_ALU:   1 SP: 3892 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 3274 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3892 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 3275 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3892 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 3276 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3891 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3276 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3891 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 3277 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3891 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3278 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3891 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3279 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3892 RG_ALU:   1 SP: 3891 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 3280 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3892 RG_ALU:   7 SP: 3891 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 3281 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3892 RG_ALU:   7 SP: 3891 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 3282 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3892 RG_ALU:   7 SP: 3891 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 3283 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3892 RG_ALU: 101 SP: 3891 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 3283 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3891 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 3284 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3891 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 3285 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3891 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 3286 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3891 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3287 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3891 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3288 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3891 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 3290 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3891 RG_ALU:   1 SP: 3891 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 3291 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3891 RG_ALU:   1 SP: 3891 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 3292 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3891 RG_ALU:   1 SP: 3890 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 3292 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3891 RG_ALU:   1 SP: 3890 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 3293 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3890 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 3294 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3890 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 3295 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3890 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 3296 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3890 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 3297 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3891 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 3297 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3891 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 3298 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3891 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 3299 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3891 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 3301 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3891 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 3302 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3891 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 3303 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3891 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 3304 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3891 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 3305 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3891 RG_ALU:   1 SP: 3891 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 3306 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3891 RG_ALU:   1 SP: 3891 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 3307 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3891 RG_ALU:   1 SP: 3890 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3307 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3891 RG_ALU:   1 SP: 3890 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 3308 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3890 RG_ALU:   1 SP: 3890 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 3309 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3890 RG_ALU:   1 SP: 3890 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 3310 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3890 RG_ALU:   1 SP: 3890 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 3311 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3890 RG_ALU:   1 SP: 3890 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 3312 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3890 RG_ALU:   1 SP: 3891 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 3312 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3890 RG_ALU: 101 SP: 3891 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 3313 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3890 RG_ALU: 101 SP: 3891 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 3314 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3890 RG_ALU: 101 SP: 3891 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 3315 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3890 RG_ALU:   7 SP: 3891 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 3316 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3890 RG_ALU:   7 SP: 3891 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 3317 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3890 RG_ALU:   7 SP: 3891 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 3318 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3890 RG_ALU:   1 SP: 3891 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 3319 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3890 RG_ALU:   1 SP: 3891 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 3320 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3891 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 3321 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3891 RG_ALU:   1 SP: 3891 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 3322 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3891 RG_ALU:   1 SP: 3891 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 3323 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3891 RG_ALU:   1 SP: 3890 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 3323 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3891 RG_ALU:   1 SP: 3890 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 3324 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3891 RG_ALU:   7 SP: 3890 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3325 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3891 RG_ALU:   7 SP: 3890 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 3326 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3891 RG_ALU:   7 SP: 3890 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 3327 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3891 RG_ALU: 101 SP: 3890 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3328 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3891 RG_ALU: 101 SP: 3890 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3329 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3891 RG_ALU: 101 SP: 3890 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 3330 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3891 RG_ALU: 101 SP: 3890 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 3331 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3891 RG_ALU: 101 SP: 3890 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 3332 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3891 RG_ALU:   1 SP: 3890 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3333 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3891 RG_ALU:   1 SP: 3890 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3334 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3891 RG_ALU:   1 SP: 3890 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 3335 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3890 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 3336 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3890 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 3337 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3889 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3337 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3889 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 3338 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3889 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3339 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3889 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3340 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3890 RG_ALU:   1 SP: 3889 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 3341 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3890 RG_ALU:   7 SP: 3889 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 3342 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3890 RG_ALU:   7 SP: 3889 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 3343 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3890 RG_ALU:   7 SP: 3889 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 3344 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3890 RG_ALU: 101 SP: 3889 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 3344 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3889 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 3345 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3889 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 3346 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3889 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 3347 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3889 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3348 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3889 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3349 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3889 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 3351 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3889 RG_ALU:   1 SP: 3889 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 3352 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3889 RG_ALU:   1 SP: 3889 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 3353 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3889 RG_ALU:   1 SP: 3888 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 3353 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3889 RG_ALU:   1 SP: 3888 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 3354 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3888 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 3355 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3888 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 3356 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3888 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 3357 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3888 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 3358 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3889 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 3358 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3889 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 3359 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3889 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 3360 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3889 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 3362 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3889 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 3363 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3889 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 3364 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3889 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 3365 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3889 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 3366 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3889 RG_ALU:   1 SP: 3889 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 3367 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3889 RG_ALU:   1 SP: 3889 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 3368 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3889 RG_ALU:   1 SP: 3888 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3368 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3889 RG_ALU:   1 SP: 3888 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 3369 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3888 RG_ALU:   1 SP: 3888 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 3370 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3888 RG_ALU:   1 SP: 3888 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 3371 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3888 RG_ALU:   1 SP: 3888 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 3372 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3888 RG_ALU:   1 SP: 3888 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 3373 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3888 RG_ALU:   1 SP: 3889 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 3373 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3888 RG_ALU: 101 SP: 3889 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 3374 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3888 RG_ALU: 101 SP: 3889 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 3375 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3888 RG_ALU: 101 SP: 3889 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 3376 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3888 RG_ALU:   7 SP: 3889 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 3377 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3888 RG_ALU:   7 SP: 3889 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 3378 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3888 RG_ALU:   7 SP: 3889 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 3379 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3888 RG_ALU:   1 SP: 3889 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 3380 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3888 RG_ALU:   1 SP: 3889 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 3381 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3889 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 3382 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3889 RG_ALU:   1 SP: 3889 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 3383 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3889 RG_ALU:   1 SP: 3889 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 3384 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3889 RG_ALU:   1 SP: 3888 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 3384 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3889 RG_ALU:   1 SP: 3888 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 3385 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3889 RG_ALU:   7 SP: 3888 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3386 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3889 RG_ALU:   7 SP: 3888 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 3387 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3889 RG_ALU:   7 SP: 3888 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 3388 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3889 RG_ALU: 101 SP: 3888 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3389 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3889 RG_ALU: 101 SP: 3888 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3390 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3889 RG_ALU: 101 SP: 3888 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 3391 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3889 RG_ALU: 101 SP: 3888 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 3392 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3889 RG_ALU: 101 SP: 3888 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 3393 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3889 RG_ALU:   1 SP: 3888 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3394 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3889 RG_ALU:   1 SP: 3888 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3395 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3889 RG_ALU:   1 SP: 3888 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 3396 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3888 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 3397 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3888 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 3398 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3887 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3398 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3887 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 3399 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3887 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3400 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3887 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3401 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3888 RG_ALU:   1 SP: 3887 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 3402 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3888 RG_ALU:   7 SP: 3887 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 3403 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3888 RG_ALU:   7 SP: 3887 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 3404 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3888 RG_ALU:   7 SP: 3887 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 3405 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3888 RG_ALU: 101 SP: 3887 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 3405 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3887 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 3406 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3887 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 3407 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3887 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 3408 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3887 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3409 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3887 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3410 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3887 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 3412 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3887 RG_ALU:   1 SP: 3887 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 3413 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3887 RG_ALU:   1 SP: 3887 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 3414 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3887 RG_ALU:   1 SP: 3886 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 3414 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3887 RG_ALU:   1 SP: 3886 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 3415 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3886 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 3416 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3886 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 3417 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3886 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 3418 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3886 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 3419 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3887 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 3419 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3887 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 3420 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3887 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 3421 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3887 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 3423 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3887 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 3424 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3887 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 3425 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 101 RG_ALU:   1 SP: 3887 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 3426 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 101 RG_ALU:   1 SP: 3887 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 3427 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3887 RG_ALU:   1 SP: 3887 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 3428 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3887 RG_ALU:   1 SP: 3887 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 3429 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3887 RG_ALU:   1 SP: 3886 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3429 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3887 RG_ALU:   1 SP: 3886 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 3430 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3886 RG_ALU:   1 SP: 3886 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 3431 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 101 LG_ALU: 3886 RG_ALU:   1 SP: 3886 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 3432 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3886 RG_ALU:   1 SP: 3886 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 3433 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3886 RG_ALU:   1 SP: 3886 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 3434 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3886 RG_ALU:   1 SP: 3887 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 3434 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3886 RG_ALU: 101 SP: 3887 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 3435 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3886 RG_ALU: 101 SP: 3887 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 3436 PC:   4 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3886 RG_ALU: 101 SP: 3887 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 3437 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3886 RG_ALU:   7 SP: 3887 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 3438 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3886 RG_ALU:   7 SP: 3887 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 3439 PC:   5 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3886 RG_ALU:   7 SP: 3887 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 3440 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3886 RG_ALU:   1 SP: 3887 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 3441 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3886 RG_ALU:   1 SP: 3887 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 3442 PC:   6 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3887 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 3443 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3887 RG_ALU:   1 SP: 3887 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 3444 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3887 RG_ALU:   1 SP: 3887 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 3445 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3887 RG_ALU:   1 SP: 3886 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 3445 PC:   7 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3887 RG_ALU:   1 SP: 3886 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 3446 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3887 RG_ALU:   7 SP: 3886 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3447 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3887 RG_ALU:   7 SP: 3886 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 3448 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3887 RG_ALU:   7 SP: 3886 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 3449 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3887 RG_ALU: 101 SP: 3886 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3450 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3887 RG_ALU: 101 SP: 3886 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3451 PC:   8 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3887 RG_ALU: 101 SP: 3886 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 3452 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3887 RG_ALU: 101 SP: 3886 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 3453 PC:   9 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3887 RG_ALU: 101 SP: 3886 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 3454 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3887 RG_ALU:   1 SP: 3886 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3455 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 101 LG_ALU: 3887 RG_ALU:   1 SP: 3886 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3456 PC:  10 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3887 RG_ALU:   1 SP: 3886 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 3457 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3886 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 3458 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3886 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 3459 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3885 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3459 PC:  11 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3885 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 3460 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3885 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3461 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3885 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3462 PC:  12 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3886 RG_ALU:   1 SP: 3885 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 3463 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3886 RG_ALU:   7 SP: 3885 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 3464 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3886 RG_ALU:   7 SP: 3885 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 3465 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3886 RG_ALU:   7 SP: 3885 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 3466 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3886 RG_ALU: 101 SP: 3885 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 3466 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3885 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 3467 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU: 101 SP: 3885 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 3468 PC:  13 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU: 101 SP: 3885 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 3469 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3885 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3470 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: -100 LG_ALU:   1 RG_ALU:   1 SP: 3885 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3471 PC:  15 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3885 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 3473 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3885 RG_ALU:   1 SP: 3885 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 3474 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3885 RG_ALU:   1 SP: 3885 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 3475 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3885 RG_ALU:   1 SP: 3884 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 3475 PC:  18 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3885 RG_ALU:   1 SP: 3884 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 3476 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3884 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 3477 PC:  19 ADDR:   0 MEM_OUT: 101 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3884 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 3478 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3884 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 3479 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3884 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 3480 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3885 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 3480 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3885 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 3481 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3885 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 3482 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3885 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 3484 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3885 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 3485 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 108 RG_ALU:   1 SP: 3885 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 3486 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 108 RG_ALU:   1 SP: 3885 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 3487 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 108 LG_ALU: 108 RG_ALU:   1 SP: 3885 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 3488 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 108 LG_ALU: 3885 RG_ALU:   1 SP: 3885 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 3489 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 108 LG_ALU: 3885 RG_ALU:   1 SP: 3885 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 3490 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 108 LG_ALU: 3885 RG_ALU:   1 SP: 3884 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3490 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 108 LG_ALU: 3885 RG_ALU:   1 SP: 3884 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 3491 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 108 LG_ALU: 3884 RG_ALU:   1 SP: 3884 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 3492 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 108 LG_ALU: 3884 RG_ALU:   1 SP: 3884 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 3493 PC:   4 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3884 RG_ALU:   1 SP: 3884 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 3494 PC:   4 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3884 RG_ALU:   1 SP: 3884 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 3495 PC:   4 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3884 RG_ALU:   1 SP: 3885 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 3495 PC:   4 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3884 RG_ALU: 108 SP: 3885 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 3496 PC:   4 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3884 RG_ALU: 108 SP: 3885 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 3497 PC:   4 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3884 RG_ALU: 108 SP: 3885 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 3498 PC:   5 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3884 RG_ALU:   7 SP: 3885 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 3499 PC:   5 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3884 RG_ALU:   7 SP: 3885 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 3500 PC:   5 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3884 RG_ALU:   7 SP: 3885 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 3501 PC:   6 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3884 RG_ALU:   1 SP: 3885 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 3502 PC:   6 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3884 RG_ALU:   1 SP: 3885 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 3503 PC:   6 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3885 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 3504 PC:   7 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3885 RG_ALU:   1 SP: 3885 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 3505 PC:   7 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3885 RG_ALU:   1 SP: 3885 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 3506 PC:   7 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3885 RG_ALU:   1 SP: 3884 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 3506 PC:   7 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3885 RG_ALU:   1 SP: 3884 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 3507 PC:   8 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3885 RG_ALU:   7 SP: 3884 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3508 PC:   8 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3885 RG_ALU:   7 SP: 3884 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 3509 PC:   8 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3885 RG_ALU:   7 SP: 3884 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 3510 PC:   8 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3885 RG_ALU: 108 SP: 3884 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3511 PC:   8 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3885 RG_ALU: 108 SP: 3884 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3512 PC:   8 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3885 RG_ALU: 108 SP: 3884 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 3513 PC:   9 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3885 RG_ALU: 108 SP: 3884 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 3514 PC:   9 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3885 RG_ALU: 108 SP: 3884 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 3515 PC:  10 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3885 RG_ALU:   1 SP: 3884 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3516 PC:  10 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3885 RG_ALU:   1 SP: 3884 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3517 PC:  10 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3885 RG_ALU:   1 SP: 3884 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 3518 PC:  11 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3884 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 3519 PC:  11 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3884 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 3520 PC:  11 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3883 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3520 PC:  11 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3883 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 3521 PC:  12 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3883 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3522 PC:  12 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3883 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3523 PC:  12 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3884 RG_ALU:   1 SP: 3883 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 3524 PC:  13 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3884 RG_ALU:   7 SP: 3883 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 3525 PC:  13 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3884 RG_ALU:   7 SP: 3883 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 3526 PC:  13 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3884 RG_ALU:   7 SP: 3883 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 3527 PC:  13 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3884 RG_ALU: 108 SP: 3883 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 3527 PC:  13 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU:   1 RG_ALU: 108 SP: 3883 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 3528 PC:  13 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU:   1 RG_ALU: 108 SP: 3883 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 3529 PC:  13 ADDR:   0 MEM_OUT: 108 ACC: -107 LG_ALU:   1 RG_ALU: 108 SP: 3883 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 3530 PC:  15 ADDR:   0 MEM_OUT: 108 ACC: -107 LG_ALU:   1 RG_ALU:   1 SP: 3883 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3531 PC:  15 ADDR:   0 MEM_OUT: 108 ACC: -107 LG_ALU:   1 RG_ALU:   1 SP: 3883 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3532 PC:  15 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3883 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 3534 PC:  18 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3883 RG_ALU:   1 SP: 3883 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 3535 PC:  18 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3883 RG_ALU:   1 SP: 3883 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 3536 PC:  18 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3883 RG_ALU:   1 SP: 3882 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 3536 PC:  18 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3883 RG_ALU:   1 SP: 3882 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 3537 PC:  19 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3882 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 3538 PC:  19 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3882 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 3539 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3882 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 3540 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3882 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 3541 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3883 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 3541 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3883 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 3542 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3883 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 3543 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3883 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 3545 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3883 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 3546 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 108 RG_ALU:   1 SP: 3883 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 3547 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 108 RG_ALU:   1 SP: 3883 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 3548 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 108 LG_ALU: 108 RG_ALU:   1 SP: 3883 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 3549 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 108 LG_ALU: 3883 RG_ALU:   1 SP: 3883 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 3550 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 108 LG_ALU: 3883 RG_ALU:   1 SP: 3883 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 3551 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 108 LG_ALU: 3883 RG_ALU:   1 SP: 3882 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3551 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 108 LG_ALU: 3883 RG_ALU:   1 SP: 3882 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 3552 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 108 LG_ALU: 3882 RG_ALU:   1 SP: 3882 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 3553 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 108 LG_ALU: 3882 RG_ALU:   1 SP: 3882 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 3554 PC:   4 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3882 RG_ALU:   1 SP: 3882 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 3555 PC:   4 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3882 RG_ALU:   1 SP: 3882 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 3556 PC:   4 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3882 RG_ALU:   1 SP: 3883 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 3556 PC:   4 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3882 RG_ALU: 108 SP: 3883 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 3557 PC:   4 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3882 RG_ALU: 108 SP: 3883 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 3558 PC:   4 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3882 RG_ALU: 108 SP: 3883 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 3559 PC:   5 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3882 RG_ALU:   7 SP: 3883 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 3560 PC:   5 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3882 RG_ALU:   7 SP: 3883 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 3561 PC:   5 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3882 RG_ALU:   7 SP: 3883 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 3562 PC:   6 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3882 RG_ALU:   1 SP: 3883 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 3563 PC:   6 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3882 RG_ALU:   1 SP: 3883 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 3564 PC:   6 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3883 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 3565 PC:   7 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3883 RG_ALU:   1 SP: 3883 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 3566 PC:   7 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3883 RG_ALU:   1 SP: 3883 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 3567 PC:   7 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3883 RG_ALU:   1 SP: 3882 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 3567 PC:   7 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3883 RG_ALU:   1 SP: 3882 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 3568 PC:   8 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3883 RG_ALU:   7 SP: 3882 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3569 PC:   8 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3883 RG_ALU:   7 SP: 3882 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 3570 PC:   8 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3883 RG_ALU:   7 SP: 3882 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 3571 PC:   8 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3883 RG_ALU: 108 SP: 3882 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3572 PC:   8 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3883 RG_ALU: 108 SP: 3882 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3573 PC:   8 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3883 RG_ALU: 108 SP: 3882 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 3574 PC:   9 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3883 RG_ALU: 108 SP: 3882 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 3575 PC:   9 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3883 RG_ALU: 108 SP: 3882 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 3576 PC:  10 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3883 RG_ALU:   1 SP: 3882 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3577 PC:  10 ADDR:   0 MEM_OUT: 108 ACC: 108 LG_ALU: 3883 RG_ALU:   1 SP: 3882 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3578 PC:  10 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3883 RG_ALU:   1 SP: 3882 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 3579 PC:  11 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3882 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 3580 PC:  11 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3882 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 3581 PC:  11 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3881 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3581 PC:  11 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3881 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 3582 PC:  12 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3881 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3583 PC:  12 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3881 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3584 PC:  12 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3882 RG_ALU:   1 SP: 3881 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 3585 PC:  13 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3882 RG_ALU:   7 SP: 3881 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 3586 PC:  13 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3882 RG_ALU:   7 SP: 3881 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 3587 PC:  13 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3882 RG_ALU:   7 SP: 3881 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 3588 PC:  13 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3882 RG_ALU: 108 SP: 3881 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 3588 PC:  13 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU:   1 RG_ALU: 108 SP: 3881 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 3589 PC:  13 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU:   1 RG_ALU: 108 SP: 3881 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 3590 PC:  13 ADDR:   0 MEM_OUT: 108 ACC: -107 LG_ALU:   1 RG_ALU: 108 SP: 3881 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 3591 PC:  15 ADDR:   0 MEM_OUT: 108 ACC: -107 LG_ALU:   1 RG_ALU:   1 SP: 3881 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3592 PC:  15 ADDR:   0 MEM_OUT: 108 ACC: -107 LG_ALU:   1 RG_ALU:   1 SP: 3881 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3593 PC:  15 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3881 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 3595 PC:  18 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3881 RG_ALU:   1 SP: 3881 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 3596 PC:  18 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3881 RG_ALU:   1 SP: 3881 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 3597 PC:  18 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3881 RG_ALU:   1 SP: 3880 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 3597 PC:  18 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3881 RG_ALU:   1 SP: 3880 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 3598 PC:  19 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3880 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 3599 PC:  19 ADDR:   0 MEM_OUT: 108 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3880 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 3600 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3880 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 3601 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3880 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 3602 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3881 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 3602 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3881 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 3603 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3881 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 3604 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3881 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 3606 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3881 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 3607 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 111 RG_ALU:   1 SP: 3881 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 3608 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 111 RG_ALU:   1 SP: 3881 ZF: 0 |	input   get_prim
  ALU_RES -> ACC
  TICK: 3609 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 111 LG_ALU: 111 RG_ALU:   1 SP: 3881 ZF: 0 |	input   get_prim
  SP -> ALU_LG
  TICK: 3610 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 111 LG_ALU: 3881 RG_ALU:   1 SP: 3881 ZF: 0 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 3611 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 111 LG_ALU: 3881 RG_ALU:   1 SP: 3881 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 3612 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 111 LG_ALU: 3881 RG_ALU:   1 SP: 3880 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3612 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 111 LG_ALU: 3881 RG_ALU:   1 SP: 3880 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 3613 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 111 LG_ALU: 3880 RG_ALU:   1 SP: 3880 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 3614 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 111 LG_ALU: 3880 RG_ALU:   1 SP: 3880 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 3615 PC:   4 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3880 RG_ALU:   1 SP: 3880 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 3616 PC:   4 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3880 RG_ALU:   1 SP: 3880 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 3617 PC:   4 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3880 RG_ALU:   1 SP: 3881 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 3617 PC:   4 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3880 RG_ALU: 111 SP: 3881 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 3618 PC:   4 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3880 RG_ALU: 111 SP: 3881 ZF: 0 |	pop   var
  ALU_RES -> ACC
  TICK: 3619 PC:   4 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3880 RG_ALU: 111 SP: 3881 ZF: 0 |	pop   var
  ADDR -> ALU_RG
  TICK: 3620 PC:   5 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3880 RG_ALU:   7 SP: 3881 ZF: 0 |	store   var
  ALU_RES = ALU_RG
  TICK: 3621 PC:   5 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3880 RG_ALU:   7 SP: 3881 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 3622 PC:   5 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3880 RG_ALU:   7 SP: 3881 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 3623 PC:   6 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3880 RG_ALU:   1 SP: 3881 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 3624 PC:   6 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3880 RG_ALU:   1 SP: 3881 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 3625 PC:   6 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3881 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 3626 PC:   7 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3881 RG_ALU:   1 SP: 3881 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 3627 PC:   7 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3881 RG_ALU:   1 SP: 3881 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 3628 PC:   7 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3881 RG_ALU:   1 SP: 3880 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 3628 PC:   7 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3881 RG_ALU:   1 SP: 3880 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 3629 PC:   8 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3881 RG_ALU:   7 SP: 3880 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3630 PC:   8 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3881 RG_ALU:   7 SP: 3880 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 3631 PC:   8 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3881 RG_ALU:   7 SP: 3880 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 3632 PC:   8 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3881 RG_ALU: 111 SP: 3880 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3633 PC:   8 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3881 RG_ALU: 111 SP: 3880 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3634 PC:   8 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3881 RG_ALU: 111 SP: 3880 ZF: 0 |	load   put_prim
  get IO module port
  TICK: 3635 PC:   9 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3881 RG_ALU: 111 SP: 3880 ZF: 0 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 3636 PC:   9 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3881 RG_ALU: 111 SP: 3880 ZF: 0 |	output   put_prim
  NUM -> ALU_RG
  TICK: 3637 PC:  10 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3881 RG_ALU:   1 SP: 3880 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3638 PC:  10 ADDR:   0 MEM_OUT: 111 ACC: 111 LG_ALU: 3881 RG_ALU:   1 SP: 3880 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3639 PC:  10 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3881 RG_ALU:   1 SP: 3880 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 3640 PC:  11 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3880 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 3641 PC:  11 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3880 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 3642 PC:  11 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3879 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3642 PC:  11 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3879 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 3643 PC:  12 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3879 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3644 PC:  12 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3879 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3645 PC:  12 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3880 RG_ALU:   1 SP: 3879 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 3646 PC:  13 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3880 RG_ALU:   7 SP: 3879 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 3647 PC:  13 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3880 RG_ALU:   7 SP: 3879 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 3648 PC:  13 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3880 RG_ALU:   7 SP: 3879 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 3649 PC:  13 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3880 RG_ALU: 111 SP: 3879 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 3649 PC:  13 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU:   1 RG_ALU: 111 SP: 3879 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 3650 PC:  13 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU:   1 RG_ALU: 111 SP: 3879 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 3651 PC:  13 ADDR:   0 MEM_OUT: 111 ACC: -110 LG_ALU:   1 RG_ALU: 111 SP: 3879 ZF: 0 |	sub   <
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 3652 PC:  15 ADDR:   0 MEM_OUT: 111 ACC: -110 LG_ALU:   1 RG_ALU:   1 SP: 3879 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3653 PC:  15 ADDR:   0 MEM_OUT: 111 ACC: -110 LG_ALU:   1 RG_ALU:   1 SP: 3879 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3654 PC:  15 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU:   1 RG_ALU:   1 SP: 3879 ZF: 0 |	load   <
  ADDR -> PC
  SP -> ALU_LG
  TICK: 3656 PC:  18 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3879 RG_ALU:   1 SP: 3879 ZF: 0 |	push   <
  ALU_RES = SP - 1
  TICK: 3657 PC:  18 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3879 RG_ALU:   1 SP: 3879 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 3658 PC:  18 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3879 RG_ALU:   1 SP: 3878 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 3658 PC:  18 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3879 RG_ALU:   1 SP: 3878 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 3659 PC:  19 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3878 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 3660 PC:  19 ADDR:   0 MEM_OUT: 111 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3878 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 3661 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3878 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 3662 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3878 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 3663 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3879 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 3663 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3879 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 3664 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3879 ZF: 0 |	pop
  ALU_RES -> ACC
  TICK: 3665 PC:  19 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3879 ZF: 0 |	pop
  ADDR -> PC
  get IO module port
  TICK: 3667 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3879 ZF: 0 |	input   get_prim
  INPUT -> ALU_LG
  TICK: 3668 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU:   0 RG_ALU:   1 SP: 3879 ZF: 0 |	input   get_prim
  ALU_RES = ALU_LG
  TICK: 3669 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 1 LG_ALU:   0 RG_ALU:   1 SP: 3879 ZF: 1 |	input   get_prim
  ALU_RES -> ACC
  TICK: 3670 PC:   2 ADDR:   0 MEM_OUT: 1 ACC: 0 LG_ALU:   0 RG_ALU:   1 SP: 3879 ZF: 1 |	input   get_prim
  SP -> ALU_LG
  TICK: 3671 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 0 LG_ALU: 3879 RG_ALU:   1 SP: 3879 ZF: 1 |	push   get_prim
  ALU_RES = SP - 1
  TICK: 3672 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 0 LG_ALU: 3879 RG_ALU:   1 SP: 3879 ZF: 0 |	push   get_prim
  ALU_RES -> SP
  TICK: 3673 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 0 LG_ALU: 3879 RG_ALU:   1 SP: 3878 ZF: 0 |	push   get_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3673 PC:   3 ADDR:   0 MEM_OUT: 1 ACC: 0 LG_ALU: 3879 RG_ALU:   1 SP: 3878 ZF: 0 |	push   get_prim
  SP -> ALU_LG
  TICK: 3674 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 0 LG_ALU: 3878 RG_ALU:   1 SP: 3878 ZF: 0 |	pop   var
  ALU_RES = ALU_LG
  TICK: 3675 PC:   4 ADDR:   0 MEM_OUT: 1 ACC: 0 LG_ALU: 3878 RG_ALU:   1 SP: 3878 ZF: 0 |	pop   var
  READ MEM[ALU]
  TICK: 3676 PC:   4 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3878 RG_ALU:   1 SP: 3878 ZF: 0 |	pop   var
  ALU_RES = SP + 1
  TICK: 3677 PC:   4 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3878 RG_ALU:   1 SP: 3878 ZF: 0 |	pop   var
  ALU_RES -> SP
  TICK: 3678 PC:   4 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3878 RG_ALU:   1 SP: 3879 ZF: 0 |	pop   var
  MEM[ALU] -> ALU_RG
  TICK: 3678 PC:   4 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3878 RG_ALU:   0 SP: 3879 ZF: 0 |	pop   var
  ALU_RES = ALU_RG
  TICK: 3679 PC:   4 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3878 RG_ALU:   0 SP: 3879 ZF: 1 |	pop   var
  ALU_RES -> ACC
  TICK: 3680 PC:   4 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3878 RG_ALU:   0 SP: 3879 ZF: 1 |	pop   var
  ADDR -> ALU_RG
  TICK: 3681 PC:   5 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3878 RG_ALU:   7 SP: 3879 ZF: 1 |	store   var
  ALU_RES = ALU_RG
  TICK: 3682 PC:   5 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3878 RG_ALU:   7 SP: 3879 ZF: 0 |	store   var
  WRITE ACC -> MEM[ALU]
  TICK: 3683 PC:   5 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3878 RG_ALU:   7 SP: 3879 ZF: 0 |	store   var
  NUM -> ALU_RG
  TICK: 3684 PC:   6 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3878 RG_ALU:   1 SP: 3879 ZF: 0 |	load   var
  ALU_RES = ALU_RG
  TICK: 3685 PC:   6 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3878 RG_ALU:   1 SP: 3879 ZF: 0 |	load   var
  ALU_RES -> ACC
  TICK: 3686 PC:   6 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3879 ZF: 0 |	load   var
  SP -> ALU_LG
  TICK: 3687 PC:   7 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3879 RG_ALU:   1 SP: 3879 ZF: 0 |	push   var
  ALU_RES = SP - 1
  TICK: 3688 PC:   7 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3879 RG_ALU:   1 SP: 3879 ZF: 0 |	push   var
  ALU_RES -> SP
  TICK: 3689 PC:   7 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3879 RG_ALU:   1 SP: 3878 ZF: 0 |	push   var
  WRITE ACC -> MEM[ALU]
  TICK: 3689 PC:   7 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3879 RG_ALU:   1 SP: 3878 ZF: 0 |	push   var
  ADDR -> ALU_RG
  TICK: 3690 PC:   8 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3879 RG_ALU:   7 SP: 3878 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3691 PC:   8 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3879 RG_ALU:   7 SP: 3878 ZF: 0 |	load   put_prim
  READ MEM[ALU]
  TICK: 3692 PC:   8 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3879 RG_ALU:   7 SP: 3878 ZF: 0 |	load   put_prim
  MEM[ALU] -> ALU_RG
  TICK: 3693 PC:   8 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3879 RG_ALU:   0 SP: 3878 ZF: 0 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3694 PC:   8 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3879 RG_ALU:   0 SP: 3878 ZF: 1 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3695 PC:   8 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3879 RG_ALU:   0 SP: 3878 ZF: 1 |	load   put_prim
  get IO module port
  TICK: 3696 PC:   9 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3879 RG_ALU:   0 SP: 3878 ZF: 1 |	output   put_prim
  ACC -> OUTPUT 
  TICK: 3697 PC:   9 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3879 RG_ALU:   0 SP: 3878 ZF: 1 |	output   put_prim
  NUM -> ALU_RG
  TICK: 3698 PC:  10 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3879 RG_ALU:   1 SP: 3878 ZF: 1 |	load   put_prim
  ALU_RES = ALU_RG
  TICK: 3699 PC:  10 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3879 RG_ALU:   1 SP: 3878 ZF: 0 |	load   put_prim
  ALU_RES -> ACC
  TICK: 3700 PC:  10 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3879 RG_ALU:   1 SP: 3878 ZF: 0 |	load   put_prim
  SP -> ALU_LG
  TICK: 3701 PC:  11 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3878 ZF: 0 |	push   put_prim
  ALU_RES = SP - 1
  TICK: 3702 PC:  11 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3878 ZF: 0 |	push   put_prim
  ALU_RES -> SP
  TICK: 3703 PC:  11 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3877 ZF: 0 |	push   put_prim
  WRITE ACC -> MEM[ALU]
  TICK: 3703 PC:  11 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3877 ZF: 0 |	push   put_prim
  NUM -> ALU_RG
  TICK: 3704 PC:  12 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3877 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3705 PC:  12 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3877 ZF: 0 |	load   <
  ALU_RES -> ACC
  TICK: 3706 PC:  12 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3878 RG_ALU:   1 SP: 3877 ZF: 0 |	load   <
  ADDR -> ALU_RG
  TICK: 3707 PC:  13 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3878 RG_ALU:   7 SP: 3877 ZF: 0 |	sub   <
  ALU_RES = ALU_RG
  TICK: 3708 PC:  13 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3878 RG_ALU:   7 SP: 3877 ZF: 0 |	sub   <
  READ MEM[ALU]
  TICK: 3709 PC:  13 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3878 RG_ALU:   7 SP: 3877 ZF: 0 |	sub   <
  MEM[ALU] -> ALU_RG
  TICK: 3710 PC:  13 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3878 RG_ALU:   0 SP: 3877 ZF: 0 |	sub   <
  ACC -> ALU_LG
  TICK: 3710 PC:  13 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU:   1 RG_ALU:   0 SP: 3877 ZF: 0 |	sub   <
  ALU_RES = ALU_LG + ALU_RG
  TICK: 3711 PC:  13 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU:   1 RG_ALU:   0 SP: 3877 ZF: 0 |	sub   <
  ALU_RES -> ACC
  TICK: 3712 PC:  13 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU:   1 RG_ALU:   0 SP: 3877 ZF: 0 |	sub   <
  ADDR -> PC
  NUM -> ALU_RG
  TICK: 3714 PC:  17 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU:   1 RG_ALU:   0 SP: 3877 ZF: 0 |	load   <
  ALU_RES = ALU_RG
  TICK: 3715 PC:  17 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU:   1 RG_ALU:   0 SP: 3877 ZF: 1 |	load   <
  ALU_RES -> ACC
  TICK: 3716 PC:  17 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU:   1 RG_ALU:   0 SP: 3877 ZF: 1 |	load   <
  SP -> ALU_LG
  TICK: 3717 PC:  18 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3877 RG_ALU:   0 SP: 3877 ZF: 1 |	push   <
  ALU_RES = SP - 1
  TICK: 3718 PC:  18 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3877 RG_ALU:   0 SP: 3877 ZF: 0 |	push   <
  ALU_RES -> SP
  TICK: 3719 PC:  18 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3877 RG_ALU:   0 SP: 3876 ZF: 0 |	push   <
  WRITE ACC -> MEM[ALU]
  TICK: 3719 PC:  18 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3877 RG_ALU:   0 SP: 3876 ZF: 0 |	push   <
  SP -> ALU_LG
  TICK: 3720 PC:  19 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3876 RG_ALU:   0 SP: 3876 ZF: 0 |	pop
  ALU_RES = ALU_LG
  TICK: 3721 PC:  19 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3876 RG_ALU:   0 SP: 3876 ZF: 0 |	pop
  READ MEM[ALU]
  TICK: 3722 PC:  19 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3876 RG_ALU:   0 SP: 3876 ZF: 0 |	pop
  ALU_RES = SP + 1
  TICK: 3723 PC:  19 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3876 RG_ALU:   0 SP: 3876 ZF: 0 |	pop
  ALU_RES -> SP
  TICK: 3724 PC:  19 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3876 RG_ALU:   0 SP: 3877 ZF: 0 |	pop
  MEM[ALU] -> ALU_RG
  TICK: 3724 PC:  19 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3876 RG_ALU:   0 SP: 3877 ZF: 0 |	pop
  ALU_RES = ALU_RG
  TICK: 3725 PC:  19 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3876 RG_ALU:   0 SP: 3877 ZF: 1 |	pop
  ALU_RES -> ACC
  TICK: 3726 PC:  19 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3876 RG_ALU:   0 SP: 3877 ZF: 1 |	pop
  PC + 1 -> PC
  NUM -> ALU_RG
  TICK: 3727 PC:  21 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3876 RG_ALU:   1 SP: 3877 ZF: 1 |	load
  ALU_RES = ALU_RG
  TICK: 3728 PC:  21 ADDR:   0 MEM_OUT: 0 ACC: 0 LG_ALU: 3876 RG_ALU:   1 SP: 3877 ZF: 0 |	load
  ALU_RES -> ACC
  TICK: 3729 PC:  21 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3876 RG_ALU:   1 SP: 3877 ZF: 0 |	load
  SP -> ALU_LG
  TICK: 3730 PC:  22 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3877 RG_ALU:   1 SP: 3877 ZF: 0 |	push   while
  ALU_RES = SP - 1
  TICK: 3731 PC:  22 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3877 RG_ALU:   1 SP: 3877 ZF: 0 |	push   while
  ALU_RES -> SP
  TICK: 3732 PC:  22 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3877 RG_ALU:   1 SP: 3876 ZF: 0 |	push   while
  WRITE ACC -> MEM[ALU]
  TICK: 3732 PC:  22 ADDR:   0 MEM_OUT: 0 ACC: 1 LG_ALU: 3877 RG_ALU:   1 SP: 3876 ZF: 0 |	push   while
  Well done!
  output_buffer: ['H', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'e', 'l', 'l', 'o', '0']
  Heeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeello0
  instr_counter:  1101 ticks: 3732
