WARNING: module 'dml-test-port_array' is not thread safe. Turning Multimachine Accelerator off.
running C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\structure\T_port_array.py
[obj.port.prt[0] info] RAISE 0
[obj.port.prt[1] info] RAISE 1
[obj.port.prtarr[0][0] info] RAISE 0
[obj.port.prtarr[1][1] info] RAISE 5
[obj.port.prtarr[3][0] info] RAISE 12
