--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21 paths analyzed, 21 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.926ns.
--------------------------------------------------------------------------------
Slack:                  15.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          process/M_adirection_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.895ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.750 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to process/M_adirection_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y49.SR      net (fanout=194)      3.902   M_reset_cond_out
    SLICE_X12Y49.CLK     Tsrck                 0.468   process/N498
                                                       process/M_adirection_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.895ns (0.993ns logic, 3.902ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  15.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          process/M_adirection_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.629ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.778 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to process/M_adirection_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y50.SR       net (fanout=194)      3.636   M_reset_cond_out
    SLICE_X9Y50.CLK      Tsrck                 0.468   process/M_adirection_q[1]
                                                       process/M_adirection_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.629ns (0.993ns logic, 3.636ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  15.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          process/M_adirection_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.624ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.777 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to process/M_adirection_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y50.SR      net (fanout=194)      3.659   M_reset_cond_out
    SLICE_X11Y50.CLK     Tsrck                 0.440   process/_n6586_inv
                                                       process/M_adirection_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.624ns (0.965ns logic, 3.659ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  15.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          process/M_adirection_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.778 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to process/M_adirection_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y50.SR       net (fanout=194)      3.636   M_reset_cond_out
    SLICE_X9Y50.CLK      Tsrck                 0.409   process/M_adirection_q[1]
                                                       process/M_adirection_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (0.934ns logic, 3.636ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  17.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          process/M_gclk_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.356ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.320 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to process/M_gclk_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y23.SR       net (fanout=194)      1.402   M_reset_cond_out
    SLICE_X6Y23.CLK      Tsrck                 0.429   process/M_gclk_q_3
                                                       process/M_gclk_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.356ns (0.954ns logic, 1.402ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  17.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          process/M_gclk_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.345ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.320 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to process/M_gclk_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y23.SR       net (fanout=194)      1.402   M_reset_cond_out
    SLICE_X6Y23.CLK      Tsrck                 0.418   process/M_gclk_q_3
                                                       process/M_gclk_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (0.943ns logic, 1.402ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  17.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          process/M_gclk_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.322ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.320 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to process/M_gclk_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y23.SR       net (fanout=194)      1.402   M_reset_cond_out
    SLICE_X6Y23.CLK      Tsrck                 0.395   process/M_gclk_q_3
                                                       process/M_gclk_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (0.920ns logic, 1.402ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  17.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          process/M_gclk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.308ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.320 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to process/M_gclk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y23.SR       net (fanout=194)      1.402   M_reset_cond_out
    SLICE_X6Y23.CLK      Tsrck                 0.381   process/M_gclk_q_3
                                                       process/M_gclk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (0.906ns logic, 1.402ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  18.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               process/M_gclk_q_0 (FF)
  Destination:          process/M_gclk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: process/M_gclk_q_0 to process/M_gclk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   process/M_gclk_q_3
                                                       process/M_gclk_q_0
    SLICE_X6Y23.A5       net (fanout=1)        0.405   process/M_gclk_q[0]
    SLICE_X6Y23.CLK      Tas                   0.697   process/M_gclk_q_3
                                                       process/Mcount_M_gclk_q_lut<0>_INV_0
                                                       process/Mcount_M_gclk_q_xor<3>
                                                       process/M_gclk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      1.578ns (1.173ns logic, 0.405ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack:                  18.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_0 (FF)
  Destination:          reset_cond/M_stage_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.575ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_0 to reset_cond/M_stage_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_0
    SLICE_X8Y17.BX       net (fanout=1)        0.965   reset_cond/M_stage_q[0]
    SLICE_X8Y17.CLK      Tdick                 0.085   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_1
    -------------------------------------------------  ---------------------------
    Total                                      1.575ns (0.610ns logic, 0.965ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  18.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               process/M_gclk_q_0 (FF)
  Destination:          process/M_gclk_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: process/M_gclk_q_0 to process/M_gclk_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   process/M_gclk_q_3
                                                       process/M_gclk_q_0
    SLICE_X6Y23.A5       net (fanout=1)        0.405   process/M_gclk_q[0]
    SLICE_X6Y23.CLK      Tas                   0.666   process/M_gclk_q_3
                                                       process/Mcount_M_gclk_q_lut<0>_INV_0
                                                       process/Mcount_M_gclk_q_xor<3>
                                                       process/M_gclk_q_2
    -------------------------------------------------  ---------------------------
    Total                                      1.547ns (1.142ns logic, 0.405ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack:                  18.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               process/M_gclk_q_0 (FF)
  Destination:          process/M_gclk_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: process/M_gclk_q_0 to process/M_gclk_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   process/M_gclk_q_3
                                                       process/M_gclk_q_0
    SLICE_X6Y23.A5       net (fanout=1)        0.405   process/M_gclk_q[0]
    SLICE_X6Y23.CLK      Tas                   0.549   process/M_gclk_q_3
                                                       process/Mcount_M_gclk_q_lut<0>_INV_0
                                                       process/Mcount_M_gclk_q_xor<3>
                                                       process/M_gclk_q_1
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (1.025ns logic, 0.405ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Slack:                  18.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               process/M_gclk_q_1 (FF)
  Destination:          process/M_gclk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: process/M_gclk_q_1 to process/M_gclk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.BQ       Tcko                  0.476   process/M_gclk_q_3
                                                       process/M_gclk_q_1
    SLICE_X6Y23.B5       net (fanout=1)        0.237   process/M_gclk_q[1]
    SLICE_X6Y23.CLK      Tas                   0.674   process/M_gclk_q_3
                                                       process/M_gclk_q[1]_rt
                                                       process/Mcount_M_gclk_q_xor<3>
                                                       process/M_gclk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (1.150ns logic, 0.237ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------
Slack:                  18.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               process/M_gclk_q_0 (FF)
  Destination:          process/M_gclk_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: process/M_gclk_q_0 to process/M_gclk_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   process/M_gclk_q_3
                                                       process/M_gclk_q_0
    SLICE_X6Y23.A5       net (fanout=1)        0.405   process/M_gclk_q[0]
    SLICE_X6Y23.CLK      Tas                   0.479   process/M_gclk_q_3
                                                       process/Mcount_M_gclk_q_lut<0>_INV_0
                                                       process/Mcount_M_gclk_q_xor<3>
                                                       process/M_gclk_q_0
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (0.955ns logic, 0.405ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack:                  18.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               process/M_gclk_q_1 (FF)
  Destination:          process/M_gclk_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.356ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: process/M_gclk_q_1 to process/M_gclk_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.BQ       Tcko                  0.476   process/M_gclk_q_3
                                                       process/M_gclk_q_1
    SLICE_X6Y23.B5       net (fanout=1)        0.237   process/M_gclk_q[1]
    SLICE_X6Y23.CLK      Tas                   0.643   process/M_gclk_q_3
                                                       process/M_gclk_q[1]_rt
                                                       process/Mcount_M_gclk_q_xor<3>
                                                       process/M_gclk_q_2
    -------------------------------------------------  ---------------------------
    Total                                      1.356ns (1.119ns logic, 0.237ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------
Slack:                  18.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_2 (FF)
  Destination:          reset_cond/M_stage_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_2 to reset_cond/M_stage_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.525   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_2
    SLICE_X8Y16.AX       net (fanout=1)        0.694   reset_cond/M_stage_q[2]
    SLICE_X8Y16.CLK      Tdick                 0.085   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.610ns logic, 0.694ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  18.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_1 (FF)
  Destination:          reset_cond/M_stage_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_1 to reset_cond/M_stage_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.BQ       Tcko                  0.525   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_1
    SLICE_X8Y17.CX       net (fanout=1)        0.692   reset_cond/M_stage_q[1]
    SLICE_X8Y17.CLK      Tdick                 0.085   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_2
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.610ns logic, 0.692ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  18.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               process/M_gclk_q_2 (FF)
  Destination:          process/M_gclk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.229ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: process/M_gclk_q_2 to process/M_gclk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.CQ       Tcko                  0.476   process/M_gclk_q_3
                                                       process/M_gclk_q_2
    SLICE_X6Y23.C5       net (fanout=1)        0.230   process/M_gclk_q[2]
    SLICE_X6Y23.CLK      Tas                   0.523   process/M_gclk_q_3
                                                       process/M_gclk_q[2]_rt
                                                       process/Mcount_M_gclk_q_xor<3>
                                                       process/M_gclk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.999ns logic, 0.230ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------
Slack:                  18.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               process/M_gclk_q_2 (FF)
  Destination:          process/M_gclk_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: process/M_gclk_q_2 to process/M_gclk_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.CQ       Tcko                  0.476   process/M_gclk_q_3
                                                       process/M_gclk_q_2
    SLICE_X6Y23.C5       net (fanout=1)        0.230   process/M_gclk_q[2]
    SLICE_X6Y23.CLK      Tas                   0.499   process/M_gclk_q_3
                                                       process/M_gclk_q[2]_rt
                                                       process/Mcount_M_gclk_q_xor<3>
                                                       process/M_gclk_q_2
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.975ns logic, 0.230ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------
Slack:                  18.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               process/M_gclk_q_1 (FF)
  Destination:          process/M_gclk_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: process/M_gclk_q_1 to process/M_gclk_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.BQ       Tcko                  0.476   process/M_gclk_q_3
                                                       process/M_gclk_q_1
    SLICE_X6Y23.B5       net (fanout=1)        0.237   process/M_gclk_q[1]
    SLICE_X6Y23.CLK      Tas                   0.458   process/M_gclk_q_3
                                                       process/M_gclk_q[1]_rt
                                                       process/Mcount_M_gclk_q_xor<3>
                                                       process/M_gclk_q_1
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (0.934ns logic, 0.237ns route)
                                                       (79.8% logic, 20.2% route)

--------------------------------------------------------------------------------
Slack:                  18.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               process/M_gclk_q_3 (FF)
  Destination:          process/M_gclk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: process/M_gclk_q_3 to process/M_gclk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.DQ       Tcko                  0.476   process/M_gclk_q_3
                                                       process/M_gclk_q_3
    SLICE_X6Y23.D6       net (fanout=3)        0.165   process/M_gclk_q_3
    SLICE_X6Y23.CLK      Tas                   0.476   process/M_gclk_q_3
                                                       process/M_gclk_q_3_rt
                                                       process/Mcount_M_gclk_q_xor<3>
                                                       process/M_gclk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      1.117ns (0.952ns logic, 0.165ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: process/N498/CLK
  Logical resource: process/M_adirection_q_0/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: process/N498/SR
  Logical resource: process/M_adirection_q_0/SR
  Location pin: SLICE_X12Y49.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: process/M_gclk_q_3/CLK
  Logical resource: process/M_gclk_q_0/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: process/M_gclk_q_3/CLK
  Logical resource: process/M_gclk_q_1/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: process/M_gclk_q_3/CLK
  Logical resource: process/M_gclk_q_2/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: process/M_gclk_q_3/CLK
  Logical resource: process/M_gclk_q_3/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: process/M_adirection_q[1]/CLK
  Logical resource: process/M_adirection_q_2/CK
  Location pin: SLICE_X9Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: process/M_adirection_q[1]/SR
  Logical resource: process/M_adirection_q_2/SR
  Location pin: SLICE_X9Y50.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: process/M_adirection_q[1]/CLK
  Logical resource: process/M_adirection_q_1/CK
  Location pin: SLICE_X9Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: process/_n6586_inv/CLK
  Logical resource: process/M_adirection_q_3/CK
  Location pin: SLICE_X11Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: process/_n6586_inv/SR
  Logical resource: process/M_adirection_q_3/SR
  Location pin: SLICE_X11Y50.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.926|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 21 paths, 0 nets, and 18 connections

Design statistics:
   Minimum period:   4.926ns{1}   (Maximum frequency: 203.004MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 02 23:51:43 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 237 MB



