{"top":"global.pointwise",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U5":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U6":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U7":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2.out","add_all__U5.in0"],
          ["mul_d1__U3.out","add_all__U5.in1"],
          ["add_all__U6.in0","add_all__U5.out"],
          ["mul_d2__U4.out","add_all__U6.in1"],
          ["add_all__U7.in0","add_all__U6.out"],
          ["const_term.out","add_all__U7.in1"],
          ["self.out","add_all__U7.out"],
          ["mul_d0__U2.in0","coeff_0.out"],
          ["mul_d1__U3.in0","coeff_1.out"],
          ["mul_d2__U4.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U2.in1"],
          ["self.d.1","mul_d1__U3.in1"],
          ["self.d.2","mul_d2__U4.in1"]
        ]
      },
      "aff__U22":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U26":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U27":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U28":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0041"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "mul_d0__U23":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U24":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U25":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U23.out","add_all__U26.in0"],
          ["mul_d1__U24.out","add_all__U26.in1"],
          ["add_all__U27.in0","add_all__U26.out"],
          ["mul_d2__U25.out","add_all__U27.in1"],
          ["add_all__U28.in0","add_all__U27.out"],
          ["const_term.out","add_all__U28.in1"],
          ["self.out","add_all__U28.out"],
          ["mul_d0__U23.in0","coeff_0.out"],
          ["mul_d1__U24.in0","coeff_1.out"],
          ["mul_d2__U25.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U23.in1"],
          ["self.d.1","mul_d1__U24.in1"],
          ["self.d.2","mul_d2__U25.in1"]
        ]
      },
      "aff__U43":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U47":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U48":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U49":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0041"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h3000"]}
          },
          "mul_d0__U44":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U45":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U46":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U44.out","add_all__U47.in0"],
          ["mul_d1__U45.out","add_all__U47.in1"],
          ["add_all__U48.in0","add_all__U47.out"],
          ["mul_d2__U46.out","add_all__U48.in1"],
          ["add_all__U49.in0","add_all__U48.out"],
          ["const_term.out","add_all__U49.in1"],
          ["self.out","add_all__U49.out"],
          ["mul_d0__U44.in0","coeff_0.out"],
          ["mul_d1__U45.in0","coeff_1.out"],
          ["mul_d2__U46.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U44.in1"],
          ["self.d.1","mul_d1__U45.in1"],
          ["self.d.2","mul_d2__U46.in1"]
        ]
      },
      "aff__U63":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U67":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U68":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U69":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U64":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U65":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U66":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U64.out","add_all__U67.in0"],
          ["mul_d1__U65.out","add_all__U67.in1"],
          ["add_all__U68.in0","add_all__U67.out"],
          ["mul_d2__U66.out","add_all__U68.in1"],
          ["add_all__U69.in0","add_all__U68.out"],
          ["const_term.out","add_all__U69.in1"],
          ["self.out","add_all__U69.out"],
          ["mul_d0__U64.in0","coeff_0.out"],
          ["mul_d1__U65.in0","coeff_1.out"],
          ["mul_d2__U66.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U64.in1"],
          ["self.d.1","mul_d1__U65.in1"],
          ["self.d.2","mul_d2__U66.in1"]
        ]
      },
      "aff__U70":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U74":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U75":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U76":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U71":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U73":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U71.out","add_all__U74.in0"],
          ["mul_d1__U72.out","add_all__U74.in1"],
          ["add_all__U75.in0","add_all__U74.out"],
          ["mul_d2__U73.out","add_all__U75.in1"],
          ["add_all__U76.in0","add_all__U75.out"],
          ["const_term.out","add_all__U76.in1"],
          ["self.out","add_all__U76.out"],
          ["mul_d0__U71.in0","coeff_0.out"],
          ["mul_d1__U72.in0","coeff_1.out"],
          ["mul_d2__U73.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U71.in1"],
          ["self.d.1","mul_d1__U72.in1"],
          ["self.d.2","mul_d2__U73.in1"]
        ]
      },
      "aff__U77":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U81":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U79":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U80":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U78.out","add_all__U81.in0"],
          ["mul_d1__U79.out","add_all__U81.in1"],
          ["add_all__U82.in0","add_all__U81.out"],
          ["mul_d2__U80.out","add_all__U82.in1"],
          ["add_all__U83.in0","add_all__U82.out"],
          ["const_term.out","add_all__U83.in1"],
          ["self.out","add_all__U83.out"],
          ["mul_d0__U78.in0","coeff_0.out"],
          ["mul_d1__U79.in0","coeff_1.out"],
          ["mul_d2__U80.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U78.in1"],
          ["self.d.1","mul_d1__U79.in1"],
          ["self.d.2","mul_d2__U80.in1"]
        ]
      },
      "aff__U84":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U88":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U89":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U90":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U85":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U86":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U87":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U85.out","add_all__U88.in0"],
          ["mul_d1__U86.out","add_all__U88.in1"],
          ["add_all__U89.in0","add_all__U88.out"],
          ["mul_d2__U87.out","add_all__U89.in1"],
          ["add_all__U90.in0","add_all__U89.out"],
          ["const_term.out","add_all__U90.in1"],
          ["self.out","add_all__U90.out"],
          ["mul_d0__U85.in0","coeff_0.out"],
          ["mul_d1__U86.in0","coeff_1.out"],
          ["mul_d2__U87.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U85.in1"],
          ["self.d.1","mul_d1__U86.in1"],
          ["self.d.2","mul_d2__U87.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U10":{
            "modref":"corebit.and"
          },
          "d_0_am__U11":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U12":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U8.out"],
          ["d_1_inc.in1","_U8.out"],
          ["d_2_inc.in1","_U8.out"],
          ["inc_time.in1","_U8.out"],
          ["cmp_time.in1","_U9.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U10.in0"],
          ["d_1_at_max.out","d_0_am__U10.in1"],
          ["d_0_am__U11.in0","d_0_am__U10.out"],
          ["d_2_at_max.out","d_0_am__U11.in1"],
          ["d_0_next_value.sel","d_0_am__U11.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U12.in0"],
          ["d_2_at_max.out","d_1_am__U12.in1"],
          ["d_1_next_value.sel","d_1_am__U12.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U30":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U22"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U31":{
            "modref":"corebit.and"
          },
          "d_0_am__U32":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U33":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U29.out"],
          ["d_1_inc.in1","_U29.out"],
          ["d_2_inc.in1","_U29.out"],
          ["inc_time.in1","_U29.out"],
          ["cmp_time.in1","_U30.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U31.in0"],
          ["d_1_at_max.out","d_0_am__U31.in1"],
          ["d_0_am__U32.in0","d_0_am__U31.out"],
          ["d_2_at_max.out","d_0_am__U32.in1"],
          ["d_0_next_value.sel","d_0_am__U32.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U33.in0"],
          ["d_2_at_max.out","d_1_am__U33.in1"],
          ["d_1_next_value.sel","d_1_am__U33.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U42":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U50":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U43"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U52":{
            "modref":"corebit.and"
          },
          "d_0_am__U53":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U54":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U50.out"],
          ["d_1_inc.in1","_U50.out"],
          ["d_2_inc.in1","_U50.out"],
          ["inc_time.in1","_U50.out"],
          ["cmp_time.in1","_U51.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U52.in0"],
          ["d_1_at_max.out","d_0_am__U52.in1"],
          ["d_0_am__U53.in0","d_0_am__U52.out"],
          ["d_2_at_max.out","d_0_am__U53.in1"],
          ["d_0_next_value.sel","d_0_am__U53.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U54.in0"],
          ["d_2_at_max.out","d_1_am__U54.in1"],
          ["d_1_next_value.sel","d_1_am__U54.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "array_delay_U13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U16":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U14.clk"],
          ["self.in.0","_U14.in"],
          ["self.out.0","_U14.out"],
          ["self.clk","_U15.clk"],
          ["self.in.1","_U15.in"],
          ["self.out.1","_U15.out"],
          ["self.clk","_U16.clk"],
          ["self.in.2","_U16.in"],
          ["self.out.2","_U16.out"]
        ]
      },
      "array_delay_U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U18.clk"],
          ["self.in.0","_U18.in"],
          ["self.out.0","_U18.out"],
          ["self.clk","_U19.clk"],
          ["self.in.1","_U19.in"],
          ["self.out.1","_U19.out"],
          ["self.clk","_U20.clk"],
          ["self.in.2","_U20.in"],
          ["self.out.2","_U20.out"]
        ]
      },
      "array_delay_U34":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U35":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U36":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U37":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U35.clk"],
          ["self.in.0","_U35.in"],
          ["self.out.0","_U35.out"],
          ["self.clk","_U36.clk"],
          ["self.in.1","_U36.in"],
          ["self.out.1","_U36.out"],
          ["self.clk","_U37.clk"],
          ["self.in.2","_U37.in"],
          ["self.out.2","_U37.out"]
        ]
      },
      "array_delay_U38":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U39":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U40":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U41":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U39.clk"],
          ["self.in.0","_U39.in"],
          ["self.out.0","_U39.out"],
          ["self.clk","_U40.clk"],
          ["self.in.1","_U40.in"],
          ["self.out.1","_U40.out"],
          ["self.clk","_U41.clk"],
          ["self.in.2","_U41.in"],
          ["self.out.2","_U41.out"]
        ]
      },
      "array_delay_U55":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U56":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U57":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U58":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U56.clk"],
          ["self.in.0","_U56.in"],
          ["self.out.0","_U56.out"],
          ["self.clk","_U57.clk"],
          ["self.in.1","_U57.in"],
          ["self.out.1","_U57.out"],
          ["self.clk","_U58.clk"],
          ["self.in.2","_U58.in"],
          ["self.out.2","_U58.out"]
        ]
      },
      "array_delay_U59":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U60":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U61":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U62":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U60.clk"],
          ["self.in.0","_U60.in"],
          ["self.out.0","_U60.out"],
          ["self.clk","_U61.clk"],
          ["self.in.1","_U61.in"],
          ["self.out.1","_U61.out"],
          ["self.clk","_U62.clk"],
          ["self.in.2","_U62.in"],
          ["self.out.2","_U62.out"]
        ]
      },
      "cu_op_hcompute_hw_input_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_stencil"
          }
        },
        "connections":[
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","inner_compute.in0_input_copy_stencil.0"],
          ["self.hw_input_stencil_op_hcompute_hw_input_stencil_write.0","inner_compute.out_hw_input_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["mult_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.mult_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_mult_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "cu_op_hcompute_mult_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_mult_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["mult_stencil_op_hcompute_mult_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_mult_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_mult_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.mult_stencil_op_hcompute_mult_stencil_write.0","inner_compute.out_mult_stencil"]
        ]
      },
      "hcompute_hw_input_stencil":{
        "type":["Record",[
          ["out_hw_input_stencil",["Array",16,"Bit"]],
          ["in0_input_copy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_stencil","self.in0_input_copy_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_mult_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_mult_stencil.0"]
        ]
      },
      "hcompute_mult_stencil":{
        "type":["Record",[
          ["out_mult_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const2__259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_hw_input_stencil_1_259_260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_stencil_1_259_260.in1","const2__259.out"],
          ["self.in0_hw_input_stencil.0","mul_hw_input_stencil_1_259_260.in0"],
          ["self.out_mult_stencil","mul_hw_input_stencil_1_259_260.out"]
        ]
      },
      "hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3"]
        ]
      },
      "hw_input_stencil_op_hcompute_mult_stencil_3_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3"]
        ]
      },
      "hw_input_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_hw_input_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_mult_stencil_read_ren","BitIn"],
          ["op_hcompute_mult_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_mult_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast":{
            "modref":"global.hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen":{
            "modref":"global.aff__U63"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen":{
            "modref":"global.aff__U70"
          },
          "hw_input_stencil_op_hcompute_mult_stencil_3_select":{
            "modref":"global.hw_input_stencil_op_hcompute_mult_stencil_3_select"
          }
        },
        "connections":[
          ["self.op_hcompute_hw_input_stencil_write_wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.en"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3"],
          ["self.op_hcompute_hw_input_stencil_write.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.in"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.raddr"],
          ["hw_input_stencil_op_hcompute_mult_stencil_3_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.rdata"],
          ["self.op_hcompute_mult_stencil_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3.waddr"],
          ["self.op_hcompute_mult_stencil_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_mult_stencil_3_write_addrgen.d"],
          ["self.clk","hw_input_stencil_op_hcompute_mult_stencil_3_select.clk"],
          ["self.op_hcompute_mult_stencil_read_ctrl_vars","hw_input_stencil_op_hcompute_mult_stencil_3_select.d"],
          ["self.op_hcompute_mult_stencil_read.0","hw_input_stencil_op_hcompute_mult_stencil_3_select.out"]
        ]
      },
      "mult_stencil_op_hcompute_hw_output_stencil_5_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5"]
        ]
      },
      "mult_stencil_op_hcompute_mult_stencil_2_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5","self.in"]
        ]
      },
      "mult_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_mult_stencil_write_wen","BitIn"],
          ["op_hcompute_mult_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_mult_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "mult_stencil_op_hcompute_hw_output_stencil_5_select":{
            "modref":"global.mult_stencil_op_hcompute_hw_output_stencil_5_select"
          },
          "mult_stencil_op_hcompute_mult_stencil_2_broadcast":{
            "modref":"global.mult_stencil_op_hcompute_mult_stencil_2_broadcast"
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen":{
            "modref":"global.aff__U77"
          },
          "mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen":{
            "modref":"global.aff__U84"
          }
        },
        "connections":[
          ["self.clk","mult_stencil_op_hcompute_hw_output_stencil_5_select.clk"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","mult_stencil_op_hcompute_hw_output_stencil_5_select.d"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.rdata","mult_stencil_op_hcompute_hw_output_stencil_5_select.mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5"],
          ["self.op_hcompute_hw_output_stencil_read.0","mult_stencil_op_hcompute_hw_output_stencil_5_select.out"],
          ["self.op_hcompute_mult_stencil_write_wen","mult_stencil_op_hcompute_mult_stencil_2_broadcast.en"],
          ["self.op_hcompute_mult_stencil_write.0","mult_stencil_op_hcompute_mult_stencil_2_broadcast.in"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.wdata","mult_stencil_op_hcompute_mult_stencil_2_broadcast.mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.wen","mult_stencil_op_hcompute_mult_stencil_2_broadcast.valid"],
          ["self.clk","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.clk"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen.out","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.raddr"],
          ["self.op_hcompute_hw_output_stencil_read_ren","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.ren"],
          ["mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen.out","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5.waddr"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_read_addrgen.d"],
          ["self.op_hcompute_mult_stencil_write_ctrl_vars","mult_stencil_op_hcompute_mult_stencil_2_to_mult_stencil_op_hcompute_hw_output_stencil_5_write_addrgen.d"]
        ]
      },
      "pointwise":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read_valid","Bit"],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U91":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_stencil":{
            "modref":"global.hw_input_stencil_ub"
          },
          "mult_stencil":{
            "modref":"global.mult_stencil_ub"
          },
          "op_hcompute_hw_input_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_stencil"
          },
          "op_hcompute_hw_input_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U17"
          },
          "op_hcompute_hw_input_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_hw_input_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U13"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U59"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U42"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U55"
          },
          "op_hcompute_mult_stencil":{
            "modref":"global.cu_op_hcompute_mult_stencil"
          },
          "op_hcompute_mult_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_mult_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U38"
          },
          "op_hcompute_mult_stencil_port_controller":{
            "modref":"global.affine_controller__U21"
          },
          "op_hcompute_mult_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_mult_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_mult_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U34"
          }
        },
        "connections":[
          ["self.clk","_U91.clk"],
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","_U91.in"],
          ["op_hcompute_hw_input_stencil.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","_U91.out"],
          ["self.clk","hw_input_stencil.clk"],
          ["op_hcompute_hw_input_stencil.hw_input_stencil_op_hcompute_hw_input_stencil_write","hw_input_stencil.op_hcompute_hw_input_stencil_write"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars.out","hw_input_stencil.op_hcompute_hw_input_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_stencil_write_start.out","hw_input_stencil.op_hcompute_hw_input_stencil_write_wen"],
          ["op_hcompute_mult_stencil.hw_input_stencil_op_hcompute_mult_stencil_read","hw_input_stencil.op_hcompute_mult_stencil_read"],
          ["op_hcompute_mult_stencil_port_controller.d","hw_input_stencil.op_hcompute_mult_stencil_read_ctrl_vars"],
          ["op_hcompute_mult_stencil_read_start.out","hw_input_stencil.op_hcompute_mult_stencil_read_ren"],
          ["self.clk","mult_stencil.clk"],
          ["op_hcompute_hw_output_stencil.mult_stencil_op_hcompute_hw_output_stencil_read","mult_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","mult_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","mult_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["op_hcompute_mult_stencil.mult_stencil_op_hcompute_mult_stencil_write","mult_stencil.op_hcompute_mult_stencil_write"],
          ["op_hcompute_mult_stencil_write_start_control_vars.out","mult_stencil.op_hcompute_mult_stencil_write_ctrl_vars"],
          ["op_hcompute_mult_stencil_write_start.out","mult_stencil.op_hcompute_mult_stencil_write_wen"],
          ["self.clk","op_hcompute_hw_input_stencil.clk"],
          ["self.clk","op_hcompute_hw_input_stencil_exe_start.clk"],
          ["op_hcompute_hw_input_stencil_port_controller.valid","op_hcompute_hw_input_stencil_exe_start.in"],
          ["op_hcompute_hw_input_stencil_write_start.in","op_hcompute_hw_input_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_input_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_hw_input_stencil_port_controller.d","op_hcompute_hw_input_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_input_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars.in","op_hcompute_hw_input_stencil_port_controller.d"],
          ["op_hcompute_hw_input_stencil_read_start.in","op_hcompute_hw_input_stencil_port_controller.valid"],
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read_valid","op_hcompute_hw_input_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_input_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_en","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_mult_stencil.clk"],
          ["self.clk","op_hcompute_mult_stencil_exe_start.clk"],
          ["op_hcompute_mult_stencil_port_controller.valid","op_hcompute_mult_stencil_exe_start.in"],
          ["op_hcompute_mult_stencil_write_start.in","op_hcompute_mult_stencil_exe_start.out"],
          ["self.clk","op_hcompute_mult_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_mult_stencil_port_controller.d","op_hcompute_mult_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_mult_stencil_port_controller.clk"],
          ["op_hcompute_mult_stencil_write_start_control_vars.in","op_hcompute_mult_stencil_port_controller.d"],
          ["op_hcompute_mult_stencil_read_start.in","op_hcompute_mult_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_mult_stencil_write_start_control_vars.clk"]
        ]
      }
    },
    "generators":{
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"},
        "modules":[
          [{"depth":["Int",4096]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["wdata",["Array",16,"BitIn"]],
              ["waddr",["Array",16,"BitIn"]],
              ["wen","BitIn"],
              ["rdata",["Array",16,"Bit"]],
              ["raddr",["Array",16,"BitIn"]],
              ["ren","BitIn"]
            ]],
            "instances":{
              "mem":{
                "genref":"coreir.mem",
                "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
              },
              "raddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              },
              "readreg":{
                "genref":"mantle.reg",
                "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
                "modargs":{"init":[["BitVector",16],"16'h0000"]}
              },
              "waddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              }
            },
            "connections":[
              ["self.clk","mem.clk"],
              ["raddr_slice.out","mem.raddr"],
              ["readreg.in","mem.rdata"],
              ["waddr_slice.out","mem.waddr"],
              ["self.wdata","mem.wdata"],
              ["self.wen","mem.wen"],
              ["self.raddr","raddr_slice.in"],
              ["self.clk","readreg.clk"],
              ["self.ren","readreg.en"],
              ["self.rdata","readreg.out"],
              ["waddr_slice.in","self.waddr"]
            ]
          }]
        ]
      }
    },
    "typegens":{
      "raw_dual_port_sram_TG":[{"depth":"Int"},"sparse",[
        [{"depth":["Int",4096]},["Record",[["clk",["Named","coreir.clkIn"]],["wdata",["Array",16,"BitIn"]],["waddr",["Array",16,"BitIn"]],["wen","BitIn"],["rdata",["Array",16,"Bit"]],["raddr",["Array",16,"BitIn"]],["ren","BitIn"]]]]
      ]]
    }
  }
}
}
