#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000023140aa5070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023140af3530 .scope module, "tb_cpu" "tb_cpu" 3 17;
 .timescale -9 -10;
v0000023140b56220_0 .net "aluResult", 15 0, v0000023140b500b0_0;  1 drivers
v0000023140b56cc0_0 .var "clk", 0 0;
v0000023140b576c0_0 .var/i "errors", 31 0;
v0000023140b567c0_0 .var "expectedAluResult", 15 0;
v0000023140b56ae0_0 .var "expectedMemWrite", 0 0;
v0000023140b560e0_0 .var "expectedMemWriteData", 15 0;
v0000023140b57580_0 .var "expectedPc", 15 0;
v0000023140b56c20_0 .var "instruction", 15 0;
v0000023140b56860_0 .net "memWrite", 0 0, L_0000023140b56e00;  1 drivers
v0000023140b562c0_0 .net "memWriteData", 15 0, L_0000023140ae7760;  1 drivers
v0000023140b56ea0_0 .net "pc", 15 0, v0000023140b506f0_0;  1 drivers
v0000023140b57620_0 .var "readData", 15 0;
v0000023140b569a0_0 .var "reset", 0 0;
v0000023140b56680_0 .var "rst", 0 0;
v0000023140b57760 .array "testvectors", 1000 0, 87 0;
v0000023140b57080_0 .var/i "vectornum", 31 0;
E_0000023140ae0b60 .event negedge, v0000023140b4f250_0;
S_0000023140af36c0 .scope module, "uut" "cpu" 3 33, 4 20 0, S_0000023140af3530;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "instruction";
    .port_info 3 /INPUT 16 "readData";
    .port_info 4 /OUTPUT 1 "memWrite";
    .port_info 5 /OUTPUT 16 "aluResult";
    .port_info 6 /OUTPUT 16 "memWriteData";
    .port_info 7 /OUTPUT 16 "pc";
v0000023140b52bc0_0 .net "aluCtrl", 2 0, L_0000023140b56a40;  1 drivers
v0000023140b533e0_0 .net "aluResult", 15 0, v0000023140b500b0_0;  alias, 1 drivers
v0000023140b53b60_0 .net "aluSrc", 1 0, L_0000023140b56400;  1 drivers
v0000023140b52e40_0 .net "clk", 0 0, v0000023140b56cc0_0;  1 drivers
v0000023140b53ca0_0 .net "instruction", 15 0, v0000023140b56c20_0;  1 drivers
v0000023140b53480_0 .net "jump", 1 0, L_0000023140b55b40;  1 drivers
v0000023140b52ee0_0 .net "memToReg", 1 0, L_0000023140b55be0;  1 drivers
v0000023140b52f80_0 .net "memWrite", 0 0, L_0000023140b56e00;  alias, 1 drivers
v0000023140b53020_0 .net "memWriteData", 15 0, L_0000023140ae7760;  alias, 1 drivers
v0000023140b56b80_0 .net "pc", 15 0, v0000023140b506f0_0;  alias, 1 drivers
v0000023140b55a00_0 .net "pcSrc", 0 0, L_0000023140ae7220;  1 drivers
v0000023140b564a0_0 .net "readData", 15 0, v0000023140b57620_0;  1 drivers
v0000023140b55e60_0 .net "regDst", 1 0, L_0000023140b55aa0;  1 drivers
v0000023140b56f40_0 .net "regWrite", 0 0, L_0000023140b56360;  1 drivers
v0000023140b56180_0 .net "rst", 0 0, v0000023140b56680_0;  1 drivers
v0000023140b574e0_0 .net "zero", 0 0, L_0000023140b582d0;  1 drivers
L_0000023140b571c0 .part v0000023140b56c20_0, 12, 4;
S_0000023140af6210 .scope module, "cf_controller" "controller" 4 30, 5 18 0, S_0000023140af36c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "regWrite";
    .port_info 3 /OUTPUT 1 "memWrite";
    .port_info 4 /OUTPUT 1 "pcSrc";
    .port_info 5 /OUTPUT 2 "regDst";
    .port_info 6 /OUTPUT 2 "memToReg";
    .port_info 7 /OUTPUT 2 "jump";
    .port_info 8 /OUTPUT 2 "aluSrc";
    .port_info 9 /OUTPUT 3 "aluCtrl";
L_0000023140ae7220 .functor AND 1, L_0000023140b56d60, L_0000023140b582d0, C4<1>, C4<1>;
v0000023140aeca90_0 .net "aluCtrl", 2 0, L_0000023140b56a40;  alias, 1 drivers
v0000023140aecb30_0 .net "aluSrc", 1 0, L_0000023140b56400;  alias, 1 drivers
v0000023140aecd10_0 .net "branch", 0 0, L_0000023140b56d60;  1 drivers
v0000023140aece50_0 .net "jump", 1 0, L_0000023140b55b40;  alias, 1 drivers
v0000023140aecdb0_0 .net "memToReg", 1 0, L_0000023140b55be0;  alias, 1 drivers
v0000023140aeb190_0 .net "memWrite", 0 0, L_0000023140b56e00;  alias, 1 drivers
v0000023140aeb2d0_0 .net "op", 3 0, L_0000023140b571c0;  1 drivers
v0000023140aeb230_0 .net "pcSrc", 0 0, L_0000023140ae7220;  alias, 1 drivers
v0000023140aeb370_0 .net "regDst", 1 0, L_0000023140b55aa0;  alias, 1 drivers
v0000023140aeb410_0 .net "regWrite", 0 0, L_0000023140b56360;  alias, 1 drivers
v0000023140aeb4b0_0 .net "zero", 0 0, L_0000023140b582d0;  alias, 1 drivers
S_0000023140af6450 .scope module, "mainDecoder" "maindec" 5 28, 6 17 0, S_0000023140af6210;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /OUTPUT 1 "regWrite";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "memWrite";
    .port_info 4 /OUTPUT 2 "regDst";
    .port_info 5 /OUTPUT 2 "memToReg";
    .port_info 6 /OUTPUT 2 "jump";
    .port_info 7 /OUTPUT 2 "aluSrc";
    .port_info 8 /OUTPUT 3 "aluCtrl";
v0000023140aec3b0_0 .net *"_ivl_10", 13 0, v0000023140aec590_0;  1 drivers
v0000023140aeb9b0_0 .net "aluCtrl", 2 0, L_0000023140b56a40;  alias, 1 drivers
v0000023140aeafb0_0 .net "aluSrc", 1 0, L_0000023140b56400;  alias, 1 drivers
v0000023140aecc70_0 .net "branch", 0 0, L_0000023140b56d60;  alias, 1 drivers
v0000023140aec590_0 .var "ctrl", 13 0;
v0000023140aec450_0 .net "jump", 1 0, L_0000023140b55b40;  alias, 1 drivers
v0000023140aec4f0_0 .net "memToReg", 1 0, L_0000023140b55be0;  alias, 1 drivers
v0000023140aec770_0 .net "memWrite", 0 0, L_0000023140b56e00;  alias, 1 drivers
v0000023140aeb0f0_0 .net "op", 3 0, L_0000023140b571c0;  alias, 1 drivers
v0000023140aec8b0_0 .net "regDst", 1 0, L_0000023140b55aa0;  alias, 1 drivers
v0000023140aec950_0 .net "regWrite", 0 0, L_0000023140b56360;  alias, 1 drivers
E_0000023140ae0760 .event edge, v0000023140aeb0f0_0;
L_0000023140b56360 .part v0000023140aec590_0, 13, 1;
L_0000023140b55aa0 .part v0000023140aec590_0, 11, 2;
L_0000023140b56d60 .part v0000023140aec590_0, 10, 1;
L_0000023140b56e00 .part v0000023140aec590_0, 9, 1;
L_0000023140b55be0 .part v0000023140aec590_0, 7, 2;
L_0000023140b55b40 .part v0000023140aec590_0, 5, 2;
L_0000023140b56400 .part v0000023140aec590_0, 3, 2;
L_0000023140b56a40 .part v0000023140aec590_0, 0, 3;
S_0000023140ab8f30 .scope module, "cf_datapath" "datapath" 4 42, 7 29 0, S_0000023140af36c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 1 "pcSrc";
    .port_info 4 /INPUT 2 "regDst";
    .port_info 5 /INPUT 2 "memToReg";
    .port_info 6 /INPUT 2 "jump";
    .port_info 7 /INPUT 2 "aluSrc";
    .port_info 8 /INPUT 3 "aluCtrl";
    .port_info 9 /INPUT 16 "instruction";
    .port_info 10 /INPUT 16 "readData";
    .port_info 11 /OUTPUT 16 "aluResult";
    .port_info 12 /OUTPUT 16 "memWriteData";
    .port_info 13 /OUTPUT 16 "pc";
    .port_info 14 /OUTPUT 1 "zero";
L_0000023140b601f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000023140b54560_0 .net/2u *"_ivl_22", 11 0, L_0000023140b601f0;  1 drivers
v0000023140b537a0_0 .net *"_ivl_25", 3 0, L_0000023140b56720;  1 drivers
v0000023140b54240_0 .net *"_ivl_3", 2 0, L_0000023140b558c0;  1 drivers
v0000023140b53160_0 .net *"_ivl_5", 11 0, L_0000023140b56540;  1 drivers
L_0000023140b600d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023140b53f20_0 .net/2u *"_ivl_6", 0 0, L_0000023140b600d0;  1 drivers
v0000023140b53200_0 .net "aluA", 15 0, L_0000023140ae7c30;  1 drivers
v0000023140b538e0_0 .net "aluB", 15 0, v0000023140b505b0_0;  1 drivers
v0000023140b53a20_0 .net "aluCtrl", 2 0, L_0000023140b56a40;  alias, 1 drivers
v0000023140b53fc0_0 .net "aluResult", 15 0, v0000023140b500b0_0;  alias, 1 drivers
v0000023140b535c0_0 .net "aluSrc", 1 0, L_0000023140b56400;  alias, 1 drivers
v0000023140b53840_0 .net "clk", 0 0, v0000023140b56cc0_0;  alias, 1 drivers
v0000023140b54060_0 .net "instruction", 15 0, v0000023140b56c20_0;  alias, 1 drivers
v0000023140b53340_0 .net "jump", 1 0, L_0000023140b55b40;  alias, 1 drivers
v0000023140b542e0_0 .net "memToReg", 1 0, L_0000023140b55be0;  alias, 1 drivers
v0000023140b54380_0 .net "memWriteData", 15 0, L_0000023140ae7760;  alias, 1 drivers
v0000023140b54420_0 .net "pc", 15 0, v0000023140b506f0_0;  alias, 1 drivers
v0000023140b52a80_0 .net "pcBranch", 15 0, L_0000023140b57440;  1 drivers
v0000023140b52b20_0 .net "pcBranchNext", 15 0, L_0000023140b57300;  1 drivers
v0000023140b53ac0_0 .net "pcNext", 15 0, v0000023140b50b50_0;  1 drivers
v0000023140b54100_0 .net "pcPlus2", 15 0, L_0000023140b56fe0;  1 drivers
v0000023140b532a0_0 .net "pcSrc", 0 0, L_0000023140ae7220;  alias, 1 drivers
v0000023140b52da0_0 .net "readData", 15 0, v0000023140b57620_0;  alias, 1 drivers
v0000023140b53520_0 .net "regDst", 1 0, L_0000023140b55aa0;  alias, 1 drivers
v0000023140b544c0_0 .net "regWrite", 0 0, L_0000023140b56360;  alias, 1 drivers
v0000023140b54600_0 .net "regWriteData", 15 0, v0000023140b4fc50_0;  1 drivers
v0000023140b54740_0 .net "rst", 0 0, v0000023140b56680_0;  alias, 1 drivers
v0000023140b528a0_0 .net "signImmediate", 15 0, v0000023140b53980_0;  1 drivers
v0000023140b52940_0 .net "signImmediateSHIFTED", 15 0, v0000023140b530c0_0;  1 drivers
v0000023140b529e0_0 .net "writeAddr", 3 0, v0000023140b53e80_0;  1 drivers
v0000023140b52d00_0 .net "zero", 0 0, L_0000023140b582d0;  alias, 1 drivers
L_0000023140b558c0 .part L_0000023140b56fe0, 13, 3;
L_0000023140b56540 .part v0000023140b56c20_0, 0, 12;
L_0000023140b55fa0 .concat [ 1 12 3 0], L_0000023140b600d0, L_0000023140b56540, L_0000023140b558c0;
L_0000023140b55dc0 .part v0000023140b56c20_0, 4, 4;
L_0000023140b56040 .part v0000023140b56c20_0, 0, 4;
L_0000023140b57120 .part v0000023140b56c20_0, 8, 4;
L_0000023140b57260 .part v0000023140b56c20_0, 4, 4;
L_0000023140b573a0 .part v0000023140b56c20_0, 0, 4;
L_0000023140b56720 .part v0000023140b56c20_0, 4, 4;
L_0000023140b55960 .concat [ 4 12 0 0], L_0000023140b56720, L_0000023140b601f0;
S_0000023140ab91c0 .scope module, "add" "adder" 7 53, 8 18 0, S_0000023140ab8f30;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "result";
v0000023140b4fb10_0 .net "a", 15 0, v0000023140b506f0_0;  alias, 1 drivers
L_0000023140b60088 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0000023140b50970_0 .net "b", 15 0, L_0000023140b60088;  1 drivers
v0000023140b4f070_0 .net "result", 15 0, L_0000023140b56fe0;  alias, 1 drivers
L_0000023140b56fe0 .arith/sum 16, v0000023140b506f0_0, L_0000023140b60088;
S_0000023140ab7ed0 .scope module, "addAlu" "adder" 7 56, 8 18 0, S_0000023140ab8f30;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "result";
v0000023140b4f2f0_0 .net "a", 15 0, L_0000023140b56fe0;  alias, 1 drivers
v0000023140b50c90_0 .net "b", 15 0, v0000023140b530c0_0;  alias, 1 drivers
v0000023140b4f390_0 .net "result", 15 0, L_0000023140b57440;  alias, 1 drivers
L_0000023140b57440 .arith/sum 16, L_0000023140b56fe0, v0000023140b530c0_0;
S_0000023140ab8060 .scope module, "alu" "alu" 7 70, 9 16 0, S_0000023140ab8f30;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "ctrl";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zero";
v0000023140b4f610_0 .net *"_ivl_0", 31 0, L_0000023140b55d20;  1 drivers
L_0000023140b60238 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023140b4f570_0 .net *"_ivl_3", 15 0, L_0000023140b60238;  1 drivers
L_0000023140b60280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023140b50790_0 .net/2u *"_ivl_4", 31 0, L_0000023140b60280;  1 drivers
v0000023140b4f6b0_0 .net "a", 15 0, L_0000023140ae7c30;  alias, 1 drivers
v0000023140b4f750_0 .net "b", 15 0, v0000023140b505b0_0;  alias, 1 drivers
v0000023140b50510_0 .net "ctrl", 2 0, L_0000023140b56a40;  alias, 1 drivers
v0000023140b500b0_0 .var "result", 15 0;
v0000023140b4f1b0_0 .net "zero", 0 0, L_0000023140b582d0;  alias, 1 drivers
E_0000023140ae0d20 .event edge, v0000023140aeb9b0_0, v0000023140b4f750_0, v0000023140b4f6b0_0;
L_0000023140b55d20 .concat [ 16 16 0 0], v0000023140b500b0_0, L_0000023140b60238;
L_0000023140b582d0 .cmp/eq 32, L_0000023140b55d20, L_0000023140b60280;
S_0000023140ab81f0 .scope module, "aluBMux" "mux3" 7 69, 10 19 0, S_0000023140ab8f30;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 16 "c";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 16 "result";
P_0000023140ae0060 .param/l "n" 0 10 20, +C4<00000000000000000000000000010000>;
v0000023140b50150_0 .net "a", 15 0, L_0000023140ae7760;  alias, 1 drivers
v0000023140b50650_0 .net "b", 15 0, v0000023140b53980_0;  alias, 1 drivers
v0000023140b4f110_0 .net "c", 15 0, L_0000023140b55960;  1 drivers
v0000023140b505b0_0 .var "result", 15 0;
v0000023140b4fe30_0 .net "s", 1 0, L_0000023140b56400;  alias, 1 drivers
E_0000023140ae1920 .event edge, v0000023140aeafb0_0, v0000023140b4f110_0, v0000023140b50650_0, v0000023140b50150_0;
S_0000023140abb790 .scope module, "branchMux" "mux2" 7 58, 11 17 0, S_0000023140ab8f30;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "result";
P_0000023140ae1a20 .param/l "n" 0 11 18, +C4<00000000000000000000000000010000>;
v0000023140b4fbb0_0 .net "a", 15 0, L_0000023140b56fe0;  alias, 1 drivers
v0000023140b50830_0 .net "b", 15 0, L_0000023140b57440;  alias, 1 drivers
v0000023140b4f7f0_0 .net "result", 15 0, L_0000023140b57300;  alias, 1 drivers
v0000023140b508d0_0 .net "s", 0 0, L_0000023140ae7220;  alias, 1 drivers
L_0000023140b57300 .functor MUXZ 16, L_0000023140b56fe0, L_0000023140b57440, L_0000023140ae7220, C4<>;
S_0000023140abb920 .scope module, "memMux" "mux3" 7 65, 10 19 0, S_0000023140ab8f30;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 16 "c";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 16 "result";
P_0000023140ae1ce0 .param/l "n" 0 10 20, +C4<00000000000000000000000000010000>;
v0000023140b4f430_0 .net "a", 15 0, v0000023140b500b0_0;  alias, 1 drivers
v0000023140b4fcf0_0 .net "b", 15 0, v0000023140b57620_0;  alias, 1 drivers
v0000023140b50a10_0 .net "c", 15 0, L_0000023140b56fe0;  alias, 1 drivers
v0000023140b4fc50_0 .var "result", 15 0;
v0000023140b501f0_0 .net "s", 1 0, L_0000023140b55be0;  alias, 1 drivers
E_0000023140ae1ba0 .event edge, v0000023140aec4f0_0, v0000023140b4f070_0, v0000023140b4fcf0_0, v0000023140b500b0_0;
S_0000023140abbab0 .scope module, "pcMux" "mux3" 7 59, 10 19 0, S_0000023140ab8f30;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 16 "c";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 16 "result";
P_0000023140ae1da0 .param/l "n" 0 10 20, +C4<00000000000000000000000000010000>;
v0000023140b50ab0_0 .net "a", 15 0, L_0000023140b57300;  alias, 1 drivers
v0000023140b50290_0 .net "b", 15 0, L_0000023140b55fa0;  1 drivers
v0000023140b4f890_0 .net "c", 15 0, L_0000023140ae7c30;  alias, 1 drivers
v0000023140b50b50_0 .var "result", 15 0;
v0000023140b50e70_0 .net "s", 1 0, L_0000023140b55b40;  alias, 1 drivers
E_0000023140ae0fe0 .event edge, v0000023140aec450_0, v0000023140b4f6b0_0, v0000023140b50290_0, v0000023140b4f7f0_0;
S_0000023140ab1870 .scope module, "pcReg" "dff" 7 52, 12 18 0, S_0000023140ab8f30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "d";
    .port_info 3 /OUTPUT 16 "q";
v0000023140b4f250_0 .net "clk", 0 0, v0000023140b56cc0_0;  alias, 1 drivers
v0000023140b50bf0_0 .net "d", 15 0, v0000023140b50b50_0;  alias, 1 drivers
v0000023140b506f0_0 .var "q", 15 0;
v0000023140b50d30_0 .net "rst", 0 0, v0000023140b56680_0;  alias, 1 drivers
E_0000023140ae1060 .event posedge, v0000023140b50d30_0, v0000023140b4f250_0;
S_0000023140ab1a00 .scope module, "rf" "regfile" 7 63, 13 17 0, S_0000023140ab8f30;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "readAddr1";
    .port_info 1 /INPUT 4 "readAddr2";
    .port_info 2 /INPUT 4 "writeAddr";
    .port_info 3 /INPUT 16 "writeData";
    .port_info 4 /INPUT 1 "regWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 16 "readData1";
    .port_info 7 /OUTPUT 16 "readData2";
L_0000023140ae7c30 .functor BUFZ 16, L_0000023140b55f00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000023140ae7760 .functor BUFZ 16, L_0000023140b55c80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023140b50dd0_0 .net *"_ivl_0", 15 0, L_0000023140b55f00;  1 drivers
v0000023140b50f10_0 .net *"_ivl_10", 5 0, L_0000023140b56900;  1 drivers
L_0000023140b601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023140b4f4d0_0 .net *"_ivl_13", 1 0, L_0000023140b601a8;  1 drivers
v0000023140b50330_0 .net *"_ivl_2", 5 0, L_0000023140b565e0;  1 drivers
L_0000023140b60160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023140b4fd90_0 .net *"_ivl_5", 1 0, L_0000023140b60160;  1 drivers
v0000023140b4fed0_0 .net *"_ivl_8", 15 0, L_0000023140b55c80;  1 drivers
v0000023140b4f930_0 .net "clk", 0 0, v0000023140b56cc0_0;  alias, 1 drivers
v0000023140b4f9d0 .array "rFile", 0 15, 15 0;
v0000023140b503d0_0 .net "readAddr1", 3 0, L_0000023140b57120;  1 drivers
v0000023140b4ff70_0 .net "readAddr2", 3 0, L_0000023140b57260;  1 drivers
v0000023140b50010_0 .net "readData1", 15 0, L_0000023140ae7c30;  alias, 1 drivers
v0000023140b4fa70_0 .net "readData2", 15 0, L_0000023140ae7760;  alias, 1 drivers
v0000023140b50470_0 .net "regWrite", 0 0, L_0000023140b56360;  alias, 1 drivers
v0000023140b541a0_0 .net "writeAddr", 3 0, v0000023140b53e80_0;  alias, 1 drivers
v0000023140b53d40_0 .net "writeData", 15 0, v0000023140b4fc50_0;  alias, 1 drivers
E_0000023140ae1220 .event posedge, v0000023140b4f250_0;
L_0000023140b55f00 .array/port v0000023140b4f9d0, L_0000023140b565e0;
L_0000023140b565e0 .concat [ 4 2 0 0], L_0000023140b57120, L_0000023140b60160;
L_0000023140b55c80 .array/port v0000023140b4f9d0, L_0000023140b56900;
L_0000023140b56900 .concat [ 4 2 0 0], L_0000023140b57260, L_0000023140b601a8;
S_0000023140ab1b90 .scope module, "shImmediate" "sl1" 7 55, 14 17 0, S_0000023140ab8f30;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
v0000023140b546a0_0 .net "in", 15 0, v0000023140b53980_0;  alias, 1 drivers
v0000023140b530c0_0 .var "out", 15 0;
E_0000023140ae1520 .event edge, v0000023140b50650_0;
S_0000023140aaf210 .scope module, "signExtender" "signext" 7 64, 15 18 0, S_0000023140ab8f30;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 16 "out";
v0000023140b52c60_0 .net "in", 3 0, L_0000023140b573a0;  1 drivers
v0000023140b53980_0 .var "out", 15 0;
E_0000023140ae1360 .event edge, v0000023140b52c60_0;
S_0000023140b54d60 .scope module, "writeAddrMux" "mux3" 7 62, 10 19 0, S_0000023140ab8f30;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 4 "c";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 4 "result";
P_0000023140ae1260 .param/l "n" 0 10 20, +C4<00000000000000000000000000000100>;
v0000023140b53700_0 .net "a", 3 0, L_0000023140b55dc0;  1 drivers
v0000023140b53c00_0 .net "b", 3 0, L_0000023140b56040;  1 drivers
L_0000023140b60118 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000023140b53660_0 .net "c", 3 0, L_0000023140b60118;  1 drivers
v0000023140b53e80_0 .var "result", 3 0;
v0000023140b53de0_0 .net "s", 1 0, L_0000023140b55aa0;  alias, 1 drivers
E_0000023140ae2520 .event edge, v0000023140aec8b0_0, v0000023140b53660_0, v0000023140b53c00_0, v0000023140b53700_0;
    .scope S_0000023140af6450;
T_0 ;
    %wait E_0000023140ae0760;
    %load/vec4 v0000023140aeb0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 16383, 16383, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 10242, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 10246, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 10242, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 66, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 10240, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 10241, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 10259, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 10261, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 10247, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 1030, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 8202, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 8206, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 8330, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 522, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 34, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 12578, 0, 14;
    %assign/vec4 v0000023140aec590_0, 0;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023140ab1870;
T_1 ;
    %wait E_0000023140ae1060;
    %load/vec4 v0000023140b50d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000023140b506f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023140b50bf0_0;
    %assign/vec4 v0000023140b506f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023140ab1b90;
T_2 ;
    %wait E_0000023140ae1520;
    %load/vec4 v0000023140b546a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000023140b530c0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023140abbab0;
T_3 ;
    %wait E_0000023140ae0fe0;
    %load/vec4 v0000023140b50e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0000023140b50ab0_0;
    %assign/vec4 v0000023140b50b50_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0000023140b50290_0;
    %assign/vec4 v0000023140b50b50_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000023140b4f890_0;
    %assign/vec4 v0000023140b50b50_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023140b54d60;
T_4 ;
    %wait E_0000023140ae2520;
    %load/vec4 v0000023140b53de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0000023140b53700_0;
    %assign/vec4 v0000023140b53e80_0, 0;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0000023140b53c00_0;
    %assign/vec4 v0000023140b53e80_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000023140b53660_0;
    %assign/vec4 v0000023140b53e80_0, 0;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023140ab1a00;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023140b4f9d0, 0, 4;
    %wait E_0000023140ae1220;
    %load/vec4 v0000023140b50470_0;
    %load/vec4 v0000023140b541a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000023140b53d40_0;
    %load/vec4 v0000023140b541a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023140b4f9d0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023140aaf210;
T_6 ;
    %wait E_0000023140ae1360;
    %load/vec4 v0000023140b52c60_0;
    %parti/s 1, 3, 3;
    %replicate 12;
    %load/vec4 v0000023140b52c60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023140b53980_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023140abb920;
T_7 ;
    %wait E_0000023140ae1ba0;
    %load/vec4 v0000023140b501f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0000023140b4f430_0;
    %assign/vec4 v0000023140b4fc50_0, 0;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0000023140b4fcf0_0;
    %assign/vec4 v0000023140b4fc50_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000023140b50a10_0;
    %assign/vec4 v0000023140b4fc50_0, 0;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023140ab81f0;
T_8 ;
    %wait E_0000023140ae1920;
    %load/vec4 v0000023140b4fe30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0000023140b50150_0;
    %assign/vec4 v0000023140b505b0_0, 0;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0000023140b50650_0;
    %assign/vec4 v0000023140b505b0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000023140b4f110_0;
    %assign/vec4 v0000023140b505b0_0, 0;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023140ab8060;
T_9 ;
    %wait E_0000023140ae0d20;
    %load/vec4 v0000023140b50510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000023140b500b0_0, 0;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0000023140b4f6b0_0;
    %load/vec4 v0000023140b4f750_0;
    %and;
    %assign/vec4 v0000023140b500b0_0, 0;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0000023140b4f6b0_0;
    %load/vec4 v0000023140b4f750_0;
    %or;
    %assign/vec4 v0000023140b500b0_0, 0;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0000023140b4f6b0_0;
    %load/vec4 v0000023140b4f750_0;
    %add;
    %assign/vec4 v0000023140b500b0_0, 0;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0000023140b4f6b0_0;
    %ix/getv 4, v0000023140b4f750_0;
    %shiftl 4;
    %assign/vec4 v0000023140b500b0_0, 0;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0000023140b4f6b0_0;
    %load/vec4 v0000023140b4f750_0;
    %or;
    %inv;
    %assign/vec4 v0000023140b500b0_0, 0;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0000023140b4f6b0_0;
    %ix/getv 4, v0000023140b4f750_0;
    %shiftr 4;
    %assign/vec4 v0000023140b500b0_0, 0;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0000023140b4f6b0_0;
    %load/vec4 v0000023140b4f750_0;
    %sub;
    %assign/vec4 v0000023140b500b0_0, 0;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0000023140b4f6b0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000023140b4f750_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0000023140b4f750_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000023140b4f6b0_0;
    %parti/s 1, 15, 5;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %assign/vec4 v0000023140b500b0_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0000023140b4f6b0_0;
    %load/vec4 v0000023140b4f750_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %assign/vec4 v0000023140b500b0_0, 0;
T_9.11 ;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023140af3530;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023140b56cc0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023140b56cc0_0, 0, 1;
    %delay 50, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023140af3530;
T_11 ;
    %vpi_call/w 3 52 "$dumpfile", "tb_cpu.vcd" {0 0 0};
    %vpi_call/w 3 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023140af36c0 {0 0 0};
    %pushi/vec4 0, 0, 88;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023140b57760, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023140b57080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023140b576c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023140b569a0_0, 0, 1;
    %delay 270, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023140b569a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000023140af3530;
T_12 ;
    %wait E_0000023140ae1220;
    %ix/getv/s 4, v0000023140b57080_0;
    %load/vec4a v0000023140b57760, 4;
    %pad/u 82;
    %split/vec4 16;
    %store/vec4 v0000023140b57580_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0000023140b560e0_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0000023140b567c0_0, 0, 16;
    %split/vec4 1;
    %store/vec4 v0000023140b56ae0_0, 0, 1;
    %split/vec4 16;
    %store/vec4 v0000023140b57620_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0000023140b56c20_0, 0, 16;
    %store/vec4 v0000023140b56680_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023140af3530;
T_13 ;
    %wait E_0000023140ae0b60;
    %load/vec4 v0000023140b569a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000023140b56860_0;
    %load/vec4 v0000023140b56220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023140b562c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023140b56ea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023140b56ae0_0;
    %load/vec4 v0000023140b567c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023140b560e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023140b57580_0;
    %concat/vec4; draw_concat_vec4
    %cmp/ne;
    %jmp/0xz  T_13.2, 6;
    %vpi_call/w 3 68 "$display", "Error:\011inputs: {rst, instruction, readData} = %b %b %b", v0000023140b56680_0, v0000023140b56c20_0, v0000023140b57620_0 {0 0 0};
    %vpi_call/w 3 69 "$display", "\011memWrite= %h, expectedMemWrite = %h", v0000023140b56860_0, v0000023140b56ae0_0 {0 0 0};
    %vpi_call/w 3 70 "$display", "\011aluResult = %h, expectedAluResult = %h", v0000023140b56220_0, v0000023140b567c0_0 {0 0 0};
    %vpi_call/w 3 71 "$display", "\011memWriteData = %h, expectedMemWriteData = %h", v0000023140b562c0_0, v0000023140b560e0_0 {0 0 0};
    %vpi_call/w 3 72 "$display", "\011pc = %h, expectedPc = %h", v0000023140b56ea0_0, v0000023140b57580_0 {0 0 0};
    %load/vec4 v0000023140b576c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023140b576c0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0000023140b57080_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023140b57080_0, 0, 32;
    %ix/getv/s 4, v0000023140b57080_0;
    %load/vec4a v0000023140b57760, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 16777215, 16777215, 24;
    %cmp/e;
    %jmp/0xz  T_13.4, 6;
    %vpi_call/w 3 77 "$display", "%d tests completed with %d errors", v0000023140b57080_0, v0000023140b576c0_0 {0 0 0};
    %vpi_call/w 3 78 "$finish" {0 0 0};
T_13.4 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "tb_cpu.sv";
    "././cpu.sv";
    "./../controller/controller.sv";
    "./../maindec/maindec.sv";
    "./../datapath/datapath.sv";
    "./../adder/adder.sv";
    "./../alu/alu.sv";
    "./../mux3/mux3.sv";
    "./../mux2/mux2.sv";
    "./../dff/dff.sv";
    "./../regfile/regfile.sv";
    "./../sl1/sl1.sv";
    "./../signext/signext.sv";
