{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575613845318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575613845324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 00:30:44 2019 " "Processing started: Fri Dec 06 00:30:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575613845324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575613845324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Master -c Master " "Command: quartus_sta Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575613845324 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1575613845814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575613846121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575613846122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575613846178 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575613846178 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Master.sdc " "Synopsys Design Constraints File file not found: 'Master.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575613846613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575613846613 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:U2\|VGA:U4\|vga25MHz:U0\|clk_div display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " "create_clock -period 1.000 -name display:U2\|VGA:U4\|vga25MHz:U0\|clk_div display:U2\|VGA:U4\|vga25MHz:U0\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575613846615 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575613846615 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIV1Hz:U0\|clk_div DIV1Hz:U0\|clk_div " "create_clock -period 1.000 -name DIV1Hz:U0\|clk_div DIV1Hz:U0\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575613846615 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575613846615 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575613846619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575613846620 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575613846620 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575613846648 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575613846710 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575613846710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.878 " "Worst-case setup slack is -11.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613846729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613846729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.878            -387.095 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "  -11.878            -387.095 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613846729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.383             -90.362 clk  " "   -6.383             -90.362 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613846729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.844             -19.730 DIV1Hz:U0\|clk_div  " "   -1.844             -19.730 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613846729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575613846729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.406 " "Worst-case hold slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613846748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613846748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 DIV1Hz:U0\|clk_div  " "    0.406               0.000 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613846748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 clk  " "    0.632               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613846748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "    0.638               0.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613846748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575613846748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575613846757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575613846764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613846771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613846771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.690 clk  " "   -3.000             -46.690 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613846771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -87.380 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "   -1.285             -87.380 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613846771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 DIV1Hz:U0\|clk_div  " "   -1.285             -20.560 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613846771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575613846771 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575613847028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575613847055 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575613847301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575613847365 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575613847384 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575613847384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.602 " "Worst-case setup slack is -10.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.602            -340.874 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "  -10.602            -340.874 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.793             -78.298 clk  " "   -5.793             -78.298 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.611             -16.620 DIV1Hz:U0\|clk_div  " "   -1.611             -16.620 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575613847403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 DIV1Hz:U0\|clk_div  " "    0.356               0.000 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 clk  " "    0.577               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "    0.586               0.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575613847414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575613847423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575613847434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.690 clk  " "   -3.000             -46.690 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -87.380 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "   -1.285             -87.380 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 DIV1Hz:U0\|clk_div  " "   -1.285             -20.560 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575613847444 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575613847556 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575613847649 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575613847651 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575613847651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.225 " "Worst-case setup slack is -5.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.225            -153.361 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "   -5.225            -153.361 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.620             -28.569 clk  " "   -2.620             -28.569 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -2.385 DIV1Hz:U0\|clk_div  " "   -0.351              -2.385 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575613847702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 DIV1Hz:U0\|clk_div  " "    0.182               0.000 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 clk  " "    0.286               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "    0.292               0.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575613847738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575613847790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575613847851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.951 clk  " "   -3.000             -46.951 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -68.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div  " "   -1.000             -68.000 display:U2\|VGA:U4\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 DIV1Hz:U0\|clk_div  " "   -1.000             -16.000 DIV1Hz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575613847881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575613847881 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575613848466 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575613848468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575613848586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 00:30:48 2019 " "Processing ended: Fri Dec 06 00:30:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575613848586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575613848586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575613848586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575613848586 ""}
