# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 60
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-34.10"
module \top
  attribute \src "dut.sv:2.16-2.28"
  wire \wire_logic_0
  attribute \src "dut.sv:3.16-3.28"
  wire \wire_logic_1
  attribute \src "dut.sv:4.16-4.28"
  attribute \wand 1
  wire \wand_logic_0
  attribute \src "dut.sv:5.16-5.28"
  attribute \wand 1
  wire \wand_logic_1
  attribute \src "dut.sv:6.15-6.26"
  attribute \wor 1
  wire \wor_logic_0
  attribute \src "dut.sv:7.15-7.26"
  attribute \wor 1
  wire \wor_logic_1
  attribute \src "dut.sv:9.18-9.30"
  wire width 32 signed \wire_integer
  attribute \src "dut.sv:10.18-10.30"
  attribute \wand 1
  wire width 32 signed \wand_integer
  attribute \src "dut.sv:11.17-11.28"
  attribute \wor 1
  wire width 32 signed \wor_integer
  attribute \src "dut.sv:14.19-14.32"
  attribute \wiretype "\\typename"
  wire width 4 \wire_typename
  attribute \src "dut.sv:15.19-15.32"
  attribute \wiretype "\\typename"
  attribute \wand 1
  wire width 4 \wand_typename
  attribute \src "dut.sv:16.18-16.30"
  attribute \wiretype "\\typename"
  attribute \wor 1
  wire width 4 \wor_typename
  wire width 32 $auto$module.cpp:790:import_continuous_assign$1
  wire width 32 $auto$module.cpp:790:import_continuous_assign$3
  wire width 32 $auto$module.cpp:790:import_continuous_assign$5
  wire width 32 $auto$module.cpp:790:import_continuous_assign$7
  wire width 32 $auto$module.cpp:790:import_continuous_assign$9
  attribute \src "dut.sv:19.17-19.34"
  wire $eq$dut.sv:19$12_Y
  wire $auto$process.cpp:44:import_immediate_assert$14
  attribute \src "dut.sv:20.17-20.34"
  wire $eq$dut.sv:20$16_Y
  wire $auto$process.cpp:44:import_immediate_assert$18
  attribute \src "dut.sv:21.17-21.34"
  wire $eq$dut.sv:21$20_Y
  wire $auto$process.cpp:44:import_immediate_assert$22
  attribute \src "dut.sv:22.17-22.34"
  wire $eq$dut.sv:22$24_Y
  wire $auto$process.cpp:44:import_immediate_assert$26
  attribute \src "dut.sv:23.17-23.33"
  wire $eq$dut.sv:23$28_Y
  wire $auto$process.cpp:44:import_immediate_assert$30
  attribute \src "dut.sv:24.17-24.33"
  wire $eq$dut.sv:24$32_Y
  wire $auto$process.cpp:44:import_immediate_assert$34
  attribute \src "dut.sv:26.17-26.40"
  wire $eq$dut.sv:26$36_Y
  wire $auto$process.cpp:44:import_immediate_assert$38
  attribute \src "dut.sv:27.17-27.40"
  wire $eq$dut.sv:27$40_Y
  wire $auto$process.cpp:44:import_immediate_assert$42
  attribute \src "dut.sv:28.17-28.39"
  wire $eq$dut.sv:28$44_Y
  wire $auto$process.cpp:44:import_immediate_assert$46
  attribute \src "dut.sv:30.17-30.41"
  wire $eq$dut.sv:30$48_Y
  wire $auto$process.cpp:44:import_immediate_assert$50
  attribute \src "dut.sv:31.17-31.41"
  wire $eq$dut.sv:31$52_Y
  wire $auto$process.cpp:44:import_immediate_assert$54
  attribute \src "dut.sv:32.17-32.40"
  wire $eq$dut.sv:32$56_Y
  wire $auto$process.cpp:44:import_immediate_assert$58
  cell $pos $auto$module.cpp:791:import_continuous_assign$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A 4'1001
    connect \Y $auto$module.cpp:790:import_continuous_assign$1
  end
  cell $pos $auto$module.cpp:791:import_continuous_assign$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A 4'1001
    connect \Y $auto$module.cpp:790:import_continuous_assign$3
  end
  cell $pos $auto$module.cpp:791:import_continuous_assign$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A 4'1010
    connect \Y $auto$module.cpp:790:import_continuous_assign$5
  end
  cell $pos $auto$module.cpp:791:import_continuous_assign$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A 4'1001
    connect \Y $auto$module.cpp:790:import_continuous_assign$7
  end
  cell $pos $auto$module.cpp:791:import_continuous_assign$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A 4'1010
    connect \Y $auto$module.cpp:790:import_continuous_assign$9
  end
  attribute \src "dut.sv:19.17-19.34"
  cell $eq $eq$dut.sv:19$13
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \wire_logic_0
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $eq$dut.sv:19$12_Y
  end
  attribute \src "dut.sv:19.9-19.36"
  cell $check $auto$process.cpp:51:import_immediate_assert$15
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:19$12_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:44:import_immediate_assert$14
    connect \TRG { }
  end
  attribute \src "dut.sv:20.17-20.34"
  cell $eq $eq$dut.sv:20$17
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \wire_logic_1
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $eq$dut.sv:20$16_Y
  end
  attribute \src "dut.sv:20.9-20.36"
  cell $check $auto$process.cpp:51:import_immediate_assert$19
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:20$16_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:44:import_immediate_assert$18
    connect \TRG { }
  end
  attribute \src "dut.sv:21.17-21.34"
  cell $eq $eq$dut.sv:21$21
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \wand_logic_0
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $eq$dut.sv:21$20_Y
  end
  attribute \src "dut.sv:21.9-21.36"
  cell $check $auto$process.cpp:51:import_immediate_assert$23
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:21$20_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:44:import_immediate_assert$22
    connect \TRG { }
  end
  attribute \src "dut.sv:22.17-22.34"
  cell $eq $eq$dut.sv:22$25
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \wand_logic_1
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $eq$dut.sv:22$24_Y
  end
  attribute \src "dut.sv:22.9-22.36"
  cell $check $auto$process.cpp:51:import_immediate_assert$27
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:22$24_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:44:import_immediate_assert$26
    connect \TRG { }
  end
  attribute \src "dut.sv:23.17-23.33"
  cell $eq $eq$dut.sv:23$29
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \wor_logic_0
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $eq$dut.sv:23$28_Y
  end
  attribute \src "dut.sv:23.9-23.35"
  cell $check $auto$process.cpp:51:import_immediate_assert$31
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:23$28_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:44:import_immediate_assert$30
    connect \TRG { }
  end
  attribute \src "dut.sv:24.17-24.33"
  cell $eq $eq$dut.sv:24$33
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \wor_logic_1
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $eq$dut.sv:24$32_Y
  end
  attribute \src "dut.sv:24.9-24.35"
  cell $check $auto$process.cpp:51:import_immediate_assert$35
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:24$32_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:44:import_immediate_assert$34
    connect \TRG { }
  end
  attribute \src "dut.sv:26.17-26.40"
  cell $eq $eq$dut.sv:26$37
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wire_integer
    connect \B 4'1001
    connect \Y $eq$dut.sv:26$36_Y
  end
  attribute \src "dut.sv:26.9-26.42"
  cell $check $auto$process.cpp:51:import_immediate_assert$39
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:26$36_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:44:import_immediate_assert$38
    connect \TRG { }
  end
  attribute \src "dut.sv:27.17-27.40"
  cell $eq $eq$dut.sv:27$41
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wand_integer
    connect \B 4'1000
    connect \Y $eq$dut.sv:27$40_Y
  end
  attribute \src "dut.sv:27.9-27.42"
  cell $check $auto$process.cpp:51:import_immediate_assert$43
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:27$40_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:44:import_immediate_assert$42
    connect \TRG { }
  end
  attribute \src "dut.sv:28.17-28.39"
  cell $eq $eq$dut.sv:28$45
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wor_integer
    connect \B 4'1011
    connect \Y $eq$dut.sv:28$44_Y
  end
  attribute \src "dut.sv:28.9-28.41"
  cell $check $auto$process.cpp:51:import_immediate_assert$47
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:28$44_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:44:import_immediate_assert$46
    connect \TRG { }
  end
  attribute \src "dut.sv:30.17-30.41"
  cell $eq $eq$dut.sv:30$49
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wire_typename
    connect \B 4'1001
    connect \Y $eq$dut.sv:30$48_Y
  end
  attribute \src "dut.sv:30.9-30.43"
  cell $check $auto$process.cpp:51:import_immediate_assert$51
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:30$48_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:44:import_immediate_assert$50
    connect \TRG { }
  end
  attribute \src "dut.sv:31.17-31.41"
  cell $eq $eq$dut.sv:31$53
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wand_typename
    connect \B 4'1000
    connect \Y $eq$dut.sv:31$52_Y
  end
  attribute \src "dut.sv:31.9-31.43"
  cell $check $auto$process.cpp:51:import_immediate_assert$55
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:31$52_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:44:import_immediate_assert$54
    connect \TRG { }
  end
  attribute \src "dut.sv:32.17-32.40"
  cell $eq $eq$dut.sv:32$57
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wor_typename
    connect \B 4'1011
    connect \Y $eq$dut.sv:32$56_Y
  end
  attribute \src "dut.sv:32.9-32.42"
  cell $check $auto$process.cpp:51:import_immediate_assert$59
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:32$56_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:44:import_immediate_assert$58
    connect \TRG { }
  end
  attribute \src "dut.sv:18.5-33.8"
  process $proc$dut.sv:18$11
    assign $auto$process.cpp:44:import_immediate_assert$14 1'0
    assign $auto$process.cpp:44:import_immediate_assert$18 1'0
    assign $auto$process.cpp:44:import_immediate_assert$22 1'0
    assign $auto$process.cpp:44:import_immediate_assert$26 1'0
    assign $auto$process.cpp:44:import_immediate_assert$30 1'0
    assign $auto$process.cpp:44:import_immediate_assert$34 1'0
    assign $auto$process.cpp:44:import_immediate_assert$38 1'0
    assign $auto$process.cpp:44:import_immediate_assert$42 1'0
    assign $auto$process.cpp:44:import_immediate_assert$46 1'0
    assign $auto$process.cpp:44:import_immediate_assert$50 1'0
    assign $auto$process.cpp:44:import_immediate_assert$54 1'0
    assign $auto$process.cpp:44:import_immediate_assert$58 1'0
    assign $auto$process.cpp:44:import_immediate_assert$14 1'1
    assign $auto$process.cpp:44:import_immediate_assert$18 1'1
    assign $auto$process.cpp:44:import_immediate_assert$22 1'1
    assign $auto$process.cpp:44:import_immediate_assert$26 1'1
    assign $auto$process.cpp:44:import_immediate_assert$30 1'1
    assign $auto$process.cpp:44:import_immediate_assert$34 1'1
    assign $auto$process.cpp:44:import_immediate_assert$38 1'1
    assign $auto$process.cpp:44:import_immediate_assert$42 1'1
    assign $auto$process.cpp:44:import_immediate_assert$46 1'1
    assign $auto$process.cpp:44:import_immediate_assert$50 1'1
    assign $auto$process.cpp:44:import_immediate_assert$54 1'1
    assign $auto$process.cpp:44:import_immediate_assert$58 1'1
    sync always
  end
  connect \wire_logic_0 1'0
  connect \wire_logic_1 1'1
  connect \wand_logic_0 1'0
  connect \wand_logic_0 1'1
  connect \wand_logic_1 1'1
  connect \wand_logic_1 1'1
  connect \wor_logic_0 1'0
  connect \wor_logic_0 1'0
  connect \wor_logic_1 1'1
  connect \wor_logic_1 1'0
  connect \wire_integer $auto$module.cpp:790:import_continuous_assign$1
  connect \wand_integer $auto$module.cpp:790:import_continuous_assign$3
  connect \wand_integer $auto$module.cpp:790:import_continuous_assign$5
  connect \wor_integer $auto$module.cpp:790:import_continuous_assign$7
  connect \wor_integer $auto$module.cpp:790:import_continuous_assign$9
  connect \wire_typename 4'1001
  connect \wand_typename 4'1001
  connect \wand_typename 4'1010
  connect \wor_typename 4'1001
  connect \wor_typename 4'1010
end
