Variables of Generic Makefile
=============================


Variable a definir dans un Makefile

+----------------------+--------------------------------------------------------------------------------------+
| CUSTOM Variables     | Description                                                                          |
+======================+======================================================================================+
| vsim                 | The Modelsim executable                                                              |
+----------------------+--------------------------------------------------------------------------------------+
| vlib                 | The Modelsim vlib command                                                            |
+----------------------+--------------------------------------------------------------------------------------+
| vmap                 | The Modelsim vmap command                                                            |
+----------------------+--------------------------------------------------------------------------------------+
| vcom                 | The Modelsim vcom command                                                            |
+----------------------+--------------------------------------------------------------------------------------+
| vlog                 | The Modelsim vlog command                                                            |
+----------------------+--------------------------------------------------------------------------------------+
| vlib                 | The Modelsim vlib command                                                            |
+----------------------+--------------------------------------------------------------------------------------+
| ROOT                 | The project root path                                                                |
+----------------------+--------------------------------------------------------------------------------------+
| PROJECT_NAME         | The project NAME                                                                     |
+----------------------+--------------------------------------------------------------------------------------+
| HDL_SIMU_PATH        | The path of the top folder of HDL simulation                                         |
+----------------------+--------------------------------------------------------------------------------------+
| LIB_TB_TOP           | The testbench modelsim TOP Library                                                   |
+----------------------+--------------------------------------------------------------------------------------+
| NO_WLF               | Enable or not the generation of WLF files. Default value : OFF                       |
+----------------------+--------------------------------------------------------------------------------------+
| GUI                  | Enable or not the vsim GUI or console mode. Default value : ON                       |
+----------------------+--------------------------------------------------------------------------------------+
| VCOM_ARGS            | Custom Arguments for Modelsim VHDL file compilation                                  |
+----------------------+--------------------------------------------------------------------------------------+
| VLOG_ARGS            | Custom Arguments for Modelsim Verilog/SystemVerilpg file compilation                 |
+----------------------+--------------------------------------------------------------------------------------+
| TRANSCRIPT_EN        | Enable the transcripts arguments                                                     |
+----------------------+--------------------------------------------------------------------------------------+
| DO_FILES_EN          | Enable run.do files                                                                  |
+----------------------+--------------------------------------------------------------------------------------+
| PERMIT_UNMATCHED_VIRTUAL_INTF          | When ON add -permit_unmatched_virtual_intf to the $(VSIM_ARGS).    |
|                                        | Enable by default                                                  |
+----------------------+--------------------------------------------------------------------------------------+
| WORK_DIR             | The Modelsim directory where compilation and simulation are performed                |
+----------------------+--------------------------------------------------------------------------------------+
| LIB_LIST             | The list of Modelsim Libraries used in simulation                                    |
+----------------------+--------------------------------------------------------------------------------------+
| LIB_ARGS             | The library arguments for the compilation                                            |
+----------------------+--------------------------------------------------------------------------------------+
| SRC_TB_VHD           | List of VHDL files of the testbench to compile. Compilation in $(WORK_DIR)           |
+----------------------+--------------------------------------------------------------------------------------+
| SRC_TB_V             | List of Verilog/SystemVerilog files of the testbench to compile.                     |
|                      | Compilation in $(WORK_DIR)                                                           |
+----------------------+--------------------------------------------------------------------------------------+
| SCN_LIST             | List of name of scenarii                                                             |
+----------------------+--------------------------------------------------------------------------------------+
| SCN_LIB_DIR          | The name of the scenarii directory                                                   |
+----------------------+--------------------------------------------------------------------------------------+
| RTL_Testbench_path   | RTL Testbench Folder PATH                                                            |
+----------------------+--------------------------------------------------------------------------------------+
| SRC_VHD              | The list of the VHDL sources to compile                                              |
+----------------------+--------------------------------------------------------------------------------------+
| VHD_FILE_PATH        | The path of the VHDL sources to compile                                              |
+----------------------+--------------------------------------------------------------------------------------+
| SRC_V                | The list of the Verilog/SystemVerilog sources to compile                             |
+----------------------+--------------------------------------------------------------------------------------+
| V_FILE_PATH          | The path of the Verilog/SystemVerilog sources to compile                             |
+----------------------+--------------------------------------------------------------------------------------+
| RTL_Testbench_path   | The path of the RTL_Testbench folder                                                 |
+----------------------+--------------------------------------------------------------------------------------+
| INC_DIR_TB_EN        | Enable to add +incdir+ directive for the Generic Testbench                           |
+----------------------+--------------------------------------------------------------------------------------+


Variables reutilisable

+----------------------+---------------------------------------------------------------------------------------+
| Internal Variables   | Description                                                                           |
+======================+=======================================================================================+
| TB_SRC_DIR           | Testbench project source Directory     : $(ROOT)/tb_sources                           |
+----------------------+---------------------------------------------------------------------------------------+
| SCRIPTS_DIR          | Project scripts directory              : $(ROOT)/scripts                              |
+----------------------+---------------------------------------------------------------------------------------+
| RUN_DO_DIR           | Project Run do files directory         : $(ROOT)/do_files/run_files                   |
+----------------------+---------------------------------------------------------------------------------------+
| WAVES_DO_DIR         | Project Wave do files directory        : $(ROOT)/do_files/waves                       |
+----------------------+---------------------------------------------------------------------------------------+
| SCN_DIR              | Project scenarii directory             : $(ROOT)/scenarios                            |
+----------------------+---------------------------------------------------------------------------------------+
| SRC_DIR              | HDL sources directory                  : $(ROOT)/sources                              |
+----------------------+---------------------------------------------------------------------------------------+
| TRANSCRIPTS_DIR      | The simulation transcripts directory   : $(HDL_SIMU_PATH)/$(PROJECT_NAME)/transcripts |
+----------------------+---------------------------------------------------------------------------------------+
| WLF_DIR              | The simulation transcripts directory   : $(HDL_SIMU_PATH)/$(PROJECT_NAME)/transcripts |
+----------------------+---------------------------------------------------------------------------------------+
| SCN_TXT_DIR          | The simulation text scenarii directory : $(HDL_SIMU_PATH)/$(PROJECT_NAME)/scenarios   |
+----------------------+---------------------------------------------------------------------------------------+
| LOGS_DIR             | The logs directory                     : $(HDL_SIMU_PATH)/$(PROJECT_NAME)/LOGS        |
+----------------------+---------------------------------------------------------------------------------------+
| COMPILE_LOGS_FILE    | The compilation log file               : $(LOGS_DIR)/compilation.log                  |
+----------------------+---------------------------------------------------------------------------------------+
| TEST                 | The name of the test to simulate                                                      |
+----------------------+---------------------------------------------------------------------------------------+
| VSIM_ARGS            | The VSIM arguments - Default value :                                                  |
|                      | -t ps -default_radix hexadecimal -fsmdebug -title $(TEST)                             |
+----------------------+---------------------------------------------------------------------------------------+
| VSIM_G_ARGS          | The VSIM GENERIC arguments - Default value :                                          |
|                      | -G/tb_top/SCN_FILE_PATH=$(SCN_TXT_DIR)/$(TEST).txt                                    |
+----------------------+---------------------------------------------------------------------------------------+
| TB_LIB_TOP           | The testbench modelsim TOP Library architecture : $(LIB_TB_TOP).tb_top                |
+----------------------+---------------------------------------------------------------------------------------+
| TRANSCRIPT_ARGS      | Transcripts Arguments for a VSIM simulation                                           |
+----------------------+---------------------------------------------------------------------------------------+
| TRANSCRIPT_ARGS_FOR_LIST   TBD   Transcripts Arguments for a VSIM simulation list                            |
+----------------------+---------------------------------------------------------------------------------------+
| RUN_ARGS             | Run arguments for a modelsim simulation : -do $(RUN_DO_DIR)/$(TEST)_run.do            |
+----------------------+---------------------------------------------------------------------------------------+


