/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [23:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [14:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire [22:0] celloutsig_1_12z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~in_data[135];
  assign celloutsig_1_5z = ~celloutsig_1_0z;
  assign celloutsig_0_3z = ~in_data[17];
  assign celloutsig_1_8z = ~celloutsig_1_7z[9];
  assign celloutsig_0_6z = ~celloutsig_0_5z[8];
  assign celloutsig_0_10z = ~celloutsig_0_2z;
  assign celloutsig_1_1z = ~((in_data[97] | celloutsig_1_0z) & (celloutsig_1_0z | in_data[143]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z[4] | celloutsig_1_2z) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_1_19z = ~((celloutsig_1_5z | celloutsig_1_10z) & (celloutsig_1_12z[12] | celloutsig_1_2z));
  assign celloutsig_0_15z = ~((celloutsig_0_10z | celloutsig_0_1z[1]) & (celloutsig_0_6z | celloutsig_0_12z[0]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_1z[3] | in_data[4]));
  assign celloutsig_0_30z = ~((celloutsig_0_15z | celloutsig_0_23z) & (celloutsig_0_24z | in_data[84]));
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 12'h000;
    else _00_ <= { in_data[31:26], celloutsig_0_1z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 24'h000000;
    else _01_ <= { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[40:13] == in_data[55:28];
  assign celloutsig_1_9z = { celloutsig_1_7z[2:0], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z } == { in_data[157:152], celloutsig_1_8z };
  assign celloutsig_0_7z = { celloutsig_0_5z[2], celloutsig_0_0z } == { celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_8z = { _00_, celloutsig_0_7z, celloutsig_0_3z } == { celloutsig_0_5z[8:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_23z = _01_[20:4] == { celloutsig_0_14z[13:3], celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_7z[12:4], celloutsig_1_0z } >= { in_data[149:144], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_1_7z = in_data[189] ? { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z } : { in_data[144:134], celloutsig_1_1z, celloutsig_1_4z };
  assign out_data[136:135] = celloutsig_1_12z[20] ? in_data[105:104] : { celloutsig_1_12z[21], celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_0z ? { in_data[93:86], celloutsig_0_2z, celloutsig_0_2z } : _00_[11:2];
  assign celloutsig_0_14z = in_data[17] ? { celloutsig_0_5z[5:3], _00_ } : { celloutsig_0_13z[2], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_4z = - celloutsig_1_3z[6:3];
  assign celloutsig_1_11z = - { in_data[161:147], celloutsig_1_8z };
  assign celloutsig_0_9z = - { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_11z = - { celloutsig_0_1z[3:0], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_12z = - { celloutsig_0_5z[5:0], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_13z = - _00_[8:3];
  assign celloutsig_0_17z = - celloutsig_0_11z[5:1];
  assign celloutsig_0_18z = - celloutsig_0_1z[2:0];
  assign celloutsig_0_20z = - _00_[7:3];
  assign celloutsig_0_16z = { in_data[23:9], celloutsig_0_0z } !== { celloutsig_0_9z[7], celloutsig_0_14z };
  assign celloutsig_0_21z = celloutsig_0_17z[3:0] !== celloutsig_0_13z[3:0];
  assign celloutsig_0_24z = { celloutsig_0_14z[11:2], celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_15z } !== { in_data[3:1], celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_9z[7:1], celloutsig_0_7z, celloutsig_0_23z } !== { celloutsig_0_1z[4:1], celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[153:149] !== in_data[139:135];
  assign celloutsig_1_3z = { in_data[144:143], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } <<< { in_data[155:150], celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_11z } <<< { celloutsig_1_7z[10:7], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_1z = { in_data[6:2], celloutsig_0_0z } <<< in_data[10:5];
  assign celloutsig_0_31z = { celloutsig_0_13z[5:2], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_21z } <<< { _00_[11:10], celloutsig_0_28z, _00_ };
  assign { out_data[134:128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_3z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
