# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DAISY.srcs/sources_1/new/DAISY_pkg.vhd" \
"../../../../DAISY.srcs/sources_1/new/DAISY.vhd" \
"../../../../DAISY.srcs/sim_1/imports/Downloads/lec09_tb.vhdl" \

# Do not sort compile order
nosort
