-- VHDL Entity echo_lib.top.symbol
--
-- Created:
--          by - alfth698.student-liu.se (muxen2-103.ad.liu.se)
--          at - 16:07:07 10/17/25
--
-- Generated by Siemens HDL Designer(TM) 2024.1 Built on 24 Jan 2024 at 18:06:06
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

ENTITY top IS
   PORT( 
      DAC_en       : IN     std_logic;
      PLL          : IN     std_logic;
      Reset        : IN     std_logic;
      TXReg        : IN     signed (15 DOWNTO 0);
      bal_count    : IN     unsigned (3 DOWNTO 0);
      lrsel        : IN     std_logic;
      vol_count    : IN     unsigned (3 DOWNTO 0);
      DAC          : OUT    signed (15 DOWNTO 0);
      HEX6         : OUT    std_logic_vector (0 TO 6);
      HEX7         : OUT    std_logic_vector (0 TO 6);
      SCL          : OUT    std_logic;
      SDA          : OUT    std_logic;
      overflow     : OUT    std_logic;
      signal_ready : OUT    std_logic
   );

-- Declarations

END top ;

--
-- VHDL Architecture echo_lib.top.struct
--
-- Created:
--          by - alfth698.student-liu.se (muxen2-103.ad.liu.se)
--          at - 16:07:07 10/17/25
--
-- Generated by Siemens HDL Designer(TM) 2024.1 Built on 24 Jan 2024 at 18:06:06
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

LIBRARY echo_lib;

ARCHITECTURE struct OF top IS

   -- Architecture declarations
   type exemplar_string_array is array (natural range <>, natural range <>) of character;
   attribute pin_number : string;
   attribute array_pin_number of HEX6 : signal is (AC17,AA15,AB15,AB17,AA16,AB16,AA17);
   attribute array_pin_number of HEX7 : signal is (AA14,AG18,AF17,AH17,AG17,AE17,AD17);
   attribute pin_number of SDA: signal is "A8";
   attribute pin_number of SCL: signal is "B7";
   attribute pin_number of Reset: signal is "AE14";
   attribute pin_number of PLL : signal is "AF14";

   -- Internal signal declarations


   -- Component Declarations
   COMPONENT Vol_BAl
   PORT (
      DAC_en       : IN     std_logic ;
      PLL          : IN     std_logic ;
      Reset        : IN     std_logic ;
      TXReg        : IN     signed (15 DOWNTO 0);
      bal_count    : IN     unsigned (3 DOWNTO 0);
      lrsel        : IN     std_logic ;
      vol_count    : IN     unsigned (3 DOWNTO 0);
      DAC          : OUT    signed (15 DOWNTO 0);
      overflow     : OUT    std_logic ;
      signal_ready : OUT    std_logic 
   );
   END COMPONENT;
   COMPONENT audio_io
   END COMPONENT;
   COMPONENT echo
   END COMPONENT;
   COMPONENT i2c
   PORT (
      PLL   : IN     std_logic ;
      SDA   : OUT    std_logic ;
      SCL   : OUT    std_logic ;
      Reset : IN     std_logic ;
      HEX6  : OUT    std_logic_vector (0 TO 6);
      HEX7  : OUT    std_logic_vector (0 TO 6)
   );
   END COMPONENT;
   COMPONENT kb_decoder
   END COMPONENT;
   COMPONENT vga
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : Vol_BAl USE ENTITY echo_lib.Vol_BAl;
   FOR ALL : audio_io USE ENTITY echo_lib.audio_io;
   FOR ALL : echo USE ENTITY echo_lib.echo;
   FOR ALL : i2c USE ENTITY echo_lib.i2c;
   FOR ALL : kb_decoder USE ENTITY echo_lib.kb_decoder;
   FOR ALL : vga USE ENTITY echo_lib.vga;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   U_4 : Vol_BAl
      PORT MAP (
         DAC_en       => DAC_en,
         PLL          => PLL,
         Reset        => Reset,
         TXReg        => TXReg,
         bal_count    => bal_count,
         lrsel        => lrsel,
         vol_count    => vol_count,
         DAC          => DAC,
         overflow     => overflow,
         signal_ready => signal_ready
      );
   U_2 : audio_io;
   U_1 : echo;
   U_0 : i2c
      PORT MAP (
         PLL   => PLL,
         SDA   => SDA,
         SCL   => SCL,
         Reset => Reset,
         HEX6  => HEX6,
         HEX7  => HEX7
      );
   U_6 : kb_decoder;
   U_3 : vga;

END struct;
