m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/Quartus/simulation/modelsim
T_opt
!s110 1679251998
Vl74XaS]P3E^N:M>Ve3V?b3
04 8 4 work prog3_tb fast 0
=1-8cb87e197846-64175a1e-156-2058
!s124 OEM10U20 
o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2021.2;73
valu
Z3 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z4 !s110 1679248259
!i10b 1
!s100 :MKm<RllEAO<cFUH<bNom0
IWTTTFmijPa[0>>enbibii3
S1
R1
w1678937208
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv
!i122 11
L0 3 141
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.2;73
r1
!s85 0
31
Z7 !s108 1679248259.000000
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv|
!i113 0
Z8 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 !s92 -sv -work work +incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vControl
R3
R4
!i10b 1
!s100 G?KQ97TNK;jE>N0IgV5TG0
I2APHdcj5i^j=kS?^ID09Y3
S1
R1
Z10 w1677735767
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/Control.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/Control.sv
!i122 10
L0 2 121
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/Control.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/Control.sv|
!i113 0
R8
R9
R2
n@control
vdat_mem
R3
Z11 !s110 1679248258
!i10b 1
!s100 HBoZRzYL7>NL9UR^ANV>c2
IjFToUe39IET^ZNaH5kUOD0
S1
R1
R10
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv
!i122 9
L0 2 18
R5
R6
r1
!s85 0
31
Z12 !s108 1679248258.000000
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv|
!i113 0
R8
R9
R2
vdecoderModule
R3
R11
!i10b 1
!s100 1i<mK]U=61KheXWQ8?Y220
Iz`Ulg0zoTcDMnYi_J>5C43
S1
R1
Z13 w1676758277
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/decoder.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/decoder.sv
!i122 8
L0 1 12
R5
R6
r1
!s85 0
31
R12
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/decoder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/decoder.sv|
!i113 0
R8
R9
R2
ndecoder@module
vhalf_byte_parser
R3
R11
!i10b 1
!s100 :c7aok`>5LD:O2KFb2P];0
I;zKY7e9i4OK2UfXgj00Sj0
S1
R1
R13
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/half_byte_parser.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/half_byte_parser.sv
!i122 7
L0 1 17
R5
R6
r1
!s85 0
31
R12
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/half_byte_parser.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/half_byte_parser.sv|
!i113 0
R8
R9
R2
vimmediate_ctrl
R3
R11
!i10b 1
!s100 K3@`4lQN`zeBTYl]l^kQM2
I0g6g09SGUYXA^>z@97aa_3
S1
R1
R13
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/immediate_Controller.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/immediate_Controller.sv
!i122 6
L0 1 11
R5
R6
r1
!s85 0
31
R12
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/immediate_Controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/immediate_Controller.sv|
!i113 0
R8
R9
R2
vinstr_ROM
R3
R4
!i10b 1
!s100 ;00]h0=5?V5Gb0S9`RdA_0
IL_0HVCB1PSELeOf0lMWEU3
S1
R1
w1677817241
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv
!i122 12
L0 4 13
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv|
!i113 0
R8
R9
R2
ninstr_@r@o@m
vmux_2x1
R3
R11
!i10b 1
!s100 ;2ZDLI9LoSeRX8i90eRPO2
IMCT5goz6P6DgePHP3EHj11
S1
R1
R13
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/MUX2x1.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/MUX2x1.sv
!i122 5
L0 1 13
R5
R6
r1
!s85 0
31
R12
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/MUX2x1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/MUX2x1.sv|
!i113 0
R8
R9
R2
vPC
R3
R11
!i10b 1
!s100 ]=^VDZ9]9Dan@mg<;]iOP1
IbKcIiB_@FFa3=P@I:LnBR2
S1
R1
R13
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC.sv
!i122 4
L0 4 20
R5
R6
r1
!s85 0
31
R12
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC.sv|
!i113 0
R8
R9
R2
n@p@c
vPC_Controller
R3
R11
!i10b 1
!s100 QO[bzBbh[T=XO6j<Eci3Q0
ISS0lKe:VEoR:5iG?VT63n0
S1
R1
w1678943297
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC_Controller.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC_Controller.sv
!i122 3
L0 1 28
R5
R6
r1
!s85 0
31
R12
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC_Controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC_Controller.sv|
!i113 0
R8
R9
R2
n@p@c_@controller
vprog3_tb
R3
!s110 1679251995
!i10b 1
!s100 V0PiDQ2Lh1kaBX82Y_Jke0
I``0HZV9K3KeE?8gjLeL=f0
S1
R1
w1679251982
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv
!i122 14
L0 3 65
R5
R6
r1
!s85 0
31
!s108 1679251994.000000
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv|
!s90 -reportprogress|300|-work|work|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv|
!i113 0
o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vreg_file
R3
R11
!i10b 1
!s100 Q6lfB1Qj]a13f:BcNL1_W2
IeK;N1OQVL5`W:?P6PZn>H3
S1
R1
R10
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/reg_file.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/reg_file.sv
!i122 2
L0 3 25
R5
R6
r1
!s85 0
31
R12
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/reg_file.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/reg_file.sv|
!i113 0
R8
R9
R2
vRegister_Mapper
R3
R11
!i10b 1
!s100 >`SU?C<Hi0Z`;oI]LO]_i2
Ic2FaOHJbN_P]F[OB@U4@>2
S1
R1
R10
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/register_mapper.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/register_mapper.sv
!i122 1
L0 1 42
R5
R6
r1
!s85 0
31
Z14 !s108 1679248257.000000
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/register_mapper.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/register_mapper.sv|
!i113 0
R8
R9
R2
n@register_@mapper
vtop_level
R3
!s110 1679248257
!i10b 1
!s100 NoDE6BFmOPCmIkDk=4cBE3
IkUV3SKI6L0TgaaTD_M>jD0
S1
R1
R10
8C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv
FC:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv
!i122 0
L0 2 209
R5
R6
r1
!s85 0
31
R14
!s107 C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog|C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv|
!i113 0
R8
R9
R2
