--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" 
TS_CLOCK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 847 paths analyzed, 293 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.080ns.
--------------------------------------------------------------------------------

Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y16.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_8 (FF)
  Destination:          BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.889ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.617 - 0.633)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_8 to BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y51.AQ      Tcko                  0.408   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<9>
                                                       BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_8
    RAMB16_X3Y16.ADDRA12 net (fanout=4)        2.131   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<8>
    RAMB16_X3Y16.CLKA    Trcck_ADDRA           0.350   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (0.758ns logic, 2.131ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y16.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_6 (FF)
  Destination:          BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.788ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.617 - 0.634)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_6 to BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y50.CQ      Tcko                  0.408   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<7>
                                                       BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_6
    RAMB16_X3Y16.ADDRA10 net (fanout=4)        2.030   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<6>
    RAMB16_X3Y16.CLKA    Trcck_ADDRA           0.350   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      2.788ns (0.758ns logic, 2.030ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y16.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9 (FF)
  Destination:          BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.553ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.617 - 0.633)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9 to BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y51.BQ      Tcko                  0.408   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<9>
                                                       BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9
    RAMB16_X3Y16.ADDRA13 net (fanout=4)        1.795   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<9>
    RAMB16_X3Y16.CLKA    Trcck_ADDRA           0.350   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      2.553ns (0.758ns logic, 1.795ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_0 (SLICE_X79Y129.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_0 (FF)
  Destination:          SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_0 to SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y129.AQ     Tcko                  0.200   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits<5>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits_0
    SLICE_X79Y129.AX     net (fanout=1)        0.135   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_bits<0>
    SLICE_X79Y129.CLK    Tckdi       (-Th)    -0.059   SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/state_tx_data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_0 (SLICE_X80Y129.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_2 (FF)
  Destination:          SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_2 to SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y129.BQ     Tcko                  0.234   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_2
    SLICE_X80Y129.B5     net (fanout=5)        0.075   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits<2>
    SLICE_X80Y129.CLK    Tah         (-Th)    -0.131   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/Mmux_tx_state_next_nbits11
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_nbits_0
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.365ns logic, 0.075ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0 (SLICE_X79Y128.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0 (FF)
  Destination:          SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0 to SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y128.AQ     Tcko                  0.198   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0
    SLICE_X79Y128.A6     net (fanout=5)        0.035   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter<0>
    SLICE_X79Y128.CLK    Tah         (-Th)    -0.215   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/Mcount_tx_state_counter_xor<0>11_INV_0
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/tx_state_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.413ns logic, 0.035ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y24.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLOCK_100_BUFG/I0
  Logical resource: CLOCK_100_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLOCK_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP 
"PLL_DESER_INST_clkout1" TS_CLOCK /         0.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 815 paths analyzed, 314 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.213ns.
--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3 (SLICE_X99Y127.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     74.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3 (FF)
  Requirement:          80.000ns
  Data Path Delay:      4.937ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns (0.690 - 0.833)
  Source Clock:         CLOCK_DESER_4BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X24Y175.Q1    Tiscko_Q              0.785   G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
    SLICE_X99Y127.DX     net (fanout=1)        4.089   G0LTX_DESER_INST/I_SAMPLING_LSB_OUT<3>
    SLICE_X99Y127.CLK    Tdick                 0.063   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (0.848ns logic, 4.089ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2 (SLICE_X99Y127.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     74.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2 (FF)
  Requirement:          80.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns (0.690 - 0.833)
  Source Clock:         CLOCK_DESER_4BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X24Y175.Q2    Tiscko_Q              0.785   G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
    SLICE_X99Y127.CX     net (fanout=1)        4.084   G0LTX_DESER_INST/I_SAMPLING_LSB_OUT<2>
    SLICE_X99Y127.CLK    Tdick                 0.063   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (0.848ns logic, 4.084ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0 (SLICE_X99Y127.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     74.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0 (FF)
  Requirement:          80.000ns
  Data Path Delay:      4.929ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns (0.690 - 0.833)
  Source Clock:         CLOCK_DESER_4BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X24Y175.Q4    Tiscko_Q              0.785   G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
    SLICE_X99Y127.AX     net (fanout=1)        4.081   G0LTX_DESER_INST/I_SAMPLING_LSB_OUT<0>
    SLICE_X99Y127.CLK    Tdick                 0.063   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0
    -------------------------------------------------  ---------------------------
    Total                                      4.929ns (0.848ns logic, 4.081ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6 (SLICE_X99Y127.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2 (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_4BIT rising at 80.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2 to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y127.CQ     Tcko                  0.198   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2
    SLICE_X99Y127.C5     net (fanout=2)        0.060   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<2>
    SLICE_X99Y127.CLK    Tah         (-Th)    -0.155   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<2>_rt
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.353ns logic, 0.060ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10 (SLICE_X103Y107.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6 (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_4BIT rising at 80.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6 to G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y107.CQ    Tcko                  0.198   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6
    SLICE_X103Y107.C5    net (fanout=2)        0.060   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<6>
    SLICE_X103Y107.CLK   Tah         (-Th)    -0.155   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<6>_rt
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.353ns logic, 0.060ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/cal_data_master (SLICE_X106Y187.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/cal_data_master (FF)
  Destination:          G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/cal_data_master (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_4BIT rising at 80.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/cal_data_master to G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/cal_data_master
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y187.DQ    Tcko                  0.200   G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/cal_data_master
                                                       G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/cal_data_master
    SLICE_X106Y187.D6    net (fanout=2)        0.025   G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/cal_data_master
    SLICE_X106Y187.CLK   Tah         (-Th)    -0.190   G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/cal_data_master
                                                       G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/cal_data_master_rstpot
                                                       G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/cal_data_master
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 78.270ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: PLL_DESER_INST/clkout2_buf/I0
  Logical resource: PLL_DESER_INST/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: PLL_DESER_INST/clkout1
--------------------------------------------------------------------------------
Slack: 79.570ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter<3>/CLK
  Logical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_0/CK
  Location pin: SLICE_X102Y182.CLK
  Clock network: CLOCK_DESER_4BIT
--------------------------------------------------------------------------------
Slack: 79.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter<3>/SR
  Logical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_0/SR
  Location pin: SLICE_X102Y182.SR
  Clock network: RESET_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" 
TS_CLOCK / 0.5 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 239 paths analyzed, 148 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.880ns.
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.sck_counter_4 (SLICE_X87Y81.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          DIGIF_INST/rising_edge_process.sck_counter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      7.109ns (Levels of Logic = 1)
  Clock Path Skew:      2.619ns (2.311 - -0.308)
  Source Clock:         CLOCK_100 falling at 15.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.480ns

  Clock Uncertainty:          0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.395ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to DIGIF_INST/rising_edge_process.sck_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y24.DOA6    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X86Y81.A5      net (fanout=11)       4.163   d_digif_serial_rst_OBUF
    SLICE_X86Y81.A       Tilo                  0.205   DIGIF_INST/rising_edge_process.txbuf_m<4>
                                                       DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.SR      net (fanout=1)        0.469   DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.CLK     Tsrck                 0.422   DIGIF_INST/rising_edge_process.sck_counter<4>
                                                       DIGIF_INST/rising_edge_process.sck_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      7.109ns (2.477ns logic, 4.632ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/rising_edge_process.sck_counter_3 (FF)
  Destination:          DIGIF_INST/rising_edge_process.sck_counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.600ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/rising_edge_process.sck_counter_3 to DIGIF_INST/rising_edge_process.sck_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y81.CMUX    Tshcko                0.461   DIGIF_INST/rising_edge_process.sck_counter<4>
                                                       DIGIF_INST/rising_edge_process.sck_counter_3
    SLICE_X86Y81.B2      net (fanout=3)        0.466   DIGIF_INST/rising_edge_process.sck_counter<3>
    SLICE_X86Y81.BMUX    Tilo                  0.251   DIGIF_INST/rising_edge_process.txbuf_m<4>
                                                       DIGIF_INST/Mcount_rising_edge_process.sck_counter_val_SW0
    SLICE_X86Y81.A3      net (fanout=1)        0.326   N19
    SLICE_X86Y81.A       Tilo                  0.205   DIGIF_INST/rising_edge_process.txbuf_m<4>
                                                       DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.SR      net (fanout=1)        0.469   DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.CLK     Tsrck                 0.422   DIGIF_INST/rising_edge_process.sck_counter<4>
                                                       DIGIF_INST/rising_edge_process.sck_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (1.339ns logic, 1.261ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/rising_edge_process.sck_counter_0 (FF)
  Destination:          DIGIF_INST/rising_edge_process.sck_counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/rising_edge_process.sck_counter_0 to DIGIF_INST/rising_edge_process.sck_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y81.AQ      Tcko                  0.391   DIGIF_INST/rising_edge_process.sck_counter<4>
                                                       DIGIF_INST/rising_edge_process.sck_counter_0
    SLICE_X86Y81.A2      net (fanout=6)        1.031   DIGIF_INST/rising_edge_process.sck_counter<0>
    SLICE_X86Y81.A       Tilo                  0.205   DIGIF_INST/rising_edge_process.txbuf_m<4>
                                                       DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.SR      net (fanout=1)        0.469   DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.CLK     Tsrck                 0.422   DIGIF_INST/rising_edge_process.sck_counter<4>
                                                       DIGIF_INST/rising_edge_process.sck_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      2.518ns (1.018ns logic, 1.500ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.sck_counter_2 (SLICE_X87Y81.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          DIGIF_INST/rising_edge_process.sck_counter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      7.089ns (Levels of Logic = 1)
  Clock Path Skew:      2.619ns (2.311 - -0.308)
  Source Clock:         CLOCK_100 falling at 15.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.480ns

  Clock Uncertainty:          0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.395ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to DIGIF_INST/rising_edge_process.sck_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y24.DOA6    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X86Y81.A5      net (fanout=11)       4.163   d_digif_serial_rst_OBUF
    SLICE_X86Y81.A       Tilo                  0.205   DIGIF_INST/rising_edge_process.txbuf_m<4>
                                                       DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.SR      net (fanout=1)        0.469   DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.CLK     Tsrck                 0.402   DIGIF_INST/rising_edge_process.sck_counter<4>
                                                       DIGIF_INST/rising_edge_process.sck_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      7.089ns (2.457ns logic, 4.632ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/rising_edge_process.sck_counter_3 (FF)
  Destination:          DIGIF_INST/rising_edge_process.sck_counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.580ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/rising_edge_process.sck_counter_3 to DIGIF_INST/rising_edge_process.sck_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y81.CMUX    Tshcko                0.461   DIGIF_INST/rising_edge_process.sck_counter<4>
                                                       DIGIF_INST/rising_edge_process.sck_counter_3
    SLICE_X86Y81.B2      net (fanout=3)        0.466   DIGIF_INST/rising_edge_process.sck_counter<3>
    SLICE_X86Y81.BMUX    Tilo                  0.251   DIGIF_INST/rising_edge_process.txbuf_m<4>
                                                       DIGIF_INST/Mcount_rising_edge_process.sck_counter_val_SW0
    SLICE_X86Y81.A3      net (fanout=1)        0.326   N19
    SLICE_X86Y81.A       Tilo                  0.205   DIGIF_INST/rising_edge_process.txbuf_m<4>
                                                       DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.SR      net (fanout=1)        0.469   DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.CLK     Tsrck                 0.402   DIGIF_INST/rising_edge_process.sck_counter<4>
                                                       DIGIF_INST/rising_edge_process.sck_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.580ns (1.319ns logic, 1.261ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/rising_edge_process.sck_counter_0 (FF)
  Destination:          DIGIF_INST/rising_edge_process.sck_counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.498ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/rising_edge_process.sck_counter_0 to DIGIF_INST/rising_edge_process.sck_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y81.AQ      Tcko                  0.391   DIGIF_INST/rising_edge_process.sck_counter<4>
                                                       DIGIF_INST/rising_edge_process.sck_counter_0
    SLICE_X86Y81.A2      net (fanout=6)        1.031   DIGIF_INST/rising_edge_process.sck_counter<0>
    SLICE_X86Y81.A       Tilo                  0.205   DIGIF_INST/rising_edge_process.txbuf_m<4>
                                                       DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.SR      net (fanout=1)        0.469   DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.CLK     Tsrck                 0.402   DIGIF_INST/rising_edge_process.sck_counter<4>
                                                       DIGIF_INST/rising_edge_process.sck_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.498ns (0.998ns logic, 1.500ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.sck_counter_0 (SLICE_X87Y81.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          DIGIF_INST/rising_edge_process.sck_counter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      7.087ns (Levels of Logic = 1)
  Clock Path Skew:      2.619ns (2.311 - -0.308)
  Source Clock:         CLOCK_100 falling at 15.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.480ns

  Clock Uncertainty:          0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.395ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to DIGIF_INST/rising_edge_process.sck_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y24.DOA6    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X86Y81.A5      net (fanout=11)       4.163   d_digif_serial_rst_OBUF
    SLICE_X86Y81.A       Tilo                  0.205   DIGIF_INST/rising_edge_process.txbuf_m<4>
                                                       DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.SR      net (fanout=1)        0.469   DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.CLK     Tsrck                 0.400   DIGIF_INST/rising_edge_process.sck_counter<4>
                                                       DIGIF_INST/rising_edge_process.sck_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      7.087ns (2.455ns logic, 4.632ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/rising_edge_process.sck_counter_3 (FF)
  Destination:          DIGIF_INST/rising_edge_process.sck_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.578ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/rising_edge_process.sck_counter_3 to DIGIF_INST/rising_edge_process.sck_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y81.CMUX    Tshcko                0.461   DIGIF_INST/rising_edge_process.sck_counter<4>
                                                       DIGIF_INST/rising_edge_process.sck_counter_3
    SLICE_X86Y81.B2      net (fanout=3)        0.466   DIGIF_INST/rising_edge_process.sck_counter<3>
    SLICE_X86Y81.BMUX    Tilo                  0.251   DIGIF_INST/rising_edge_process.txbuf_m<4>
                                                       DIGIF_INST/Mcount_rising_edge_process.sck_counter_val_SW0
    SLICE_X86Y81.A3      net (fanout=1)        0.326   N19
    SLICE_X86Y81.A       Tilo                  0.205   DIGIF_INST/rising_edge_process.txbuf_m<4>
                                                       DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.SR      net (fanout=1)        0.469   DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.CLK     Tsrck                 0.400   DIGIF_INST/rising_edge_process.sck_counter<4>
                                                       DIGIF_INST/rising_edge_process.sck_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (1.317ns logic, 1.261ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/rising_edge_process.sck_counter_0 (FF)
  Destination:          DIGIF_INST/rising_edge_process.sck_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/rising_edge_process.sck_counter_0 to DIGIF_INST/rising_edge_process.sck_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y81.AQ      Tcko                  0.391   DIGIF_INST/rising_edge_process.sck_counter<4>
                                                       DIGIF_INST/rising_edge_process.sck_counter_0
    SLICE_X86Y81.A2      net (fanout=6)        1.031   DIGIF_INST/rising_edge_process.sck_counter<0>
    SLICE_X86Y81.A       Tilo                  0.205   DIGIF_INST/rising_edge_process.txbuf_m<4>
                                                       DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.SR      net (fanout=1)        0.469   DIGIF_INST/Mcount_rising_edge_process.sck_counter_val
    SLICE_X87Y81.CLK     Tsrck                 0.400   DIGIF_INST/rising_edge_process.sck_counter<4>
                                                       DIGIF_INST/rising_edge_process.sck_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.496ns (0.996ns logic, 1.500ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" TS_CLOCK / 0.5 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.preamble_counter_3 (SLICE_X87Y80.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/rising_edge_process.preamble_counter_2 (FF)
  Destination:          DIGIF_INST/rising_edge_process.preamble_counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 20.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/rising_edge_process.preamble_counter_2 to DIGIF_INST/rising_edge_process.preamble_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y80.CQ      Tcko                  0.198   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_2
    SLICE_X87Y80.C5      net (fanout=3)        0.063   DIGIF_INST/rising_edge_process.preamble_counter<2>
    SLICE_X87Y80.CLK     Tah         (-Th)    -0.155   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/Result<3>11
                                                       DIGIF_INST/rising_edge_process.preamble_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.353ns logic, 0.063ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.sck_toggle (SLICE_X71Y90.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/rising_edge_process.sck_toggle (FF)
  Destination:          DIGIF_INST/rising_edge_process.sck_toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 20.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/rising_edge_process.sck_toggle to DIGIF_INST/rising_edge_process.sck_toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y90.DQ      Tcko                  0.198   DIGIF_INST/rising_edge_process.sck_toggle
                                                       DIGIF_INST/rising_edge_process.sck_toggle
    SLICE_X71Y90.D6      net (fanout=1)        0.017   DIGIF_INST/rising_edge_process.sck_toggle
    SLICE_X71Y90.CLK     Tah         (-Th)    -0.215   DIGIF_INST/rising_edge_process.sck_toggle
                                                       DIGIF_INST/rising_edge_process.sck_toggle_rising_edge_process.sck_toggle_MUX_134_o1_INV_0
                                                       DIGIF_INST/rising_edge_process.sck_toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.413ns logic, 0.017ns route)
                                                       (96.0% logic, 4.0% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/falling_edge_process.sck_toggle (SLICE_X73Y94.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/falling_edge_process.sck_toggle (FF)
  Destination:          DIGIF_INST/falling_edge_process.sck_toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT falling at 30.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/falling_edge_process.sck_toggle to DIGIF_INST/falling_edge_process.sck_toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y94.AQ      Tcko                  0.198   DIGIF_INST/falling_edge_process.sck_toggle
                                                       DIGIF_INST/falling_edge_process.sck_toggle
    SLICE_X73Y94.A6      net (fanout=1)        0.017   DIGIF_INST/falling_edge_process.sck_toggle
    SLICE_X73Y94.CLK     Tah         (-Th)    -0.215   DIGIF_INST/falling_edge_process.sck_toggle
                                                       DIGIF_INST/falling_edge_process.sck_toggle_falling_edge_process.sck_toggle_MUX_144_o1_INV_0
                                                       DIGIF_INST/falling_edge_process.sck_toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.413ns logic, 0.017ns route)
                                                       (96.0% logic, 4.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" TS_CLOCK / 0.5 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIGIF_INST/mux_sck_rise/CLK
  Logical resource: DIGIF_INST/mux_sck_rise/CK
  Location pin: SLICE_X70Y90.CLK
  Clock network: CLOCK_DESER_1BIT
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIGIF_INST/falling_edge_process.preamble_var<4>/CLK
  Logical resource: DIGIF_INST/falling_edge_process.preamble_var_2/CK
  Location pin: SLICE_X82Y80.CLK
  Clock network: CLOCK_DESER_1BIT
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIGIF_INST/falling_edge_process.preamble_var<4>/CLK
  Logical resource: DIGIF_INST/falling_edge_process.preamble_var_4/CK
  Location pin: SLICE_X82Y80.CLK
  Clock network: CLOCK_DESER_1BIT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP 
"PLL_DESER_INST_clkout2" TS_CLOCK /         0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3303 paths analyzed, 1751 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  41.239ns.
--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25 (SLICE_X105Y28.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.323ns (Levels of Logic = 1)
  Clock Path Skew:      3.391ns (3.083 - -0.308)
  Source Clock:         CLOCK_100 falling at 55.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.504ns

  Clock Uncertainty:          0.504ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.442ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y24.DOA4    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X98Y49.D5      net (fanout=3)        1.560   MEMDATA<4>
    SLICE_X98Y49.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<18>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X105Y28.CE     net (fanout=9)        2.368   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X105Y28.CLK    Tceck                 0.340   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    -------------------------------------------------  ---------------------------
    Total                                      6.323ns (2.395ns logic, 3.928ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.698 - 0.623)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y57.CQ      Tcko                  0.391   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
    SLICE_X98Y49.D2      net (fanout=2)        1.281   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
    SLICE_X98Y49.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<18>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X105Y28.CE     net (fanout=9)        2.368   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X105Y28.CLK    Tceck                 0.340   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    -------------------------------------------------  ---------------------------
    Total                                      4.585ns (0.936ns logic, 3.649ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.698 - 0.623)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y57.AMUX    Tshcko                0.461   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    SLICE_X98Y49.D3      net (fanout=47)       1.085   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    SLICE_X98Y49.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<18>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X105Y28.CE     net (fanout=9)        2.368   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X105Y28.CLK    Tceck                 0.340   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (1.006ns logic, 3.453ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24 (SLICE_X105Y28.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 1)
  Clock Path Skew:      3.391ns (3.083 - -0.308)
  Source Clock:         CLOCK_100 falling at 55.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.504ns

  Clock Uncertainty:          0.504ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.442ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y24.DOA4    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X98Y49.D5      net (fanout=3)        1.560   MEMDATA<4>
    SLICE_X98Y49.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<18>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X105Y28.CE     net (fanout=9)        2.368   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X105Y28.CLK    Tceck                 0.324   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (2.379ns logic, 3.928ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.569ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.698 - 0.623)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y57.CQ      Tcko                  0.391   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
    SLICE_X98Y49.D2      net (fanout=2)        1.281   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
    SLICE_X98Y49.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<18>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X105Y28.CE     net (fanout=9)        2.368   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X105Y28.CLK    Tceck                 0.324   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (0.920ns logic, 3.649ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.698 - 0.623)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y57.AMUX    Tshcko                0.461   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    SLICE_X98Y49.D3      net (fanout=47)       1.085   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    SLICE_X98Y49.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<18>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X105Y28.CE     net (fanout=9)        2.368   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X105Y28.CLK    Tceck                 0.324   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (0.990ns logic, 3.453ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_26 (SLICE_X105Y28.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.299ns (Levels of Logic = 1)
  Clock Path Skew:      3.391ns (3.083 - -0.308)
  Source Clock:         CLOCK_100 falling at 55.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.504ns

  Clock Uncertainty:          0.504ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.442ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y24.DOA4    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X98Y49.D5      net (fanout=3)        1.560   MEMDATA<4>
    SLICE_X98Y49.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<18>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X105Y28.CE     net (fanout=9)        2.368   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X105Y28.CLK    Tceck                 0.316   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_26
    -------------------------------------------------  ---------------------------
    Total                                      6.299ns (2.371ns logic, 3.928ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_26 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.698 - 0.623)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y57.CQ      Tcko                  0.391   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
    SLICE_X98Y49.D2      net (fanout=2)        1.281   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
    SLICE_X98Y49.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<18>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X105Y28.CE     net (fanout=9)        2.368   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X105Y28.CLK    Tceck                 0.316   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_26
    -------------------------------------------------  ---------------------------
    Total                                      4.561ns (0.912ns logic, 3.649ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_26 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.698 - 0.623)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y57.AMUX    Tshcko                0.461   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    SLICE_X98Y49.D3      net (fanout=47)       1.085   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd1
    SLICE_X98Y49.D       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<18>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X105Y28.CE     net (fanout=9)        2.368   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X105Y28.CLK    Tceck                 0.316   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_26
    -------------------------------------------------  ---------------------------
    Total                                      4.435ns (0.982ns logic, 3.453ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP "PLL_DESER_INST_clkout2" TS_CLOCK /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X4Y12.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3 (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.066 - 0.060)
  Source Clock:         CLOCK_DESER_WORD rising at 60.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3 to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y24.BMUX   Tshcko                0.244   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3
    RAMB16_X4Y12.ADDRA6  net (fanout=30)       0.183   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<3>
    RAMB16_X4Y12.CLKA    Trckc_ADDRA (-Th)     0.066   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.178ns logic, 0.183ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X4Y12.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2 (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.066 - 0.060)
  Source Clock:         CLOCK_DESER_WORD rising at 60.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2 to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y24.AMUX   Tshcko                0.244   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2
    RAMB16_X4Y12.ADDRA5  net (fanout=31)       0.187   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<2>
    RAMB16_X4Y12.CLKA    Trckc_ADDRA (-Th)     0.066   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.178ns logic, 0.187ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (SLICE_X98Y27.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         CLOCK_DESER_WORD rising at 60.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y27.AQ      Tcko                  0.198   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X98Y27.AX      net (fanout=2)        0.144   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X98Y27.CLK     Tckdi       (-Th)    -0.048   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.246ns logic, 0.144ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP "PLL_DESER_INST_clkout2" TS_CLOCK /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y6.CLKA
  Clock network: CLOCK_DESER_WORD
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y8.CLKA
  Clock network: CLOCK_DESER_WORD
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y2.CLKA
  Clock network: CLOCK_DESER_WORD
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK                       |     10.000ns|      5.340ns|      9.940ns|            0|            0|            0|         5204|
| TS_PLL_250_INST_clk0          |     10.000ns|      6.080ns|          N/A|            0|            0|          847|            0|
| TS_PLL_DESER_INST_clkout1     |     80.000ns|      5.213ns|          N/A|            0|            0|          815|            0|
| TS_CLOCK_DESER_1BIT           |     20.000ns|     19.880ns|          N/A|            0|            0|          239|            0|
| TS_PLL_DESER_INST_clkout2     |     60.000ns|     41.239ns|          N/A|            0|            0|         3303|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    6.772|    4.970|    3.246|    4.392|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5204 paths, 0 nets, and 2705 connections

Design statistics:
   Minimum period:  41.239ns{1}   (Maximum frequency:  24.249MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 15 17:10:58 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 580 MB



