$date
	Sun Oct 23 08:21:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#170330
b1101 &
b1101 %
1$
b1101 !
1"
#170331
0"
#170334
b101000 &
b101000 %
#170338
b10100 &
b10100 %
#170342
b1010 &
b1010 %
#170346
b101 &
b101 %
#170350
b10000 &
b10000 %
#170354
b1000 &
b1000 %
#170358
b100 &
b100 %
#170362
b10 &
b10 %
#170366
b1 &
1#
b1 %
#170370
b0 &
b0 %
0#
0$
#1144284
b110 !
1"
#1144286
b110 &
b110 %
1$
#1144287
0"
#1144290
b11 &
b11 %
#1144294
b1010 &
b1010 %
#1144298
b101 &
b101 %
#1144302
b10000 &
b10000 %
#1144306
b1000 &
b1000 %
#1144310
b100 &
b100 %
#1144314
b10 &
b10 %
#1144318
b1 &
1#
b1 %
#1144322
b0 &
b0 %
0#
0$
#2187751
b11 !
1"
#2187754
b11 &
b11 %
1$
#2187755
0"
#2187758
b1010 &
b1010 %
#2187762
b101 &
b101 %
#2187766
b10000 &
b10000 %
#2187770
b1000 &
b1000 %
#2187774
b100 &
b100 %
#2187778
b10 &
b10 %
#2187782
b1 &
1#
b1 %
#2187786
b0 &
b0 %
0#
0$
#4500012
