Analysis & Synthesis report for MaxADC
Thu Oct 07 13:11:41 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 11. State Machine - |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 12. State Machine - |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 13. State Machine - |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 22. Source assignments for ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 23. Source assignments for ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 24. Source assignments for ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated
 25. Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 26. Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 27. Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 28. Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 29. Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 30. Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 31. Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 32. Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 33. Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 34. Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 35. Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Source assignments for ADC:adc_fir_connection|ADC_PLL:pll
 38. Source assignments for ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_stdsync_sv6:stdsync2|ADC_PLL_dffpipe_l2c:dffpipe3
 39. Source assignments for ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_cmd_demux:cmd_demux
 40. Source assignments for ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_demux:rsp_demux
 41. Source assignments for ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_demux:rsp_demux_001
 42. Source assignments for ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Source assignments for ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated
 45. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc
 46. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal
 47. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 48. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 49. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 50. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 51. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 52. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 53. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 54. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal
 55. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl
 56. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal
 57. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram
 58. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge
 60. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 61. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 62. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 63. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 64. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 65. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 66. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 67. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 68. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 69. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 70. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 71. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 72. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 73. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 74. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 75. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 76. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 77. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo
 78. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_bytes_to_packets:b2p
 79. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b
 80. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto
 81. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 82. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller
 83. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 84. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 85. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalonbridge_master_translator
 86. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sample_store_csr_translator
 87. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sequencer_csr_translator
 88. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalonbridge_master_agent
 89. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sample_store_csr_agent
 90. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sequencer_csr_agent
 93. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router:router|ADC_mm_interconnect_0_router_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router_001:router_001|ADC_mm_interconnect_0_router_001_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router_001:router_002|ADC_mm_interconnect_0_router_001_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avalonbridge_master_limiter
 99. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
100. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
101. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
102. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
103. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|altera_reset_controller:rst_controller
104. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
105. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
106. Parameter Settings for User Entity Instance: ADC:adc_fir_connection|reg_adc:handshake_ADC_register
107. Parameter Settings for Inferred Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
108. scfifo Parameter Settings by Entity Instance
109. altsyncram Parameter Settings by Entity Instance
110. Port Connectivity Checks: "generator:generator_connection"
111. Port Connectivity Checks: "switch:switch_connection"
112. Port Connectivity Checks: "Programmable_FIR_via_Registers_adc:fir_adc_connection"
113. Port Connectivity Checks: "ADC:adc_fir_connection|altera_reset_controller:rst_controller"
114. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
115. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router_001:router_001|ADC_mm_interconnect_0_router_001_default_decode:the_default_decode"
116. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router:router|ADC_mm_interconnect_0_router_default_decode:the_default_decode"
117. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo"
118. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sequencer_csr_agent"
119. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo"
120. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sample_store_csr_agent"
121. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalonbridge_master_agent"
122. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sequencer_csr_translator"
123. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sample_store_csr_translator"
124. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalonbridge_master_translator"
125. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_altpll_5q22:sd1"
126. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_PLL:pll"
127. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
128. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller"
129. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo"
130. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
131. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
132. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
133. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
134. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
135. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
136. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
137. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
138. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
139. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
140. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
141. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge"
142. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram"
143. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal"
144. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
145. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal"
146. Port Connectivity Checks: "ADC:adc_fir_connection|ADC_ADC:adc"
147. Port Connectivity Checks: "ADC:adc_fir_connection"
148. Post-Synthesis Netlist Statistics for Top Partition
149. Elapsed Time Per Partition
150. Analysis & Synthesis Messages
151. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 07 13:11:40 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; MaxADC                                      ;
; Top-level Entity Name              ; MaxADC_TOP                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,140                                       ;
;     Total combinational functions  ; 927                                         ;
;     Dedicated logic registers      ; 600                                         ;
; Total registers                    ; 600                                         ;
; Total pins                         ; 234                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,536                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; MaxADC_TOP         ; MaxADC             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                         ; Library     ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../coeffs_generator/switch.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/Jon/Desktop/coeffs_generator/switch.vhd                                                                                     ;             ;
; ../coeffs_generator/generator.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Jon/Desktop/coeffs_generator/generator.vhd                                                                                  ;             ;
; Programmable_FIR_via_Registers_pkg_adc.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_pkg_adc.vhd                                          ;             ;
; Programmable_FIR_via_Registers_adc.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd                                              ;             ;
; MaxADC_TOP.vhd                                                                      ; yes             ; User VHDL File                               ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd                                                                      ;             ;
; Discrete_FIR_Filter_adc.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd                                                         ;             ;
; coeffs_registers_adc.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd                                                            ;             ;
; reg_adc.vhd                                                                         ; yes             ; User VHDL File                               ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/reg_adc.vhd                                                                         ;             ;
; ADC/synthesis/ADC.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd                                                               ; ADC         ;
; ADC/synthesis/submodules/altera_reset_controller.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_controller.v                                  ; ADC         ;
; ADC/synthesis/submodules/altera_reset_synchronizer.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_synchronizer.v                                ; ADC         ;
; ADC/synthesis/submodules/ADC_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v                                    ; ADC         ;
; ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v                  ; ADC         ;
; ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; ADC         ;
; ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv                           ; ADC         ;
; ADC/synthesis/submodules/altera_merlin_arbitrator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_arbitrator.sv                                ; ADC         ;
; ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_demux.sv                         ; ADC         ;
; ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv                           ; ADC         ;
; ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_demux.sv                         ; ADC         ;
; ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv                           ; ADC         ;
; ADC/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; ADC         ;
; ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v                           ; ADC         ;
; ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv                        ; ADC         ;
; ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv                            ; ADC         ;
; ADC/synthesis/submodules/altera_merlin_slave_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_agent.sv                               ; ADC         ;
; ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; ADC         ;
; ADC/synthesis/submodules/altera_merlin_master_agent.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_master_agent.sv                              ; ADC         ;
; ADC/synthesis/submodules/altera_merlin_slave_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_translator.sv                          ; ADC         ;
; ADC/synthesis/submodules/altera_merlin_master_translator.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_master_translator.sv                         ; ADC         ;
; ADC/synthesis/submodules/ADC_PLL.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v                                                  ; ADC         ;
; ADC/synthesis/submodules/ADC_AvalonBridge.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v                                         ; ADC         ;
; ADC/synthesis/submodules/ADC_AvalonBridge_p2b_adapter.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_p2b_adapter.sv                            ; ADC         ;
; ADC/synthesis/submodules/ADC_AvalonBridge_b2p_adapter.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_b2p_adapter.sv                            ; ADC         ;
; ADC/synthesis/submodules/altera_avalon_packets_to_master.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v                          ; ADC         ;
; ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                        ; ADC         ;
; ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                        ; ADC         ;
; ADC/synthesis/submodules/ADC_AvalonBridge_timing_adt.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_timing_adt.sv                             ; ADC         ;
; ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v                          ; ADC         ;
; ADC/synthesis/submodules/altera_jtag_dc_streaming.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v                                 ; ADC         ;
; ADC/synthesis/submodules/altera_jtag_sld_node.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_sld_node.v                                     ; ADC         ;
; ADC/synthesis/submodules/altera_jtag_streaming.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v                                    ; ADC         ;
; ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v                           ; ADC         ;
; ADC/synthesis/submodules/altera_std_synchronizer_nocut.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_std_synchronizer_nocut.v                            ; ADC         ;
; ADC/synthesis/submodules/altera_avalon_st_idle_remover.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_idle_remover.v                            ; ADC         ;
; ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v                           ; ADC         ;
; ADC/synthesis/submodules/ADC_ADC.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v                                                  ; ADC         ;
; ADC/synthesis/submodules/altera_modular_adc_sample_store.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store.v                          ; ADC         ;
; ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v                      ; ADC         ;
; ADC/synthesis/submodules/altera_modular_adc_sequencer.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer.v                             ; ADC         ;
; ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v                         ; ADC         ;
; ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v                        ; ADC         ;
; ADC/synthesis/submodules/altera_modular_adc_control.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v                               ; ADC         ;
; ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v                     ; ADC         ;
; ADC/synthesis/submodules/altera_modular_adc_control_fsm.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v                           ; ADC         ;
; ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v                            ; ADC         ;
; ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v                   ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v                   ; ADC         ;
; ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v                         ; ADC         ;
; altera_std_synchronizer.v                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                     ;             ;
; scfifo.tdf                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                    ;             ;
; a_regfifo.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                 ;             ;
; a_dpfifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                  ;             ;
; a_i2fifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                  ;             ;
; a_fffifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                  ;             ;
; a_f2fifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                  ;             ;
; aglobal181.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                ;             ;
; db/scfifo_ds61.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf                                                                  ;             ;
; db/a_dpfifo_3o41.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf                                                                ;             ;
; db/a_fefifo_c6e.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_fefifo_c6e.tdf                                                                 ;             ;
; db/cntr_337.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/cntr_337.tdf                                                                     ;             ;
; db/altsyncram_rqn1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf                                                              ;             ;
; db/cntr_n2b.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/cntr_n2b.tdf                                                                     ;             ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                ;             ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                         ;             ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                   ;             ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                ;             ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                 ;             ;
; altrom.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                    ;             ;
; altram.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                    ;             ;
; altdpram.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                  ;             ;
; db/altsyncram_v5s1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_v5s1.tdf                                                              ;             ;
; sld_virtual_jtag_basic.v                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                             ;             ;
; sld_hub.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                   ; altera_sld  ;
; db/ip/sld1da89e03/alt_sld_fab.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/alt_sld_fab.v                                                     ; alt_sld_fab ;
; db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab.v                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab.v                              ; alt_sld_fab ;
; db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; alt_sld_fab ;
; db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; alt_sld_fab ;
; db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; alt_sld_fab ;
; db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                              ;             ;
; sld_rom_sr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                ;             ;
; db/altsyncram_m4g1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_m4g1.tdf                                                              ;             ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 1,140        ;
;                                             ;              ;
; Total combinational functions               ; 927          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 446          ;
;     -- 3 input functions                    ; 205          ;
;     -- <=2 input functions                  ; 276          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 798          ;
;     -- arithmetic mode                      ; 129          ;
;                                             ;              ;
; Total registers                             ; 600          ;
;     -- Dedicated logic registers            ; 600          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 234          ;
; Total memory bits                           ; 1536         ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; clk_in~input ;
; Maximum fan-out                             ; 329          ;
; Total fan-out                               ; 5553         ;
; Average fan-out                             ; 2.74         ;
+---------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |MaxADC_TOP                                                                                                                             ; 927 (2)             ; 600 (0)                   ; 1536        ; 0          ; 0            ; 0       ; 0         ; 234  ; 0            ; 0          ; |MaxADC_TOP                                                                                                                                                                                                                                                                                                                                            ; MaxADC_TOP                             ; work         ;
;    |ADC:adc_fir_connection|                                                                                                             ; 804 (0)             ; 522 (0)                   ; 1536        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection                                                                                                                                                                                                                                                                                                                     ; ADC                                    ; adc          ;
;       |ADC_ADC:adc|                                                                                                                     ; 130 (0)             ; 105 (0)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc                                                                                                                                                                                                                                                                                                         ; ADC_ADC                                ; ADC          ;
;          |altera_modular_adc_control:control_internal|                                                                                  ; 80 (0)              ; 67 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal                                                                                                                                                                                                                                                             ; altera_modular_adc_control             ; ADC          ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                                                                              ; 78 (78)             ; 67 (63)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                                                                ; altera_modular_adc_control_fsm         ; ADC          ;
;                |altera_std_synchronizer:u_clk_dft_synchronizer|                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                                                                                                                                                                 ; altera_std_synchronizer                ; work         ;
;                |altera_std_synchronizer:u_eoc_synchronizer|                                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                                                                     ; altera_std_synchronizer                ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                                                                                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                                                                   ; fiftyfivenm_adcblock_top_wrapper       ; ADC          ;
;                |chsel_code_converter_sw_to_hw:decoder|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                                                                                                                                                             ; chsel_code_converter_sw_to_hw          ; ADC          ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                                                          ; fiftyfivenm_adcblock_primitive_wrapper ; ADC          ;
;          |altera_modular_adc_sample_store:sample_store_internal|                                                                        ; 31 (31)             ; 26 (26)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal                                                                                                                                                                                                                                                   ; altera_modular_adc_sample_store        ; ADC          ;
;             |altera_modular_adc_sample_store_ram:u_ss_ram|                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram                                                                                                                                                                                                      ; altera_modular_adc_sample_store_ram    ; ADC          ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component                                                                                                                                                                      ; altsyncram                             ; work         ;
;                   |altsyncram_v5s1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated                                                                                                                                       ; altsyncram_v5s1                        ; work         ;
;          |altera_modular_adc_sequencer:sequencer_internal|                                                                              ; 19 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal                                                                                                                                                                                                                                                         ; altera_modular_adc_sequencer           ; ADC          ;
;             |altera_modular_adc_sequencer_csr:u_seq_csr|                                                                                ; 11 (11)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr                                                                                                                                                                                                              ; altera_modular_adc_sequencer_csr       ; ADC          ;
;             |altera_modular_adc_sequencer_ctrl:u_seq_ctrl|                                                                              ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl                                                                                                                                                                                                            ; altera_modular_adc_sequencer_ctrl      ; ADC          ;
;       |ADC_AvalonBridge:avalonbridge|                                                                                                   ; 626 (0)             ; 395 (0)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge                                                                                                                                                                                                                                                                                       ; ADC_AvalonBridge                       ; ADC          ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 199 (0)             ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                             ; altera_avalon_packets_to_master        ; ADC          ;
;             |packets_to_master:p2m|                                                                                                     ; 199 (199)           ; 78 (78)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                       ; packets_to_master                      ; ADC          ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 31 (31)             ; 24 (24)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                  ; ADC          ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                       ; altsyncram                             ; work         ;
;                |altsyncram_m4g1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated                                                                                                                                                                                                        ; altsyncram_m4g1                        ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 13 (13)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                 ; altera_avalon_st_bytes_to_packets      ; ADC          ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 353 (0)             ; 263 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                      ; altera_avalon_st_jtag_interface        ; ADC          ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 350 (0)             ; 263 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                    ; altera_jtag_dc_streaming               ; ADC          ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 15 (4)              ; 47 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                        ; altera_avalon_st_clock_crosser         ; ADC          ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 11 (11)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                            ; altera_avalon_st_pipeline_base         ; ADC          ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                   ; altera_std_synchronizer_nocut          ; ADC          ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                   ; altera_std_synchronizer_nocut          ; ADC          ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                             ; altera_jtag_src_crosser                ; ADC          ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                  ; altera_jtag_control_signal_crosser     ; ADC          ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                             ; altera_std_synchronizer                ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 334 (319)           ; 186 (167)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                               ; altera_jtag_streaming                  ; ADC          ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 7 (7)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                  ; altera_avalon_st_idle_inserter         ; ADC          ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 8 (8)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                    ; altera_avalon_st_idle_remover          ; ADC          ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                      ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                             ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                     ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                          ; altera_std_synchronizer                ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                               ; altera_std_synchronizer                ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                            ; altera_jtag_sld_node                   ; ADC          ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                          ; sld_virtual_jtag_basic                 ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 30 (30)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                 ; altera_avalon_st_packets_to_bytes      ; ADC          ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                ; altera_reset_controller                ; ADC          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                     ; altera_reset_synchronizer              ; ADC          ;
;       |ADC_PLL:pll|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_PLL:pll                                                                                                                                                                                                                                                                                                         ; ADC_PLL                                ; ADC          ;
;          |ADC_PLL_altpll_5q22:sd1|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_altpll_5q22:sd1                                                                                                                                                                                                                                                                                 ; ADC_PLL_altpll_5q22                    ; ADC          ;
;       |ADC_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 48 (0)              ; 19 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                             ; ADC_mm_interconnect_0                  ; ADC          ;
;          |ADC_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                   ; ADC_mm_interconnect_0_cmd_demux        ; ADC          ;
;          |ADC_mm_interconnect_0_router:router|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router:router                                                                                                                                                                                                                                         ; ADC_mm_interconnect_0_router           ; ADC          ;
;          |ADC_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                       ; ADC_mm_interconnect_0_rsp_mux          ; ADC          ;
;          |altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|                                                                    ; 11 (11)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                  ; ADC          ;
;          |altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                  ; ADC          ;
;          |altera_merlin_master_agent:avalonbridge_master_agent|                                                                         ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalonbridge_master_agent                                                                                                                                                                                                                        ; altera_merlin_master_agent             ; ADC          ;
;          |altera_merlin_slave_translator:adc_sample_store_csr_translator|                                                               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sample_store_csr_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator         ; ADC          ;
;          |altera_merlin_slave_translator:adc_sequencer_csr_translator|                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sequencer_csr_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator         ; ADC          ;
;          |altera_merlin_traffic_limiter:avalonbridge_master_limiter|                                                                    ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avalonbridge_master_limiter                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter          ; ADC          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                              ; altera_reset_controller                ; ADC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                   ; altera_reset_synchronizer              ; ADC          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 121 (1)             ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 120 (0)             ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 120 (0)             ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 120 (1)             ; 78 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 119 (0)             ; 73 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 119 (81)            ; 73 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                         ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+-----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                              ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection                                                                                                                                                                                                                                              ; ADC.qsys        ;
; Altera ; altera_modular_adc                ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc                                                                                                                                                                                                                                  ; ADC.qsys        ;
; Altera ; altera_modular_adc_control        ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal                                                                                                                                                                                      ; ADC.qsys        ;
; Altera ; altera_modular_adc_sample_store   ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal                                                                                                                                                                            ; ADC.qsys        ;
; Altera ; altera_modular_adc_sequencer      ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal                                                                                                                                                                                  ; ADC.qsys        ;
; Altera ; altera_jtag_avalon_master         ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge                                                                                                                                                                                                                ; ADC.qsys        ;
; Altera ; altera_avalon_st_bytes_to_packets ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                          ; ADC.qsys        ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|ADC_AvalonBridge_b2p_adapter:b2p_adapter                                                                                                                                                                       ; ADC.qsys        ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo                                                                                                                                                                                     ; ADC.qsys        ;
; Altera ; altera_jtag_dc_streaming          ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                               ; ADC.qsys        ;
; Altera ; altera_avalon_st_packets_to_bytes ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                          ; ADC.qsys        ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|ADC_AvalonBridge_p2b_adapter:p2b_adapter                                                                                                                                                                       ; ADC.qsys        ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller                                                                                                                                                                         ; ADC.qsys        ;
; Altera ; timing_adapter                    ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|ADC_AvalonBridge_timing_adt:timing_adt                                                                                                                                                                         ; ADC.qsys        ;
; Altera ; altera_avalon_packets_to_master   ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto                                                                                                                                                                      ; ADC.qsys        ;
; Altera ; altera_mm_interconnect            ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                      ; ADC.qsys        ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sample_store_csr_agent                                                                                                                                                 ; ADC.qsys        ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo                                                                                                                                            ; ADC.qsys        ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sample_store_csr_translator                                                                                                                                       ; ADC.qsys        ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sequencer_csr_agent                                                                                                                                                    ; ADC.qsys        ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo                                                                                                                                               ; ADC.qsys        ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sequencer_csr_translator                                                                                                                                          ; ADC.qsys        ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                            ; ADC.qsys        ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; ADC.qsys        ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                        ; ADC.qsys        ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; ADC.qsys        ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalonbridge_master_agent                                                                                                                                                 ; ADC.qsys        ;
; Altera ; altera_merlin_traffic_limiter     ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avalonbridge_master_limiter                                                                                                                                            ; ADC.qsys        ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalonbridge_master_translator                                                                                                                                       ; ADC.qsys        ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                            ; ADC.qsys        ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                ; ADC.qsys        ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                            ; ADC.qsys        ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router:router                                                                                                                                                                  ; ADC.qsys        ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router_001:router_001                                                                                                                                                          ; ADC.qsys        ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router_001:router_002                                                                                                                                                          ; ADC.qsys        ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                            ; ADC.qsys        ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                        ; ADC.qsys        ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                ; ADC.qsys        ;
; Altera ; altpll                            ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_PLL:pll                                                                                                                                                                                                                                  ; ADC.qsys        ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A          ; |MaxADC_TOP|ADC:adc_fir_connection|altera_reset_controller:rst_controller                                                                                                                                                                                                       ; ADC.qsys        ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |MaxADC_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+-----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                           ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                     ;
+-------------------------+----------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                        ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                        ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                        ;
+-------------------------+----------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                    ;
+---------------------------+---------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                        ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                        ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                        ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                        ;
+---------------------------+---------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]                                                                                                                         ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1                                                                                                                          ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1                                                                                                                      ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 55                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[1..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[16..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[4..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8..23]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                                                                             ; Merged with ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                   ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                                                                             ; Merged with ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                   ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                                                                             ; Merged with ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                   ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                                                                             ; Merged with ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                   ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                                                                             ; Merged with ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                   ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                                                                             ; Merged with ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                   ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                                                                             ; Merged with ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                   ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avalonbridge_master_limiter|last_channel[1]                                                                                                                                                                                 ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avalonbridge_master_limiter|last_dest_id[0]       ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                         ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[1][103]              ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                         ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[1][75]               ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                         ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[1][75]               ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[2][76]                                                                                                                                                                                      ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[2][103]           ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                      ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[2][75]            ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                      ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[2][75]            ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[0..3]                                                                                                                                                                        ; Merged with ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4] ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sample_store_csr_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalonbridge_master_agent|hold_waitrequest           ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sequencer_csr_translator|waitrequest_reset_override                                                                                                                                                                    ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalonbridge_master_agent|hold_waitrequest           ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                      ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[0][103]           ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                      ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[0][68]            ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                      ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[0][68]            ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                         ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[0][103]              ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                         ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[0][68]               ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                         ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[0][68]               ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[1][103]           ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                      ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[1][68]            ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                      ; Merged with ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[1][68]            ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2,3]                                                                                                                                                                                   ; Merged with ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]           ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[2][75]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel[0]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_valid                                                                                                                                                                                ; Merged with ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_eop        ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_PLL:pll|prev_reset                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_altpll_5q22:sd1|pll_lock_sync                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[2][102]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                                                                                                            ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                                                                                                            ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                                                                                                            ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                                                                                                            ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                                                                               ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                                                                               ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                                                                                                                                                      ; Merged with ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready          ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10..31]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                     ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                     ; Merged with ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]           ;
; Total Number of Removed Registers = 237                                                                                                                                                                                                                                                                                  ;                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                           ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5],                              ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4],                              ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3],                              ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2],                              ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1],                              ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0],                              ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[3], ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[2], ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[1], ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0], ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[17],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[16],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[15],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[14],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[13],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[12],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[11],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[9],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[8],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[7],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[6],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[5],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[4],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                              ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                                                     ; Lost Fanouts              ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                                                                                       ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                     ; Stuck at GND              ; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                        ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[0][68]                                                                                                                                                  ; Stuck at GND              ; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[0][87]                                                                                                                                                  ; Lost Fanouts              ; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[1][87],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                           ; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                    ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[31]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[31],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23]                                                                                                                                                                              ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[30]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[30],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22]                                                                                                                                                                              ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[29]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[29],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]                                                                                                                                                                              ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[28]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[28],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[20]                                                                                                                                                                              ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[27]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[27],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[19]                                                                                                                                                                              ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[26]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[26],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18]                                                                                                                                                                              ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[25]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[25],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[17]                                                                                                                                                                              ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[24]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[24],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16]                                                                                                                                                                              ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[23]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[23],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[15]                                                                                                                                                                              ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[22]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[22],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14]                                                                                                                                                                              ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[21]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[21],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                                                                                                                                              ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[20]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[20],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12]                                                                                                                                                                              ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[19]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[19],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[11]                                                                                                                                                                              ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[18]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[18],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                                              ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[17]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[17],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[9]                                                                                                                                                                               ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[16]                                                                                                                                                                            ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|readdata[16],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8]                                                                                                                                                                               ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[0][87]                                                                                                                                                     ; Lost Fanouts              ; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                       ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                                         ; Stuck at GND              ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                        ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[2][75]                                                                                                                                                  ; Stuck at GND              ; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                        ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                             ; Stuck at GND              ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                                                ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                        ;
; ADC:adc_fir_connection|ADC_PLL:pll|prev_reset                                                                                                                                                                                                                                        ; Stuck at GND              ; ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_altpll_5q22:sd1|pll_lock_sync                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                        ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full ; Stuck at GND              ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                              ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                        ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[1][102]                                                                                                                                                    ; Stuck at GND              ; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                        ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[2][102]                                                                                                                                                 ; Stuck at GND              ; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 600   ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 45    ;
; Number of registers using Asynchronous Clear ; 372   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 351   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                  ; 168     ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                   ; 1       ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                    ; 3       ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                   ; 1       ;
; ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalonbridge_master_agent|hold_waitrequest                                                                                                                                                                                            ; 4       ;
; ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; 124     ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                ; 8       ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|e_eop                                                                                                                                                                                                                                  ; 2       ;
; ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                 ; 1       ;
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                           ; 2       ;
; ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                 ; 1       ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd                                                                                                                                                                                             ; 2       ;
; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
; Register Name                                                                                              ; Megafunction                                                                              ; Type ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6]                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5] ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                 ;
; 15:1               ; 7 bits    ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                     ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[12]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[14]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[9]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |MaxADC_TOP|ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                   ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                  ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_PLL:pll ;
+----------------+-------+------+---------------------------+
; Assignment     ; Value ; From ; To                        ;
+----------------+-------+------+---------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                ;
+----------------+-------+------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_stdsync_sv6:stdsync2|ADC_PLL_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc ;
+-----------------------------+-------+-------------------------------------------+
; Parameter Name              ; Value ; Type                                      ;
+-----------------------------+-------+-------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                            ;
+-----------------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                              ;
+---------------------------------+-------+-----------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                    ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                    ;
; tsclksel                        ; 1     ; Signed Integer                                                                    ;
; prescalar                       ; 0     ; Signed Integer                                                                    ;
; refsel                          ; 1     ; Signed Integer                                                                    ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                            ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                    ;
; analog_input_pin_mask           ; 65536 ; Signed Integer                                                                    ;
; hard_pwd                        ; 0     ; Signed Integer                                                                    ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                    ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                    ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                    ;
; simfilename_ch0                 ;       ; String                                                                            ;
; simfilename_ch1                 ;       ; String                                                                            ;
; simfilename_ch2                 ;       ; String                                                                            ;
; simfilename_ch3                 ;       ; String                                                                            ;
; simfilename_ch4                 ;       ; String                                                                            ;
; simfilename_ch5                 ;       ; String                                                                            ;
; simfilename_ch6                 ;       ; String                                                                            ;
; simfilename_ch7                 ;       ; String                                                                            ;
; simfilename_ch8                 ;       ; String                                                                            ;
; simfilename_ch9                 ;       ; String                                                                            ;
; simfilename_ch10                ;       ; String                                                                            ;
; simfilename_ch11                ;       ; String                                                                            ;
; simfilename_ch12                ;       ; String                                                                            ;
; simfilename_ch13                ;       ; String                                                                            ;
; simfilename_ch14                ;       ; String                                                                            ;
; simfilename_ch15                ;       ; String                                                                            ;
; simfilename_ch16                ;       ; String                                                                            ;
+---------------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                     ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                             ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                        ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                              ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                              ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                              ;
; prescalar                       ; 0     ; Signed Integer                                                                                                              ;
; refsel                          ; 1     ; Signed Integer                                                                                                              ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                      ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                              ;
; analog_input_pin_mask           ; 65536 ; Signed Integer                                                                                                              ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                              ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                              ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                              ;
; simfilename_ch0                 ;       ; String                                                                                                                      ;
; simfilename_ch1                 ;       ; String                                                                                                                      ;
; simfilename_ch2                 ;       ; String                                                                                                                      ;
; simfilename_ch3                 ;       ; String                                                                                                                      ;
; simfilename_ch4                 ;       ; String                                                                                                                      ;
; simfilename_ch5                 ;       ; String                                                                                                                      ;
; simfilename_ch6                 ;       ; String                                                                                                                      ;
; simfilename_ch7                 ;       ; String                                                                                                                      ;
; simfilename_ch8                 ;       ; String                                                                                                                      ;
; simfilename_ch9                 ;       ; String                                                                                                                      ;
; simfilename_ch10                ;       ; String                                                                                                                      ;
; simfilename_ch11                ;       ; String                                                                                                                      ;
; simfilename_ch12                ;       ; String                                                                                                                      ;
; simfilename_ch13                ;       ; String                                                                                                                      ;
; simfilename_ch14                ;       ; String                                                                                                                      ;
; simfilename_ch15                ;       ; String                                                                                                                      ;
; simfilename_ch16                ;       ; String                                                                                                                      ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                              ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                            ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                    ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                 ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                       ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                       ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                       ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                       ;
; refsel                          ; 1     ; Signed Integer                                                                                                                                                                       ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                               ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                       ;
; analog_input_pin_mask           ; 65536 ; Signed Integer                                                                                                                                                                       ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                       ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                       ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                       ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                               ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                               ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                               ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                               ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                               ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                               ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                               ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                               ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                               ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                               ;
; simfilename_ch10                ;       ; String                                                                                                                                                                               ;
; simfilename_ch11                ;       ; String                                                                                                                                                                               ;
; simfilename_ch12                ;       ; String                                                                                                                                                                               ;
; simfilename_ch13                ;       ; String                                                                                                                                                                               ;
; simfilename_ch14                ;       ; String                                                                                                                                                                               ;
; simfilename_ch15                ;       ; String                                                                                                                                                                               ;
; simfilename_ch16                ;       ; String                                                                                                                                                                               ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                 ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE    ; 0     ; Signed Integer                                                                                       ;
; CSD_LENGTH       ; 1     ; Signed Integer                                                                                       ;
; CSD_SLOT_0       ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_1       ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_2       ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_3       ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_4       ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_5       ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_6       ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_7       ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_8       ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_9       ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_10      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_11      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_12      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_13      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_14      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_15      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_16      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_17      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_18      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_19      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_20      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_21      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_22      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_23      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_24      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_25      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_26      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_27      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_28      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_29      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_30      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_31      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_32      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_33      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_34      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_35      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_36      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_37      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_38      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_39      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_40      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_41      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_42      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_43      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_44      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_45      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_46      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_47      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_48      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_49      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_50      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_51      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_52      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_53      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_54      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_55      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_56      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_57      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_58      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_59      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_60      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_61      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_62      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_63      ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_0_ADC2  ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_1_ADC2  ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_2_ADC2  ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_3_ADC2  ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_4_ADC2  ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_5_ADC2  ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_6_ADC2  ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_7_ADC2  ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_8_ADC2  ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_9_ADC2  ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_10_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_11_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_12_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_13_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_14_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_15_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_16_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_17_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_18_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_19_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_20_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_21_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_22_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_23_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_24_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_25_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_26_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_27_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_28_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_29_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_30_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_31_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_32_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_33_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_34_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_35_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_36_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_37_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_38_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_39_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_40_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_41_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_42_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_43_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_44_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_45_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_46_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_47_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_48_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_49_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_50_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_51_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_52_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_53_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_54_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_55_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_56_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_57_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_58_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_59_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_60_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_61_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_62_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
; CSD_SLOT_63_ADC2 ; 00000 ; Unsigned Binary                                                                                      ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; CSD_LENGTH     ; 1     ; Signed Integer                                                                                                                                      ;
; CSD_ASIZE      ; 1     ; Signed Integer                                                                                                                                      ;
; CSD_SLOT_0     ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_1     ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_2     ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_3     ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_4     ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_5     ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_6     ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_7     ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_8     ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_9     ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_10    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_11    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_12    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_13    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_14    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_15    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_16    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_17    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_18    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_19    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_20    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_21    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_22    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_23    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_24    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_25    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_26    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_27    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_28    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_29    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_30    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_31    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_32    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_33    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_34    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_35    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_36    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_37    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_38    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_39    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_40    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_41    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_42    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_43    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_44    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_45    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_46    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_47    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_48    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_49    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_50    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_51    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_52    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_53    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_54    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_55    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_56    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_57    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_58    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_59    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_60    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_61    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_62    ; 00000 ; Unsigned Binary                                                                                                                                     ;
; CSD_SLOT_63    ; 00000 ; Unsigned Binary                                                                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE  ; 0     ; Signed Integer                                                                                               ;
; RSP_DATA_WIDTH ; 12    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_v5s1      ; Untyped                                                                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                           ;
; PLI_PORT       ; 50000 ; Signed Integer                                                           ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                      ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                      ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                      ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                      ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                      ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                      ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                              ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                              ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                      ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                        ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                        ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                        ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                             ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                 ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                 ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                 ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                 ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                 ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                 ;
; ENCODING       ; 0     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                 ;
; ENCODING       ; 0     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                              ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                              ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                              ;
; FAST_VER              ; 0     ; Signed Integer                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                              ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                              ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                    ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalonbridge_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sample_store_csr_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 7     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 2     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sequencer_csr_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalonbridge_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sample_store_csr_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sequencer_csr_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router:router|ADC_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router_001:router_001|ADC_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router_001:router_002|ADC_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avalonbridge_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                    ;
; MAX_OUTSTANDING_RESPONSES ; 2     ; Signed Integer                                                                                                                    ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                    ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                    ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                    ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                    ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                    ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                    ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_fir_connection|reg_adc:handshake_ADC_register ;
+----------------+--------------+--------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                               ;
+----------------+--------------+--------------------------------------------------------------------+
; data_width     ; 12           ; Signed Integer                                                     ;
; init_val       ; 000000000000 ; Unsigned Binary                                                    ;
+----------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_m4g1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                     ;
; Entity Instance            ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                          ;
;     -- lpm_width           ; 12                                                                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                                     ;
; Entity Instance                           ; ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                              ;
; Entity Instance                           ; ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "generator:generator_connection"                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; firselect ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switch:switch_connection"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; firselect ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Programmable_FIR_via_Registers_adc:fir_adc_connection"                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ce_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; filter_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|altera_reset_controller:rst_controller"                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router_001:router_001|ADC_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router:router|ADC_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sequencer_csr_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sample_store_csr_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalonbridge_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sequencer_csr_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sample_store_csr_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalonbridge_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_altpll_5q22:sd1" ;
+----------+-------+----------+----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                  ;
+----------+-------+----------+----------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                             ;
+----------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_PLL:pll"                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; readdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scandone           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scandataout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c4                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasedone          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                                                        ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                                                        ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                                                        ;
; scandata           ; Input  ; Info     ; Stuck at GND                                                                        ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                           ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                      ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                              ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge"                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_reset_reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                         ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; data[15..12] ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal" ;
+---------------+--------+----------+----------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------+
; cmd_ready_2   ; Input  ; Info     ; Stuck at GND                                                               ;
; cmd_valid_2   ; Output ; Info     ; Explicitly unconnected                                                     ;
; cmd_channel_2 ; Output ; Info     ; Explicitly unconnected                                                     ;
; cmd_sop_2     ; Output ; Info     ; Explicitly unconnected                                                     ;
; cmd_eop_2     ; Output ; Info     ; Explicitly unconnected                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+---------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                   ;
+------------+--------+----------+---------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                    ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                              ;
+------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection|ADC_ADC:adc"                                                                 ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; sample_store_irq_irq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_fir_connection"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rsp_sop      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rsp_eop      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmd_ready    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rsp_valid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 263                         ;
; cycloneiii_ff         ; 522                         ;
;     CLR               ; 181                         ;
;     CLR SCLR          ; 6                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 133                         ;
;     ENA CLR           ; 142                         ;
;     ENA CLR SCLR      ; 1                           ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 10                          ;
;     plain             ; 23                          ;
; cycloneiii_lcell_comb ; 805                         ;
;     arith             ; 121                         ;
;         2 data inputs ; 111                         ;
;         3 data inputs ; 10                          ;
;     normal            ; 684                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 108                         ;
;         3 data inputs ; 167                         ;
;         4 data inputs ; 391                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 07 13:10:44 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MaxADC -c MaxADC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/jon/desktop/coeffs_generator/switch.vhd
    Info (12022): Found design unit 1: switch-bhv File: C:/Users/Jon/Desktop/coeffs_generator/switch.vhd Line: 14
    Info (12023): Found entity 1: switch File: C:/Users/Jon/Desktop/coeffs_generator/switch.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/jon/desktop/coeffs_generator/seven_segments_v1_0.vhd
    Info (12022): Found design unit 1: seven_segments_v1-logic File: C:/Users/Jon/Desktop/coeffs_generator/seven_segments_v1_0.vhd Line: 39
    Info (12023): Found entity 1: seven_segments_v1 File: C:/Users/Jon/Desktop/coeffs_generator/seven_segments_v1_0.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /users/jon/desktop/coeffs_generator/segement.vhd
    Info (12022): Found design unit 1: seven_segments-logic File: C:/Users/Jon/Desktop/coeffs_generator/Segement.vhd Line: 37
    Info (12023): Found entity 1: seven_segments File: C:/Users/Jon/Desktop/coeffs_generator/Segement.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /users/jon/desktop/coeffs_generator/generator.vhd
    Info (12022): Found design unit 1: generator-rtl File: C:/Users/Jon/Desktop/coeffs_generator/generator.vhd Line: 17
    Info (12023): Found entity 1: generator File: C:/Users/Jon/Desktop/coeffs_generator/generator.vhd Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file programmable_fir_via_registers_tb_pkg_adc.vhd
    Info (12022): Found design unit 1: Programmable_FIR_via_Registers_tb_pkg_adc File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_tb_pkg_adc.vhd Line: 21
    Info (12022): Found design unit 2: Programmable_FIR_via_Registers_tb_pkg_adc-body File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_tb_pkg_adc.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file programmable_fir_via_registers_tb_adc.vhd
    Info (12022): Found design unit 1: Programmable_FIR_via_Registers_tb_adc-rtl File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_tb_adc.vhd Line: 51
    Info (12023): Found entity 1: Programmable_FIR_via_Registers_tb_adc File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_tb_adc.vhd Line: 47
Info (12021): Found 1 design units, including 0 entities, in source file programmable_fir_via_registers_pkg_adc.vhd
    Info (12022): Found design unit 1: Programmable_FIR_via_Registers_pkg_adc File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_pkg_adc.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file programmable_fir_via_registers_adc.vhd
    Info (12022): Found design unit 1: Programmable_FIR_via_Registers_adc-rtl File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd Line: 64
    Info (12023): Found entity 1: Programmable_FIR_via_Registers_adc File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file maxadc_top.vhd
    Info (12022): Found design unit 1: MaxADC_TOP-bhv File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 93
    Info (12023): Found entity 1: MaxADC_TOP File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file discrete_fir_filter_adc.vhd
    Info (12022): Found design unit 1: Discrete_FIR_Filter_adc-rtl File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd Line: 34
    Info (12023): Found entity 1: Discrete_FIR_Filter_adc File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file coeffs_registers_adc.vhd
    Info (12022): Found design unit 1: coeffs_registers_adc-rtl File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd Line: 35
    Info (12023): Found entity 1: coeffs_registers_adc File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file reg_adc.vhd
    Info (12022): Found design unit 1: reg_adc-bhv File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/reg_adc.vhd Line: 52
    Info (12023): Found entity 1: reg_adc File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/reg_adc.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file adc/synthesis/adc.vhd
    Info (12022): Found design unit 1: ADC-rtl File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd Line: 23
    Info (12023): Found entity 1: ADC File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0.v
    Info (12023): Found entity 1: ADC_mm_interconnect_0 File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: ADC_mm_interconnect_0_avalon_st_adapter File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: ADC_mm_interconnect_0_rsp_mux File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: ADC_mm_interconnect_0_rsp_demux File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: ADC_mm_interconnect_0_cmd_mux File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: ADC_mm_interconnect_0_cmd_demux File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: ADC_mm_interconnect_0_router_001_default_decode File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: ADC_mm_interconnect_0_router_001 File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: ADC_mm_interconnect_0_router_default_decode File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: ADC_mm_interconnect_0_router File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 4 design units, including 4 entities, in source file adc/synthesis/submodules/adc_pll.v
    Info (12023): Found entity 1: ADC_PLL_dffpipe_l2c File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v Line: 37
    Info (12023): Found entity 2: ADC_PLL_stdsync_sv6 File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v Line: 98
    Info (12023): Found entity 3: ADC_PLL_altpll_5q22 File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v Line: 130
    Info (12023): Found entity 4: ADC_PLL File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v Line: 213
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_avalonbridge.v
    Info (12023): Found entity 1: ADC_AvalonBridge File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_avalonbridge_p2b_adapter.sv
    Info (12023): Found entity 1: ADC_AvalonBridge_p2b_adapter File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_avalonbridge_b2p_adapter.sv
    Info (12023): Found entity 1: ADC_AvalonBridge_b2p_adapter File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file adc/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_avalonbridge_timing_adt.sv
    Info (12023): Found entity 1: ADC_AvalonBridge_timing_adt File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file adc/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_adc.v
    Info (12023): Found entity 1: ADC_ADC File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store_ram File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_csr File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_ctrl File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/maxadc.bdf
    Info (12023): Found entity 1: MaxADC
Info (12021): Found 2 design units, including 1 entities, in source file maxadc_top_tb.vhd
    Info (12022): Found design unit 1: MaxADC_TOP_tb-rtl File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP_tb.vhd Line: 39
    Info (12023): Found entity 1: MaxADC_TOP_tb File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP_tb.vhd Line: 37
Info (12127): Elaborating entity "MaxADC_TOP" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at MaxADC_TOP.vhd(49): used implicit default value for signal "data_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
Warning (10541): VHDL Signal Declaration warning at MaxADC_TOP.vhd(82): used implicit default value for signal "ce_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 82
Warning (10541): VHDL Signal Declaration warning at MaxADC_TOP.vhd(89): used implicit default value for signal "Discrete_FIR_Filter_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at MaxADC_TOP.vhd(170): object "register_data_out" assigned a value but never read File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 170
Warning (10036): Verilog HDL or VHDL warning at MaxADC_TOP.vhd(171): object "altpll_core_output_clock" assigned a value but never read File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 171
Warning (10541): VHDL Signal Declaration warning at MaxADC_TOP.vhd(173): used implicit default value for signal "sop" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 173
Warning (10036): Verilog HDL or VHDL warning at MaxADC_TOP.vhd(175): object "firselect" assigned a value but never read File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 175
Warning (10036): Verilog HDL or VHDL warning at MaxADC_TOP.vhd(180): object "ce_out_1" assigned a value but never read File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 180
Warning (10036): Verilog HDL or VHDL warning at MaxADC_TOP.vhd(181): object "filter_out_signal" assigned a value but never read File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 181
Warning (10541): VHDL Signal Declaration warning at MaxADC_TOP.vhd(190): used implicit default value for signal "clk_enable_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 190
Info (12128): Elaborating entity "ADC" for hierarchy "ADC:adc_fir_connection" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 196
Info (12128): Elaborating entity "ADC_ADC" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd Line: 247
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v Line: 109
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/scfifo_ds61.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_fefifo_c6e.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_fefifo_c6e.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/a_dpfifo_3o41.tdf Line: 42
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "altera_modular_adc_sequencer" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v Line: 260
Info (12128): Elaborating entity "altera_modular_adc_sequencer_csr" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer.v Line: 214
Info (12128): Elaborating entity "altera_modular_adc_sequencer_ctrl" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer.v Line: 304
Info (12128): Elaborating entity "altera_modular_adc_sample_store" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v Line: 279
Info (12128): Elaborating entity "altera_modular_adc_sample_store_ram" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 107
Info (12130): Elaborated megafunction instantiation "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 107
Info (12133): Instantiated megafunction "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 107
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf
    Info (12023): Found entity 1: altsyncram_v5s1 File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_v5s1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v5s1" for hierarchy "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ADC_AvalonBridge" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd Line: 274
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "ADC_AvalonBridge_timing_adt" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|ADC_AvalonBridge_timing_adt:timing_adt" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at ADC_AvalonBridge_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "ADC_AvalonBridge_b2p_adapter" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|ADC_AvalonBridge_b2p_adapter:b2p_adapter" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at ADC_AvalonBridge_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at ADC_AvalonBridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "ADC_AvalonBridge_p2b_adapter" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|ADC_AvalonBridge_p2b_adapter:p2b_adapter" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "ADC_PLL" for hierarchy "ADC:adc_fir_connection|ADC_PLL:pll" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd Line: 294
Info (12128): Elaborating entity "ADC_PLL_stdsync_sv6" for hierarchy "ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_stdsync_sv6:stdsync2" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v Line: 284
Info (12128): Elaborating entity "ADC_PLL_dffpipe_l2c" for hierarchy "ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_stdsync_sv6:stdsync2|ADC_PLL_dffpipe_l2c:dffpipe3" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v Line: 116
Info (12128): Elaborating entity "ADC_PLL_altpll_5q22" for hierarchy "ADC:adc_fir_connection|ADC_PLL:pll|ADC_PLL_altpll_5q22:sd1" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v Line: 290
Info (12128): Elaborating entity "ADC_mm_interconnect_0" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd Line: 322
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalonbridge_master_translator" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 246
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sample_store_csr_translator" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 310
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_sequencer_csr_translator" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 374
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalonbridge_master_agent" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 455
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sample_store_csr_agent" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 539
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sample_store_csr_agent_rsp_fifo" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 580
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_sequencer_csr_agent_rsp_fifo" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 705
Info (12128): Elaborating entity "ADC_mm_interconnect_0_router" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router:router" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 721
Info (12128): Elaborating entity "ADC_mm_interconnect_0_router_default_decode" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router:router|ADC_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv Line: 180
Info (12128): Elaborating entity "ADC_mm_interconnect_0_router_001" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router_001:router_001" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 737
Info (12128): Elaborating entity "ADC_mm_interconnect_0_router_001_default_decode" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_router_001:router_001|ADC_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avalonbridge_master_limiter" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 803
Info (12128): Elaborating entity "ADC_mm_interconnect_0_cmd_demux" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 826
Info (12128): Elaborating entity "ADC_mm_interconnect_0_cmd_mux" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 843
Info (12128): Elaborating entity "ADC_mm_interconnect_0_rsp_demux" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 877
Info (12128): Elaborating entity "ADC_mm_interconnect_0_rsp_mux" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 917
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "ADC_mm_interconnect_0_avalon_st_adapter" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v Line: 946
Info (12128): Elaborating entity "ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "ADC:adc_fir_connection|ADC_mm_interconnect_0:mm_interconnect_0|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "reg_adc" for hierarchy "ADC:adc_fir_connection|reg_adc:handshake_ADC_register" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd Line: 412
Info (12129): Elaborating entity "Programmable_FIR_via_Registers_adc" using architecture "A:rtl" for hierarchy "Programmable_FIR_via_Registers_adc:fir_adc_connection" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 204
Warning (10541): VHDL Signal Declaration warning at Programmable_FIR_via_Registers_adc.vhd(55): used implicit default value for signal "coeffs_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd Line: 55
Warning (10541): VHDL Signal Declaration warning at Programmable_FIR_via_Registers_adc.vhd(58): used implicit default value for signal "Discrete_FIR_Filter_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd Line: 58
Info (12129): Elaborating entity "coeffs_registers_adc" using architecture "A:rtl" for hierarchy "Programmable_FIR_via_Registers_adc:fir_adc_connection|coeffs_registers_adc:u_coeffs_registers" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd Line: 133
Info (12129): Elaborating entity "Discrete_FIR_Filter_adc" using architecture "A:rtl" for hierarchy "Programmable_FIR_via_Registers_adc:fir_adc_connection|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd Line: 143
Info (12129): Elaborating entity "switch" using architecture "A:bhv" for hierarchy "switch:switch_connection" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 224
Warning (10541): VHDL Signal Declaration warning at switch.vhd(16): used implicit default value for signal "reset" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Jon/Desktop/coeffs_generator/switch.vhd Line: 16
Warning (10541): VHDL Signal Declaration warning at switch.vhd(17): used implicit default value for signal "selectL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Jon/Desktop/coeffs_generator/switch.vhd Line: 17
Warning (10541): VHDL Signal Declaration warning at switch.vhd(18): used implicit default value for signal "selectH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Jon/Desktop/coeffs_generator/switch.vhd Line: 18
Warning (10873): Using initial value X (don't care) for net "reset" at switch.vhd(16) File: C:/Users/Jon/Desktop/coeffs_generator/switch.vhd Line: 16
Warning (10873): Using initial value X (don't care) for net "selectL" at switch.vhd(17) File: C:/Users/Jon/Desktop/coeffs_generator/switch.vhd Line: 17
Warning (10873): Using initial value X (don't care) for net "selectH" at switch.vhd(18) File: C:/Users/Jon/Desktop/coeffs_generator/switch.vhd Line: 18
Info (12129): Elaborating entity "generator" using architecture "A:rtl" for hierarchy "generator:generator_connection" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 235
Warning (10034): Output port "firselect" at generator.vhd(9) has no driver File: C:/Users/Jon/Desktop/coeffs_generator/generator.vhd Line: 9
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.10.07.13:11:19 Progress: Loading sld1da89e03/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1da89e03/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/ip/sld1da89e03/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 39
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 69
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 99
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 129
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 159
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 189
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 219
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 249
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 279
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 309
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 339
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 369
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 39
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 69
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 99
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 129
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 159
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 189
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 219
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 249
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 279
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 309
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 339
        Warning (14320): Synthesized away node "ADC:adc_fir_connection|ADC_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_rqn1.tdf Line: 369
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ADC:adc_fir_connection|ADC_AvalonBridge:avalonbridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf
    Info (12023): Found entity 1: altsyncram_m4g1 File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/db/altsyncram_m4g1.tdf Line: 27
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_synchronizer.v Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "data_out[0]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
    Warning (13410): Pin "data_out[1]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
    Warning (13410): Pin "data_out[2]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
    Warning (13410): Pin "data_out[3]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
    Warning (13410): Pin "data_out[4]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
    Warning (13410): Pin "data_out[5]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
    Warning (13410): Pin "data_out[6]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
    Warning (13410): Pin "data_out[7]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
    Warning (13410): Pin "data_out[8]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
    Warning (13410): Pin "data_out[9]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
    Warning (13410): Pin "data_out[10]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
    Warning (13410): Pin "data_out[11]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
    Warning (13410): Pin "data_out[12]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
    Warning (13410): Pin "data_out[13]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
    Warning (13410): Pin "data_out[14]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 49
    Warning (13410): Pin "ce_out" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 82
    Warning (13410): Pin "filter_out[0]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
    Warning (13410): Pin "filter_out[1]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
    Warning (13410): Pin "filter_out[2]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
    Warning (13410): Pin "filter_out[3]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
    Warning (13410): Pin "filter_out[4]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
    Warning (13410): Pin "filter_out[5]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
    Warning (13410): Pin "filter_out[6]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
    Warning (13410): Pin "filter_out[7]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
    Warning (13410): Pin "filter_out[8]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
    Warning (13410): Pin "filter_out[9]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
    Warning (13410): Pin "filter_out[10]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
    Warning (13410): Pin "filter_out[11]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
    Warning (13410): Pin "filter_out[12]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
    Warning (13410): Pin "filter_out[13]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
    Warning (13410): Pin "filter_out[14]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 83
    Warning (13410): Pin "Discrete_FIR_Filter_out[0]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
    Warning (13410): Pin "Discrete_FIR_Filter_out[1]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
    Warning (13410): Pin "Discrete_FIR_Filter_out[2]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
    Warning (13410): Pin "Discrete_FIR_Filter_out[3]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
    Warning (13410): Pin "Discrete_FIR_Filter_out[4]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
    Warning (13410): Pin "Discrete_FIR_Filter_out[5]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
    Warning (13410): Pin "Discrete_FIR_Filter_out[6]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
    Warning (13410): Pin "Discrete_FIR_Filter_out[7]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
    Warning (13410): Pin "Discrete_FIR_Filter_out[8]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
    Warning (13410): Pin "Discrete_FIR_Filter_out[9]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
    Warning (13410): Pin "Discrete_FIR_Filter_out[10]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
    Warning (13410): Pin "Discrete_FIR_Filter_out[11]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
    Warning (13410): Pin "Discrete_FIR_Filter_out[12]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
    Warning (13410): Pin "Discrete_FIR_Filter_out[13]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
    Warning (13410): Pin "Discrete_FIR_Filter_out[14]" is stuck at GND File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 89
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 41 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Jon/Desktop/adc_module_for_top_design_2/output_files/MaxADC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 186 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "data_in[0]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[1]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[2]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[3]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[4]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[5]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[6]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[7]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[8]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[9]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[10]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[11]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[12]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[13]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[14]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[15]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[16]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[17]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[18]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[19]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[20]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[21]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[22]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[23]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[24]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[25]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[26]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[27]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[28]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[29]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[30]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "data_in[31]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 48
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 74
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 75
    Warning (15610): No output dependent on input pin "clk_enable" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 76
    Warning (15610): No output dependent on input pin "coeffs_in[0]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
    Warning (15610): No output dependent on input pin "coeffs_in[1]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
    Warning (15610): No output dependent on input pin "coeffs_in[2]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
    Warning (15610): No output dependent on input pin "coeffs_in[3]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
    Warning (15610): No output dependent on input pin "coeffs_in[4]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
    Warning (15610): No output dependent on input pin "coeffs_in[5]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
    Warning (15610): No output dependent on input pin "coeffs_in[6]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
    Warning (15610): No output dependent on input pin "coeffs_in[7]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
    Warning (15610): No output dependent on input pin "coeffs_in[8]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
    Warning (15610): No output dependent on input pin "coeffs_in[9]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
    Warning (15610): No output dependent on input pin "coeffs_in[10]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
    Warning (15610): No output dependent on input pin "coeffs_in[11]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
    Warning (15610): No output dependent on input pin "coeffs_in[12]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
    Warning (15610): No output dependent on input pin "coeffs_in[13]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 77
    Warning (15610): No output dependent on input pin "write_address[0]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 78
    Warning (15610): No output dependent on input pin "write_address[1]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 78
    Warning (15610): No output dependent on input pin "write_address[2]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 78
    Warning (15610): No output dependent on input pin "write_address[3]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 78
    Warning (15610): No output dependent on input pin "write_address[4]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 78
    Warning (15610): No output dependent on input pin "write_address[5]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 78
    Warning (15610): No output dependent on input pin "write_address[6]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 78
    Warning (15610): No output dependent on input pin "write_address[7]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 78
    Warning (15610): No output dependent on input pin "write_enable" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 79
    Warning (15610): No output dependent on input pin "write_done" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 80
    Warning (15610): No output dependent on input pin "filter_in[0]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
    Warning (15610): No output dependent on input pin "filter_in[1]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
    Warning (15610): No output dependent on input pin "filter_in[2]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
    Warning (15610): No output dependent on input pin "filter_in[3]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
    Warning (15610): No output dependent on input pin "filter_in[4]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
    Warning (15610): No output dependent on input pin "filter_in[5]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
    Warning (15610): No output dependent on input pin "filter_in[6]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
    Warning (15610): No output dependent on input pin "filter_in[7]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
    Warning (15610): No output dependent on input pin "filter_in[8]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
    Warning (15610): No output dependent on input pin "filter_in[9]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
    Warning (15610): No output dependent on input pin "filter_in[10]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
    Warning (15610): No output dependent on input pin "filter_in[11]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
    Warning (15610): No output dependent on input pin "filter_in[12]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
    Warning (15610): No output dependent on input pin "filter_in[13]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 81
    Warning (15610): No output dependent on input pin "enb" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 85
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_in[0]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_in[1]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_in[2]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_in[3]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_in[4]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_in[5]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_in[6]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_in[7]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_in[8]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_in[9]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_in[10]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_in[11]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_in[12]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_in[13]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 87
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[6][0]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[6][1]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[6][2]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[6][3]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[6][4]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[6][5]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[6][6]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[6][7]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[6][8]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[6][9]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[6][10]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[6][11]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[6][12]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[6][13]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[5][0]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[5][1]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[5][2]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[5][3]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[5][4]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[5][5]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[5][6]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[5][7]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[5][8]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[5][9]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[5][10]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[5][11]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[5][12]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[5][13]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[4][0]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[4][1]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[4][2]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[4][3]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[4][4]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[4][5]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[4][6]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[4][7]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[4][8]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[4][9]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[4][10]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[4][11]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[4][12]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[4][13]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[3][0]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[3][1]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[3][2]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[3][3]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[3][4]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[3][5]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[3][6]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[3][7]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[3][8]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[3][9]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[3][10]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[3][11]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[3][12]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[3][13]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[2][0]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[2][1]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[2][2]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[2][3]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[2][4]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[2][5]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[2][6]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[2][7]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[2][8]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[2][9]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[2][10]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[2][11]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[2][12]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[2][13]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[1][0]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[1][1]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[1][2]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[1][3]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[1][4]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[1][5]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[1][6]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[1][7]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[1][8]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[1][9]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[1][10]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[1][11]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[1][12]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[1][13]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[0][0]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[0][1]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[0][2]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[0][3]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[0][4]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[0][5]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[0][6]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[0][7]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[0][8]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[0][9]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[0][10]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[0][11]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[0][12]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "Discrete_FIR_Filter_coeff[0][13]" File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/MaxADC_TOP.vhd Line: 88
Info (21057): Implemented 1444 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 191 input pins
    Info (21059): Implemented 47 output pins
    Info (21061): Implemented 1179 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 287 warnings
    Info: Peak virtual memory: 4879 megabytes
    Info: Processing ended: Thu Oct 07 13:11:41 2021
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:01:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jon/Desktop/adc_module_for_top_design_2/output_files/MaxADC.map.smsg.


