Info: Generated by version: 21.4 build 67
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d.ip --synthesis=VERILOG --output-directory=/home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d --family="Arria 10" --part=10AX115U1F45I1SG
Info: stencil_2d: "Transforming system: stencil_2d"
Info: stencil_2d: "Naming system components in system: stencil_2d"
Info: stencil_2d: "Processing generation queue"
Info: stencil_2d: "Generating: stencil_2d"
Info: stencil_2d: "Generating: stencil_2d_internal"
Info: stencil_2d: Done "stencil_2d" with 2 modules, 347 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d.ip --synthesis=VERILOG --ipxact --output-directory=/home/dirren/IntelHLS/stencil2d/test-fpga.prj/components/stencil_2d/stencil_2d --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
