<stg><name>pointwise_conv2d_fix.4</name>


<trans_list>

<trans id="76" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.critedge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
.critedge:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i5 [ 0, %.critedge ], [ %i, %0 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln26 = icmp eq i5 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln26, label %.preheader6.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6:0  %out_h_0 = phi i5 [ %out_h, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:1  %icmp_ln31 = icmp eq i5 %out_h_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:3  %out_h = add i5 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %icmp_ln31, label %3, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader5.preheader:0  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="10">
<![CDATA[
.preheader5.preheader:1  %zext_ln37_1 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader5.preheader:2  %shl_ln37_4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln37_4"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="7">
<![CDATA[
.preheader5.preheader:3  %zext_ln37_2 = zext i7 %shl_ln37_4 to i11

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5.preheader:4  %sub_ln37 = sub i11 %zext_ln37_1, %zext_ln37_2

]]></Node>
<StgValue><ssdm name="sub_ln37"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:5  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5:0  %out_w_0 = phi i5 [ %out_w, %2 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:1  %icmp_ln33 = icmp eq i5 %out_w_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:3  %out_w = add i5 %out_w_0, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %icmp_ln33, label %.preheader6.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %zext_ln35 = zext i5 %out_w_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1  %add_ln37 = add i11 %sub_ln37, %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="11">
<![CDATA[
.preheader.preheader:2  %sext_ln37 = sext i11 %add_ln37 to i15

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader:0  %buffer_0 = phi i24 [ %buffer, %1 ], [ -6470, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_0"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:1  %in_d_0 = phi i5 [ %in_d, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="in_d_0"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader:2  %phi_mul = phi i14 [ %add_ln37_2, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="14">
<![CDATA[
.preheader:3  %zext_ln35_1 = zext i14 %phi_mul to i15

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %icmp_ln35 = icmp eq i5 %in_d_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:6  %in_d = add i5 %in_d_0, 1

]]></Node>
<StgValue><ssdm name="in_d"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %icmp_ln35, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %add_ln37_2 = add i14 %phi_mul, 784

]]></Node>
<StgValue><ssdm name="add_ln37_2"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln37_1 = add i15 %zext_ln35_1, %sext_ln37

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="15">
<![CDATA[
:2  %sext_ln37_1 = sext i15 %add_ln37_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln37_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln37_3 = zext i32 %sext_ln37_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_3"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="5">
<![CDATA[
:7  %zext_ln37 = zext i5 %in_d_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %kernel_buffer_addr = getelementptr [16 x i15]* @kernel_buffer, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="kernel_buffer_addr"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="4">
<![CDATA[
:9  %kernel_buffer_load = load i15* %kernel_buffer_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_buffer_load"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %buffer_0, i32 23)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="24">
<![CDATA[
:1  %trunc_ln42 = trunc i24 %buffer_0 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln42 = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  %select_ln42 = select i1 %xor_ln42, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %and_ln43 = and i16 %select_ln42, %trunc_ln42

]]></Node>
<StgValue><ssdm name="and_ln43"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="11">
<![CDATA[
:5  %sext_ln43 = sext i11 %add_ln37 to i32

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
:6  %zext_ln43 = zext i32 %sext_ln43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:8  store i16 %and_ln43, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="4">
<![CDATA[
:9  %kernel_buffer_load = load i15* %kernel_buffer_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_buffer_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="16">
<![CDATA[
:6  %sext_ln37_2 = sext i16 %input_load to i31

]]></Node>
<StgValue><ssdm name="sext_ln37_2"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="15">
<![CDATA[
:10  %sext_ln37_3 = sext i15 %kernel_buffer_load to i31

]]></Node>
<StgValue><ssdm name="sext_ln37_3"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:11  %mul_ln37 = mul i31 %sext_ln37_2, %sext_ln37_3

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_1 = call i18 @_ssdm_op_PartSelect.i18.i31.i32.i32(i31 %mul_ln37, i32 13, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="18">
<![CDATA[
:13  %sext_ln37_4 = sext i18 %tmp_1 to i24

]]></Node>
<StgValue><ssdm name="sext_ln37_4"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:14  %buffer = add i24 %buffer_0, %sext_ln37_4

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="88" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="kernel_buffer" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="kernel_buffer"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="92" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="91" toId="9">
</dataflow>
<dataflow id="94" from="StgValue_93" to="empty" fromId="93" toId="9">
</dataflow>
<dataflow id="95" from="StgValue_93" to="empty" fromId="93" toId="9">
</dataflow>
<dataflow id="96" from="StgValue_93" to="empty" fromId="93" toId="9">
</dataflow>
<dataflow id="98" from="StgValue_97" to="i_0" fromId="97" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="99" from="br_ln26" to="i_0" fromId="10" toId="11">
</dataflow>
<dataflow id="100" from="i" to="i_0" fromId="13" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="br_ln26" to="i_0" fromId="15" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="102" from="i_0" to="icmp_ln26" fromId="11" toId="12">
</dataflow>
<dataflow id="104" from="StgValue_103" to="icmp_ln26" fromId="103" toId="12">
</dataflow>
<dataflow id="105" from="i_0" to="i" fromId="11" toId="13">
</dataflow>
<dataflow id="107" from="StgValue_106" to="i" fromId="106" toId="13">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopTripCount" to="empty_18" fromId="91" toId="14">
</dataflow>
<dataflow id="110" from="StgValue_109" to="empty_18" fromId="109" toId="14">
</dataflow>
<dataflow id="111" from="StgValue_109" to="empty_18" fromId="109" toId="14">
</dataflow>
<dataflow id="112" from="StgValue_109" to="empty_18" fromId="109" toId="14">
</dataflow>
<dataflow id="113" from="icmp_ln26" to="br_ln26" fromId="12" toId="15">
</dataflow>
<dataflow id="114" from="out_h" to="out_h_0" fromId="20" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="br_ln0" to="out_h_0" fromId="39" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="116" from="StgValue_97" to="out_h_0" fromId="97" toId="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="br_ln31" to="out_h_0" fromId="16" toId="17">
</dataflow>
<dataflow id="118" from="out_h_0" to="icmp_ln31" fromId="17" toId="18">
</dataflow>
<dataflow id="120" from="StgValue_119" to="icmp_ln31" fromId="119" toId="18">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="91" toId="19">
</dataflow>
<dataflow id="123" from="StgValue_122" to="empty_19" fromId="122" toId="19">
</dataflow>
<dataflow id="124" from="StgValue_122" to="empty_19" fromId="122" toId="19">
</dataflow>
<dataflow id="125" from="StgValue_122" to="empty_19" fromId="122" toId="19">
</dataflow>
<dataflow id="126" from="out_h_0" to="out_h" fromId="17" toId="20">
</dataflow>
<dataflow id="127" from="StgValue_106" to="out_h" fromId="106" toId="20">
</dataflow>
<dataflow id="128" from="icmp_ln31" to="br_ln31" fromId="18" toId="21">
</dataflow>
<dataflow id="130" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="shl_ln" fromId="129" toId="22">
</dataflow>
<dataflow id="131" from="out_h_0" to="shl_ln" fromId="17" toId="22">
</dataflow>
<dataflow id="132" from="StgValue_97" to="shl_ln" fromId="97" toId="22">
</dataflow>
<dataflow id="133" from="shl_ln" to="zext_ln37_1" fromId="22" toId="23">
</dataflow>
<dataflow id="135" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="shl_ln37_4" fromId="134" toId="24">
</dataflow>
<dataflow id="136" from="out_h_0" to="shl_ln37_4" fromId="17" toId="24">
</dataflow>
<dataflow id="138" from="StgValue_137" to="shl_ln37_4" fromId="137" toId="24">
</dataflow>
<dataflow id="139" from="shl_ln37_4" to="zext_ln37_2" fromId="24" toId="25">
</dataflow>
<dataflow id="140" from="zext_ln37_1" to="sub_ln37" fromId="23" toId="26">
</dataflow>
<dataflow id="141" from="zext_ln37_2" to="sub_ln37" fromId="25" toId="26">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopTripCount" to="empty_22" fromId="91" toId="28">
</dataflow>
<dataflow id="143" from="StgValue_93" to="empty_22" fromId="93" toId="28">
</dataflow>
<dataflow id="144" from="StgValue_93" to="empty_22" fromId="93" toId="28">
</dataflow>
<dataflow id="145" from="StgValue_93" to="empty_22" fromId="93" toId="28">
</dataflow>
<dataflow id="146" from="out_w" to="out_w_0" fromId="33" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="147" from="br_ln33" to="out_w_0" fromId="66" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="148" from="StgValue_97" to="out_w_0" fromId="97" toId="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="149" from="br_ln33" to="out_w_0" fromId="27" toId="30">
</dataflow>
<dataflow id="150" from="out_w_0" to="icmp_ln33" fromId="30" toId="31">
</dataflow>
<dataflow id="151" from="StgValue_119" to="icmp_ln33" fromId="119" toId="31">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="91" toId="32">
</dataflow>
<dataflow id="153" from="StgValue_122" to="empty_20" fromId="122" toId="32">
</dataflow>
<dataflow id="154" from="StgValue_122" to="empty_20" fromId="122" toId="32">
</dataflow>
<dataflow id="155" from="StgValue_122" to="empty_20" fromId="122" toId="32">
</dataflow>
<dataflow id="156" from="out_w_0" to="out_w" fromId="30" toId="33">
</dataflow>
<dataflow id="157" from="StgValue_106" to="out_w" fromId="106" toId="33">
</dataflow>
<dataflow id="158" from="icmp_ln33" to="br_ln33" fromId="31" toId="34">
</dataflow>
<dataflow id="159" from="out_w_0" to="zext_ln35" fromId="30" toId="35">
</dataflow>
<dataflow id="160" from="sub_ln37" to="add_ln37" fromId="26" toId="36">
</dataflow>
<dataflow id="161" from="zext_ln35" to="add_ln37" fromId="35" toId="36">
</dataflow>
<dataflow id="162" from="add_ln37" to="sext_ln37" fromId="36" toId="37">
</dataflow>
<dataflow id="163" from="buffer" to="buffer_0" fromId="74" toId="40">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="164" from="br_ln35" to="buffer_0" fromId="75" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="166" from="StgValue_165" to="buffer_0" fromId="165" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="167" from="br_ln35" to="buffer_0" fromId="38" toId="40">
</dataflow>
<dataflow id="168" from="in_d" to="in_d_0" fromId="46" toId="41">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="169" from="br_ln35" to="in_d_0" fromId="75" toId="41">
<BackEdge/>
</dataflow>
<dataflow id="170" from="StgValue_97" to="in_d_0" fromId="97" toId="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="171" from="br_ln35" to="in_d_0" fromId="38" toId="41">
</dataflow>
<dataflow id="172" from="add_ln37_2" to="phi_mul" fromId="48" toId="42">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="173" from="br_ln35" to="phi_mul" fromId="75" toId="42">
<BackEdge/>
</dataflow>
<dataflow id="175" from="StgValue_174" to="phi_mul" fromId="174" toId="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="176" from="br_ln35" to="phi_mul" fromId="38" toId="42">
</dataflow>
<dataflow id="177" from="phi_mul" to="zext_ln35_1" fromId="42" toId="43">
</dataflow>
<dataflow id="178" from="in_d_0" to="icmp_ln35" fromId="41" toId="44">
</dataflow>
<dataflow id="179" from="StgValue_103" to="icmp_ln35" fromId="103" toId="44">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecLoopTripCount" to="empty_21" fromId="91" toId="45">
</dataflow>
<dataflow id="182" from="StgValue_181" to="empty_21" fromId="181" toId="45">
</dataflow>
<dataflow id="183" from="StgValue_181" to="empty_21" fromId="181" toId="45">
</dataflow>
<dataflow id="184" from="StgValue_181" to="empty_21" fromId="181" toId="45">
</dataflow>
<dataflow id="185" from="in_d_0" to="in_d" fromId="41" toId="46">
</dataflow>
<dataflow id="186" from="StgValue_106" to="in_d" fromId="106" toId="46">
</dataflow>
<dataflow id="187" from="icmp_ln35" to="br_ln35" fromId="44" toId="47">
</dataflow>
<dataflow id="188" from="phi_mul" to="add_ln37_2" fromId="42" toId="48">
</dataflow>
<dataflow id="190" from="StgValue_189" to="add_ln37_2" fromId="189" toId="48">
</dataflow>
<dataflow id="191" from="zext_ln35_1" to="add_ln37_1" fromId="43" toId="49">
</dataflow>
<dataflow id="192" from="sext_ln37" to="add_ln37_1" fromId="37" toId="49">
</dataflow>
<dataflow id="193" from="add_ln37_1" to="sext_ln37_1" fromId="49" toId="50">
</dataflow>
<dataflow id="194" from="sext_ln37_1" to="zext_ln37_3" fromId="50" toId="51">
</dataflow>
<dataflow id="195" from="input_r" to="input_addr" fromId="88" toId="52">
</dataflow>
<dataflow id="197" from="StgValue_196" to="input_addr" fromId="196" toId="52">
</dataflow>
<dataflow id="198" from="zext_ln37_3" to="input_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="199" from="input_addr" to="input_load" fromId="52" toId="53">
</dataflow>
<dataflow id="200" from="in_d_0" to="zext_ln37" fromId="41" toId="54">
</dataflow>
<dataflow id="201" from="kernel_buffer" to="kernel_buffer_addr" fromId="90" toId="55">
</dataflow>
<dataflow id="202" from="StgValue_196" to="kernel_buffer_addr" fromId="196" toId="55">
</dataflow>
<dataflow id="203" from="zext_ln37" to="kernel_buffer_addr" fromId="54" toId="55">
</dataflow>
<dataflow id="204" from="kernel_buffer_addr" to="kernel_buffer_load" fromId="55" toId="56">
</dataflow>
<dataflow id="206" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp" fromId="205" toId="57">
</dataflow>
<dataflow id="207" from="buffer_0" to="tmp" fromId="40" toId="57">
</dataflow>
<dataflow id="209" from="StgValue_208" to="tmp" fromId="208" toId="57">
</dataflow>
<dataflow id="210" from="buffer_0" to="trunc_ln42" fromId="40" toId="58">
</dataflow>
<dataflow id="211" from="tmp" to="xor_ln42" fromId="57" toId="59">
</dataflow>
<dataflow id="213" from="StgValue_212" to="xor_ln42" fromId="212" toId="59">
</dataflow>
<dataflow id="214" from="xor_ln42" to="select_ln42" fromId="59" toId="60">
</dataflow>
<dataflow id="216" from="StgValue_215" to="select_ln42" fromId="215" toId="60">
</dataflow>
<dataflow id="218" from="StgValue_217" to="select_ln42" fromId="217" toId="60">
</dataflow>
<dataflow id="219" from="select_ln42" to="and_ln43" fromId="60" toId="61">
</dataflow>
<dataflow id="220" from="trunc_ln42" to="and_ln43" fromId="58" toId="61">
</dataflow>
<dataflow id="221" from="add_ln37" to="sext_ln43" fromId="36" toId="62">
</dataflow>
<dataflow id="222" from="sext_ln43" to="zext_ln43" fromId="62" toId="63">
</dataflow>
<dataflow id="223" from="output_r" to="output_addr" fromId="89" toId="64">
</dataflow>
<dataflow id="224" from="StgValue_196" to="output_addr" fromId="196" toId="64">
</dataflow>
<dataflow id="225" from="zext_ln43" to="output_addr" fromId="63" toId="64">
</dataflow>
<dataflow id="226" from="and_ln43" to="store_ln43" fromId="61" toId="65">
</dataflow>
<dataflow id="227" from="output_addr" to="store_ln43" fromId="64" toId="65">
</dataflow>
<dataflow id="228" from="input_addr" to="input_load" fromId="52" toId="67">
</dataflow>
<dataflow id="229" from="kernel_buffer_addr" to="kernel_buffer_load" fromId="55" toId="68">
</dataflow>
<dataflow id="230" from="input_load" to="sext_ln37_2" fromId="67" toId="69">
</dataflow>
<dataflow id="231" from="kernel_buffer_load" to="sext_ln37_3" fromId="68" toId="70">
</dataflow>
<dataflow id="232" from="sext_ln37_2" to="mul_ln37" fromId="69" toId="71">
</dataflow>
<dataflow id="233" from="sext_ln37_3" to="mul_ln37" fromId="70" toId="71">
</dataflow>
<dataflow id="235" from="_ssdm_op_PartSelect.i18.i31.i32.i32" to="tmp_1" fromId="234" toId="72">
</dataflow>
<dataflow id="236" from="mul_ln37" to="tmp_1" fromId="71" toId="72">
</dataflow>
<dataflow id="238" from="StgValue_237" to="tmp_1" fromId="237" toId="72">
</dataflow>
<dataflow id="240" from="StgValue_239" to="tmp_1" fromId="239" toId="72">
</dataflow>
<dataflow id="241" from="tmp_1" to="sext_ln37_4" fromId="72" toId="73">
</dataflow>
<dataflow id="242" from="buffer_0" to="buffer" fromId="40" toId="74">
</dataflow>
<dataflow id="243" from="sext_ln37_4" to="buffer" fromId="73" toId="74">
</dataflow>
<dataflow id="244" from="icmp_ln26" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="245" from="icmp_ln31" to="StgValue_3" fromId="18" toId="3">
</dataflow>
<dataflow id="246" from="icmp_ln33" to="StgValue_4" fromId="31" toId="4">
</dataflow>
<dataflow id="247" from="icmp_ln35" to="StgValue_5" fromId="44" toId="5">
</dataflow>
</dataflows>


</stg>
