
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 684.312 ; gain = 177.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/TOP.vhd:43]
	Parameter N bound to: 2000000 - type: integer 
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.runs/synth_1/.Xil/Vivado-39164-DESKTOP-G7DAL0R/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'miMMCM' of component 'clk_wiz_0' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/TOP.vhd:86]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.runs/synth_1/.Xil/Vivado-39164-DESKTOP-G7DAL0R/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'FT245_TxIF' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/FT245_TxIF.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'FT245_TxIF' (1#1) [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/FT245_TxIF.vhd:49]
INFO: [Synth 8-638] synthesizing module 'FT245_RxIF' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/FT245_RxIF.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'FT245_RxIF' (2#1) [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/FT245_RxIF.vhd:50]
INFO: [Synth 8-638] synthesizing module 'DISPLAY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:66]
INFO: [Synth 8-113] binding component instance 'XST_GND' to cell 'GND' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:97]
INFO: [Synth 8-113] binding component instance 'XST_VCC' to cell 'VCC' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:101]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_0' to cell 'FD' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:105]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_1' to cell 'FD' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_2' to cell 'FD' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:123]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_3' to cell 'FD' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_4' to cell 'FD' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:141]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_5' to cell 'FD' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:150]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_6' to cell 'FD' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:159]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_7' to cell 'FD' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:168]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_8' to cell 'FD' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:177]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_9' to cell 'FD' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:186]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_10' to cell 'FD' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:195]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_11' to cell 'FD' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:204]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_12' to cell 'FD' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:213]
INFO: [Synth 8-113] binding component instance 'Mmux_CAT_7_2_f5' to cell 'MUXF5' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:222]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'Mmux_CAT_7_4' to cell 'LUT3' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:229]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'Mmux_CAT_7_3' to cell 'LUT3' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:239]
INFO: [Synth 8-113] binding component instance 'Mmux_HEX_2_f5_2' to cell 'MUXF5' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:249]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'Mmux_HEX_43' to cell 'LUT3' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:256]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'Mmux_HEX_33' to cell 'LUT3' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:266]
INFO: [Synth 8-113] binding component instance 'Mmux_HEX_2_f5_1' to cell 'MUXF5' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:276]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'Mmux_HEX_42' to cell 'LUT3' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:283]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'Mmux_HEX_32' to cell 'LUT3' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:293]
INFO: [Synth 8-113] binding component instance 'Mmux_HEX_2_f5_0' to cell 'MUXF5' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:303]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'Mmux_HEX_41' to cell 'LUT3' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:310]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'Mmux_HEX_31' to cell 'LUT3' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:320]
INFO: [Synth 8-113] binding component instance 'Mmux_HEX_2_f5' to cell 'MUXF5' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:330]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'Mmux_HEX_4' to cell 'LUT3' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:337]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'Mmux_HEX_3' to cell 'LUT3' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:347]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_0_Q' to cell 'MUXCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:357]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_xor_0_Q' to cell 'XORCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:364]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_1_Q' to cell 'MUXCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:370]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_xor_1_Q' to cell 'XORCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:377]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_2_Q' to cell 'MUXCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:383]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_xor_2_Q' to cell 'XORCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:390]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_3_Q' to cell 'MUXCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:396]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_xor_3_Q' to cell 'XORCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:403]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_4_Q' to cell 'MUXCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:409]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_xor_4_Q' to cell 'XORCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:416]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_5_Q' to cell 'MUXCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:422]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_xor_5_Q' to cell 'XORCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:429]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_6_Q' to cell 'MUXCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:435]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_xor_6_Q' to cell 'XORCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:442]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_7_Q' to cell 'MUXCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:448]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_xor_7_Q' to cell 'XORCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:455]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_8_Q' to cell 'MUXCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:461]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_xor_8_Q' to cell 'XORCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:468]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_9_Q' to cell 'MUXCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:474]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_xor_9_Q' to cell 'XORCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:481]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_10_Q' to cell 'MUXCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:487]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_xor_10_Q' to cell 'XORCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:494]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_11_Q' to cell 'MUXCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:500]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_xor_11_Q' to cell 'XORCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:507]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_xor_12_Q' to cell 'XORCY' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:513]
	Parameter INIT bound to: 4'b0111 
INFO: [Synth 8-113] binding component instance 'Mdecod_AN31' to cell 'LUT2' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:519]
	Parameter INIT bound to: 4'b1101 
INFO: [Synth 8-113] binding component instance 'Mdecod_AN21' to cell 'LUT2' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:528]
	Parameter INIT bound to: 4'b1101 
INFO: [Synth 8-113] binding component instance 'Mdecod_AN11' to cell 'LUT2' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:537]
	Parameter INIT bound to: 4'b1110 
INFO: [Synth 8-113] binding component instance 'Mdecod_AN01' to cell 'LUT2' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:546]
	Parameter INIT bound to: 16'b0100010001011100 
INFO: [Synth 8-113] binding component instance 'Mrom_LED41' to cell 'LUT4' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:555]
	Parameter INIT bound to: 16'b1000000011000010 
INFO: [Synth 8-113] binding component instance 'Mrom_LED21' to cell 'LUT4' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:566]
	Parameter INIT bound to: 16'b0000100101000001 
INFO: [Synth 8-113] binding component instance 'Mrom_LED61' to cell 'LUT4' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:577]
	Parameter INIT bound to: 16'b0110000000110010 
INFO: [Synth 8-113] binding component instance 'Mrom_LED51' to cell 'LUT4' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:588]
	Parameter INIT bound to: 16'b1110010001001000 
INFO: [Synth 8-113] binding component instance 'Mrom_LED111' to cell 'LUT4' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:599]
	Parameter INIT bound to: 16'b1010000100011000 
INFO: [Synth 8-113] binding component instance 'Mrom_LED31' to cell 'LUT4' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:610]
	Parameter INIT bound to: 16'b0010100000010010 
INFO: [Synth 8-113] binding component instance 'Mrom_LED11' to cell 'LUT4' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:621]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_1_rt' to cell 'LUT1' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:632]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_2_rt' to cell 'LUT1' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:640]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_3_rt' to cell 'LUT1' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:648]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_4_rt' to cell 'LUT1' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:656]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_5_rt' to cell 'LUT1' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:664]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_6_rt' to cell 'LUT1' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:672]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_7_rt' to cell 'LUT1' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:680]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_8_rt' to cell 'LUT1' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:688]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_9_rt' to cell 'LUT1' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:696]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_10_rt' to cell 'LUT1' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:704]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_cy_11_rt' to cell 'LUT1' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:712]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_xor_12_rt' to cell 'LUT1' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:720]
INFO: [Synth 8-113] binding component instance 'Mcount_Q_REG_lut_0_INV_0' to cell 'INV' [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:728]
INFO: [Synth 8-256] done synthesizing module 'DISPLAY' (3#1) [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element FREE_COUNTER_reg was removed.  [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/TOP.vhd:107]
WARNING: [Synth 8-6014] Unused sequential element COUNT_END_reg was removed.  [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/TOP.vhd:108]
WARNING: [Synth 8-3848] Net LED in module/entity TOP does not have driver. [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/TOP.vhd:29]
WARNING: [Synth 8-3848] Net CLKOUT in module/entity TOP does not have driver. [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/TOP.vhd:39]
WARNING: [Synth 8-3848] Net PWRSAVn in module/entity TOP does not have driver. [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/TOP.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'TOP' (4#1) [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/TOP.vhd:43]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[15]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[14]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[13]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[12]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[11]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[10]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[9]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[8]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[7]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[6]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[5]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[4]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[3]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[2]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[1]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[0]
WARNING: [Synth 8-3331] design TOP has unconnected port CLKOUT
WARNING: [Synth 8-3331] design TOP has unconnected port PWRSAVn
WARNING: [Synth 8-3331] design TOP has unconnected port SW[15]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[14]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[13]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[12]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[11]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[10]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[9]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[8]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[7]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[6]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[5]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[4]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[3]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[2]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[1]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[0]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[4]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[3]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[2]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[1]
WARNING: [Synth 8-3331] design TOP has unconnected port SIWUn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 748.895 ; gain = 242.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 748.895 ; gain = 242.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 748.895 ; gain = 242.234
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'miMMCM'
Finished Parsing XDC File [c:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'miMMCM'
Parsing XDC File [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/Basys3_GPIO.xdc]
WARNING: [Constraints 18-619] A clock with name 'CLK' already exists, overwriting the previous clock with the same name. [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/Basys3_GPIO.xdc:139]
Finished Parsing XDC File [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/Basys3_GPIO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/Basys3_GPIO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 873.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  FD => FDRE: 13 instances
  INV => LUT1: 1 instances
  MUXF5 => LUT3: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 873.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 873.250 ; gain = 366.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 873.250 ; gain = 366.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for miMMCM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 873.250 ; gain = 366.590
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'FT245_TxIF'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'FT245_RxIF'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            wait_for_txe |                              001 |                              001
             output_data |                              010 |                              010
                 write_1 |                              011 |                              011
                 write_2 |                              100 |                              100
                 write_3 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'FT245_TxIF'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            wait_for_rxf |                              001 |                              001
                  read_1 |                              010 |                              010
                  read_2 |                              011 |                              011
                  read_3 |                              100 |                              100
        wait_for_not_rxf |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'FT245_RxIF'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 873.250 ; gain = 366.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FT245_TxIF 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module FT245_RxIF 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design TOP has unconnected port LED[15]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[14]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[13]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[12]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[11]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[10]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[9]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[8]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[7]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[6]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[5]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[4]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[3]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[2]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[1]
WARNING: [Synth 8-3331] design TOP has unconnected port LED[0]
WARNING: [Synth 8-3331] design TOP has unconnected port CLKOUT
WARNING: [Synth 8-3331] design TOP has unconnected port PWRSAVn
WARNING: [Synth 8-3331] design TOP has unconnected port SW[15]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[14]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[13]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[12]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[11]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[10]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[9]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[8]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[7]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[6]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[5]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[4]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[3]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[2]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[1]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[0]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[4]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[3]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[2]
WARNING: [Synth 8-3331] design TOP has unconnected port BTN[1]
WARNING: [Synth 8-3331] design TOP has unconnected port SIWUn
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 873.250 ; gain = 366.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'miMMCM/clk_out1' to pin 'miMMCM/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'CLK'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 873.250 ; gain = 366.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 873.250 ; gain = 366.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 873.250 ; gain = 366.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 873.250 ; gain = 366.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 873.250 ; gain = 366.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 873.250 ; gain = 366.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 873.250 ; gain = 366.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 873.250 ; gain = 366.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 873.250 ; gain = 366.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |INV              |     1|
|3     |LUT1             |    15|
|4     |LUT2             |     5|
|5     |LUT3             |    21|
|6     |LUT4             |    13|
|7     |LUT5             |     1|
|8     |MUXCY            |    12|
|9     |MUXF5            |     5|
|10    |XORCY            |    13|
|11    |FD               |    13|
|12    |FDCE             |    22|
|13    |FDPE             |     6|
|14    |IBUF             |     4|
|15    |IOBUF            |     8|
|16    |OBUF             |    14|
|17    |OBUFT            |    18|
+------+-----------------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |   173|
|2     |  Disp_inst    |DISPLAY    |    77|
|3     |  FT245_instRx |FT245_RxIF |    29|
|4     |  FT245_instTx |FT245_TxIF |    20|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 873.250 ; gain = 366.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 873.250 ; gain = 242.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 873.250 ; gain = 366.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 881.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 4 instances
  FD => FDRE: 13 instances
  INV => LUT1: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  MUXF5 => LUT3: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 85 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 881.148 ; gain = 591.547
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 881.148 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 12 00:01:57 2024...
