Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Oct  4 15:03:56 2018
| Host         : MiddleEarth running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.143        0.000                      0                  328        0.196        0.000                      0                  328        4.500        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.143        0.000                      0                  328        0.196        0.000                      0                  328        4.500        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 deb_btn3/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_1b_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.890ns (20.434%)  route 3.465ns (79.566%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.618     5.169    deb_btn3/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  deb_btn3/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.687 r  deb_btn3/curr_state_reg/Q
                         net (fo=39, routed)          1.155     6.842    deb_btn3/duty_3b_reg[5]
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.966 f  deb_btn3/duty_0r[5]_i_7/O
                         net (fo=1, routed)           0.401     7.368    deb_btn3/duty_0r[5]_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.492 r  deb_btn3/duty_0r[5]_i_4/O
                         net (fo=37, routed)          1.328     8.820    deb_btn3/curr_state_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.124     8.944 r  deb_btn3/duty_1b[5]_i_1/O
                         net (fo=4, routed)           0.581     9.525    deb_btn3_n_4
    SLICE_X62Y62         FDRE                                         r  duty_1b_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.502    14.873    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  duty_1b_reg[2]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y62         FDRE (Setup_fdre_C_R)       -0.429    14.668    duty_1b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 deb_btn3/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_1b_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.890ns (20.434%)  route 3.465ns (79.566%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.618     5.169    deb_btn3/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  deb_btn3/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.687 r  deb_btn3/curr_state_reg/Q
                         net (fo=39, routed)          1.155     6.842    deb_btn3/duty_3b_reg[5]
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.966 f  deb_btn3/duty_0r[5]_i_7/O
                         net (fo=1, routed)           0.401     7.368    deb_btn3/duty_0r[5]_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.492 r  deb_btn3/duty_0r[5]_i_4/O
                         net (fo=37, routed)          1.328     8.820    deb_btn3/curr_state_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.124     8.944 r  deb_btn3/duty_1b[5]_i_1/O
                         net (fo=4, routed)           0.581     9.525    deb_btn3_n_4
    SLICE_X62Y62         FDRE                                         r  duty_1b_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.502    14.873    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  duty_1b_reg[3]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y62         FDRE (Setup_fdre_C_R)       -0.429    14.668    duty_1b_reg[3]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 deb_btn3/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_1b_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.890ns (20.434%)  route 3.465ns (79.566%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.618     5.169    deb_btn3/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  deb_btn3/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.687 r  deb_btn3/curr_state_reg/Q
                         net (fo=39, routed)          1.155     6.842    deb_btn3/duty_3b_reg[5]
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.966 f  deb_btn3/duty_0r[5]_i_7/O
                         net (fo=1, routed)           0.401     7.368    deb_btn3/duty_0r[5]_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.492 r  deb_btn3/duty_0r[5]_i_4/O
                         net (fo=37, routed)          1.328     8.820    deb_btn3/curr_state_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.124     8.944 r  deb_btn3/duty_1b[5]_i_1/O
                         net (fo=4, routed)           0.581     9.525    deb_btn3_n_4
    SLICE_X62Y62         FDRE                                         r  duty_1b_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.502    14.873    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  duty_1b_reg[4]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y62         FDRE (Setup_fdre_C_R)       -0.429    14.668    duty_1b_reg[4]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 deb_btn3/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_1b_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.890ns (20.434%)  route 3.465ns (79.566%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.618     5.169    deb_btn3/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  deb_btn3/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.687 r  deb_btn3/curr_state_reg/Q
                         net (fo=39, routed)          1.155     6.842    deb_btn3/duty_3b_reg[5]
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.966 f  deb_btn3/duty_0r[5]_i_7/O
                         net (fo=1, routed)           0.401     7.368    deb_btn3/duty_0r[5]_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.492 r  deb_btn3/duty_0r[5]_i_4/O
                         net (fo=37, routed)          1.328     8.820    deb_btn3/curr_state_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.124     8.944 r  deb_btn3/duty_1b[5]_i_1/O
                         net (fo=4, routed)           0.581     9.525    deb_btn3_n_4
    SLICE_X62Y62         FDRE                                         r  duty_1b_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.502    14.873    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  duty_1b_reg[5]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y62         FDRE (Setup_fdre_C_R)       -0.429    14.668    duty_1b_reg[5]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 deb_btn3/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_3b_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.890ns (20.719%)  route 3.406ns (79.281%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.618     5.169    deb_btn3/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  deb_btn3/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.687 r  deb_btn3/curr_state_reg/Q
                         net (fo=39, routed)          1.155     6.842    deb_btn3/duty_3b_reg[5]
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.966 f  deb_btn3/duty_0r[5]_i_7/O
                         net (fo=1, routed)           0.401     7.368    deb_btn3/duty_0r[5]_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.492 r  deb_btn3/duty_0r[5]_i_4/O
                         net (fo=37, routed)          1.321     8.813    deb_btn3/curr_state_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.124     8.937 r  deb_btn3/duty_3b[5]_i_1/O
                         net (fo=4, routed)           0.528     9.465    deb_btn3_n_2
    SLICE_X63Y61         FDRE                                         r  duty_3b_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.503    14.874    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  duty_3b_reg[2]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.429    14.669    duty_3b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 deb_btn3/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_3b_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.890ns (20.719%)  route 3.406ns (79.281%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.618     5.169    deb_btn3/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  deb_btn3/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.687 r  deb_btn3/curr_state_reg/Q
                         net (fo=39, routed)          1.155     6.842    deb_btn3/duty_3b_reg[5]
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.966 f  deb_btn3/duty_0r[5]_i_7/O
                         net (fo=1, routed)           0.401     7.368    deb_btn3/duty_0r[5]_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.492 r  deb_btn3/duty_0r[5]_i_4/O
                         net (fo=37, routed)          1.321     8.813    deb_btn3/curr_state_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.124     8.937 r  deb_btn3/duty_3b[5]_i_1/O
                         net (fo=4, routed)           0.528     9.465    deb_btn3_n_2
    SLICE_X63Y61         FDRE                                         r  duty_3b_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.503    14.874    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  duty_3b_reg[3]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.429    14.669    duty_3b_reg[3]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 deb_btn3/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_3b_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.890ns (20.719%)  route 3.406ns (79.281%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.618     5.169    deb_btn3/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  deb_btn3/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.687 r  deb_btn3/curr_state_reg/Q
                         net (fo=39, routed)          1.155     6.842    deb_btn3/duty_3b_reg[5]
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.966 f  deb_btn3/duty_0r[5]_i_7/O
                         net (fo=1, routed)           0.401     7.368    deb_btn3/duty_0r[5]_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.492 r  deb_btn3/duty_0r[5]_i_4/O
                         net (fo=37, routed)          1.321     8.813    deb_btn3/curr_state_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.124     8.937 r  deb_btn3/duty_3b[5]_i_1/O
                         net (fo=4, routed)           0.528     9.465    deb_btn3_n_2
    SLICE_X63Y61         FDRE                                         r  duty_3b_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.503    14.874    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  duty_3b_reg[4]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.429    14.669    duty_3b_reg[4]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 deb_btn3/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_3b_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.890ns (20.719%)  route 3.406ns (79.281%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.618     5.169    deb_btn3/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  deb_btn3/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.687 r  deb_btn3/curr_state_reg/Q
                         net (fo=39, routed)          1.155     6.842    deb_btn3/duty_3b_reg[5]
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.966 f  deb_btn3/duty_0r[5]_i_7/O
                         net (fo=1, routed)           0.401     7.368    deb_btn3/duty_0r[5]_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.492 r  deb_btn3/duty_0r[5]_i_4/O
                         net (fo=37, routed)          1.321     8.813    deb_btn3/curr_state_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.124     8.937 r  deb_btn3/duty_3b[5]_i_1/O
                         net (fo=4, routed)           0.528     9.465    deb_btn3_n_2
    SLICE_X63Y61         FDRE                                         r  duty_3b_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.503    14.874    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  duty_3b_reg[5]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.429    14.669    duty_3b_reg[5]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 deb_btn3/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_3r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.890ns (22.083%)  route 3.140ns (77.917%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.618     5.169    deb_btn3/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  deb_btn3/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.687 r  deb_btn3/curr_state_reg/Q
                         net (fo=39, routed)          1.155     6.842    deb_btn3/duty_3b_reg[5]
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.966 f  deb_btn3/duty_0r[5]_i_7/O
                         net (fo=1, routed)           0.401     7.368    deb_btn3/duty_0r[5]_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.492 r  deb_btn3/duty_0r[5]_i_4/O
                         net (fo=37, routed)          1.055     8.546    deb_btn3/curr_state_0
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.124     8.670 r  deb_btn3/duty_3r[5]_i_1/O
                         net (fo=4, routed)           0.529     9.200    deb_btn3_n_10
    SLICE_X64Y62         FDRE                                         r  duty_3r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.502    14.873    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  duty_3r_reg[2]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.524    14.573    duty_3r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 deb_btn3/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_3r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.890ns (22.083%)  route 3.140ns (77.917%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.618     5.169    deb_btn3/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  deb_btn3/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.687 r  deb_btn3/curr_state_reg/Q
                         net (fo=39, routed)          1.155     6.842    deb_btn3/duty_3b_reg[5]
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.966 f  deb_btn3/duty_0r[5]_i_7/O
                         net (fo=1, routed)           0.401     7.368    deb_btn3/duty_0r[5]_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.492 r  deb_btn3/duty_0r[5]_i_4/O
                         net (fo=37, routed)          1.055     8.546    deb_btn3/curr_state_0
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.124     8.670 r  deb_btn3/duty_3r[5]_i_1/O
                         net (fo=4, routed)           0.529     9.200    deb_btn3_n_10
    SLICE_X64Y62         FDRE                                         r  duty_3r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.502    14.873    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  duty_3r_reg[3]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.524    14.573    duty_3r_reg[3]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 deb_btn3/sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btn3/sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.555     1.468    deb_btn3/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  deb_btn3/sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  deb_btn3/sync0_reg/Q
                         net (fo=1, routed)           0.110     1.742    deb_btn3/sync0_reg_n_0
    SLICE_X56Y69         FDRE                                         r  deb_btn3/sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.822     1.981    deb_btn3/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  deb_btn3/sync1_reg/C
                         clock pessimism             -0.497     1.483    
    SLICE_X56Y69         FDRE (Hold_fdre_C_D)         0.063     1.546    deb_btn3/sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 deb_btn2/curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_2r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.586     1.499    deb_btn2/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  deb_btn2/curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.128     1.627 r  deb_btn2/curr_state_reg/Q
                         net (fo=15, routed)          0.086     1.713    deb_btn2/duty_0r_reg[1]
    SLICE_X61Y63         LUT6 (Prop_lut6_I2_O)        0.099     1.812 r  deb_btn2/duty_2r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    deb_btn2_n_4
    SLICE_X61Y63         FDRE                                         r  duty_2r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.855     2.013    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  duty_2r_reg[1]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.091     1.590    duty_2r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 duty_3r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_3r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.212ns (55.446%)  route 0.170ns (44.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.587     1.500    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  duty_3r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  duty_3r_reg[1]/Q
                         net (fo=7, routed)           0.170     1.835    duty_3r_reg_n_0_[1]
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.048     1.883 r  duty_3r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.883    duty_3r[3]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  duty_3r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.858     2.016    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  duty_3r_reg[3]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.131     1.647    duty_3r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 duty_3r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_3r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.872%)  route 0.174ns (45.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.587     1.500    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  duty_3r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  duty_3r_reg[1]/Q
                         net (fo=7, routed)           0.174     1.839    duty_3r_reg_n_0_[1]
    SLICE_X64Y62         LUT5 (Prop_lut5_I3_O)        0.048     1.887 r  duty_3r[5]_i_3/O
                         net (fo=1, routed)           0.000     1.887    duty_3r[5]_i_3_n_0
    SLICE_X64Y62         FDRE                                         r  duty_3r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.858     2.016    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  duty_3r_reg[5]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.131     1.647    duty_3r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 duty_0r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_0r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.642%)  route 0.162ns (43.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.589     1.502    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  duty_0r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  duty_0r_reg[4]/Q
                         net (fo=4, routed)           0.162     1.829    duty_0r_reg_n_0_[4]
    SLICE_X64Y61         LUT5 (Prop_lut5_I1_O)        0.048     1.877 r  duty_0r[5]_i_3/O
                         net (fo=1, routed)           0.000     1.877    duty_0r[5]_i_3_n_0
    SLICE_X64Y61         FDRE                                         r  duty_0r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.860     2.018    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  duty_0r_reg[5]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.131     1.633    duty_0r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 duty_3r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_3r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.094%)  route 0.170ns (44.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.587     1.500    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  duty_3r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  duty_3r_reg[1]/Q
                         net (fo=7, routed)           0.170     1.835    duty_3r_reg_n_0_[1]
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.045     1.880 r  duty_3r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.880    duty_3r[2]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  duty_3r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.858     2.016    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  duty_3r_reg[2]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.120     1.636    duty_3r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 duty_3g_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_3g_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.586%)  route 0.163ns (43.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.587     1.500    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  duty_3g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  duty_3g_reg[4]/Q
                         net (fo=4, routed)           0.163     1.827    duty_3g[4]
    SLICE_X64Y64         LUT5 (Prop_lut5_I1_O)        0.048     1.875 r  duty_3g[5]_i_3/O
                         net (fo=1, routed)           0.000     1.875    duty_3g[5]_i_3_n_0
    SLICE_X64Y64         FDRE                                         r  duty_3g_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.856     2.015    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  duty_3g_reg[5]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.131     1.631    duty_3g_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 duty_3b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_3b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.589     1.502    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  duty_3b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  duty_3b_reg[2]/Q
                         net (fo=6, routed)           0.168     1.812    duty_3b_reg_n_0_[2]
    SLICE_X63Y61         LUT3 (Prop_lut3_I1_O)        0.042     1.854 r  duty_3b[3]_i_1/O
                         net (fo=1, routed)           0.000     1.854    duty_3b[3]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  duty_3b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.860     2.018    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  duty_3b_reg[3]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.107     1.609    duty_3b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 duty_0g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_0g_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.951%)  route 0.181ns (46.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.585     1.498    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  duty_0g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  duty_0g_reg[1]/Q
                         net (fo=7, routed)           0.181     1.843    duty_0g[1]
    SLICE_X64Y65         LUT5 (Prop_lut5_I3_O)        0.048     1.891 r  duty_0g[5]_i_3/O
                         net (fo=1, routed)           0.000     1.891    duty_0g[5]_i_3_n_0
    SLICE_X64Y65         FDRE                                         r  duty_0g_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.855     2.014    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  duty_0g_reg[5]/C
                         clock pessimism             -0.499     1.514    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.131     1.645    duty_0g_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 duty_3r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_3r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.519%)  route 0.174ns (45.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.587     1.500    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  duty_3r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  duty_3r_reg[1]/Q
                         net (fo=7, routed)           0.174     1.839    duty_3r_reg_n_0_[1]
    SLICE_X64Y62         LUT4 (Prop_lut4_I2_O)        0.045     1.884 r  duty_3r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.884    duty_3r[4]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  duty_3r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.858     2.016    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  duty_3r_reg[4]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.121     1.637    duty_3r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y61    deb_btn0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y63    deb_btn0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y63    deb_btn0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y64    deb_btn0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y64    deb_btn0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y64    deb_btn0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y64    deb_btn0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y65    deb_btn0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y61    deb_btn0/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y64    deb_btn0/curr_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69    deb_btn0/sync0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69    deb_btn0/sync1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68    deb_btn1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68    deb_btn1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67    deb_btn1/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67    deb_btn1/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67    deb_btn1/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67    deb_btn1/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68    deb_btn1/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y61    deb_btn0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y63    deb_btn0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y63    deb_btn0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    deb_btn0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    deb_btn0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    deb_btn0/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    deb_btn0/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y61    deb_btn0/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y61    deb_btn0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y61    deb_btn0/counter_reg[3]/C



