0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sim_1/new/tb_cpu.vhd,1677836420,vhdl,,,,tb_cpu,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/ALU.vhd,1676580752,vhdl,,,,alu,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/ALU_CONTROL.vhd,1677818847,vhdl,,,,alu_control,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/BancoRegistros.vhd,1676233650,vhdl,,,,bancoregistros,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/CI_32bits.vhd,1674750682,vhdl,,,,ci_32bits,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/CPU.vhd,1678383004,vhdl,,,,cpu,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/Control.vhd,1677833923,vhdl,,,,control,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/DEMUX_32X1.vhd,1676171065,vhdl,,,,demux_32x1,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/EX_MEM.vhd,1678355933,vhdl,,,,ex_mem,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/ID_EX.vhd,1678350642,vhdl,,,,id_ex,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/IF_ID.vhd,1678348147,vhdl,,,,if_id,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/MEM_WB.vhd,1678382906,vhdl,,,,mem_wb,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/MUX_2X1.vhd,1676193293,vhdl,,,,mux_2x1,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/MUX_32X1.vhd,1676194460,vhdl,,,,mux_32x1,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/MUX_5x1_32.vhd,1677823767,vhdl,,,,mux_5x1_32,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/Mux_4_to_1_nbits.vhd,1674698456,vhdl,,,,mux_4_to_1_nbits,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/PCounter.vhd,1676586813,vhdl,,,,pcounter,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/RAM_32X8.vhd,1677834816,vhdl,,,,ram_32x8,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/ROM.vhd,1678285204,vhdl,,,,rom,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/RegistroD.vhd,1675565146,vhdl,,,,registrod,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/UA.vhd,1674864134,vhdl,,,,ua,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/UShifts.vhd,1677826387,vhdl,,,,ushifts,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/U_Branches.vhd,1676584407,vhdl,,,,u_branches,,,,,,,,
C:/Users/gustavo/github/cpu_RISCV/cpu_RISCV.srcs/sources_1/new/mux_nbits.vhd,1676280297,vhdl,,,,mux_nbits,,,,,,,,
