// Seed: 2702804874
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input  uwire   id_2
);
  wire id_4;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    output tri1  id_2,
    input  tri   id_3
);
  wand id_5;
  final begin : LABEL_0
    id_0 <= id_1 && ~id_5;
    id_0 <= 1;
    $display;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3
  );
  assign modCall_1.id_0 = 0;
  assign id_2 = 1;
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    output tri0 id_3,
    output supply0 id_4,
    input supply1 id_5
    , id_8,
    input tri0 id_6
);
endmodule
