Flow report for DownCounterSchematic
Tue Apr 07 15:41:20 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Tue Apr 07 15:41:20 2015       ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                   ; DownCounterSchematic                        ;
; Top-level Entity Name           ; DownCounterSchematic                        ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 306 / 32,070 ( < 1 % )                      ;
; Total registers                 ; 643                                         ;
; Total pins                      ; 6 / 457 ( 1 % )                             ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 655,360 / 4,065,280 ( 16 % )                ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------+
; Flow Settings                            ;
+-------------------+----------------------+
; Option            ; Setting              ;
+-------------------+----------------------+
; Start date & time ; 04/06/2015 17:23:26  ;
; Main task         ; Compilation          ;
; Revision Name     ; DownCounterSchematic ;
+-------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                      ;
+-------------------------------------+----------------------------------------------------------------+---------------+-------------+------------------+
; Assignment Name                     ; Value                                                          ; Default Value ; Entity Name ; Section Id       ;
+-------------------------------------+----------------------------------------------------------------+---------------+-------------+------------------+
; COMPILER_SIGNATURE_ID               ; 91770741814.142836620603160                                    ; --            ; --          ; --               ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                                           ; --            ; --          ; eda_simulation   ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                                         ; <None>        ; --          ; --               ;
; ENABLE_SIGNALTAP                    ; On                                                             ; --            ; --          ; --               ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                             ; --            ; --          ; --               ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                              ; --            ; --          ; --               ;
; PARTITION_COLOR                     ; 16764057                                                       ; --            ; --          ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                          ; --            ; --          ; Top              ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                         ; --            ; --          ; Top              ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                            ; --            ; --          ; --               ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                          ; --            ; --          ; --               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                   ; --            ; --          ; --               ;
; SLD_FILE                            ; db/stp1_auto_stripped.stp                                      ; --            ; --          ; --               ;
; SLD_NODE_CREATOR_ID                 ; 110                                                            ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                  ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                        ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=5                                                ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=4                                             ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_BITS=5                                   ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334529                                        ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                         ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=0000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=43                                   ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                  ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=131072                                        ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                     ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                 ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                              ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                         ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                   ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INCREMENTAL_ROUTING=1                                      ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                            ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=131072                                        ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                       ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                           ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                   ; --            ; --          ; auto_signaltap_1 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                  ; --            ; --          ; auto_signaltap_1 ;
; USE_SIGNALTAP_FILE                  ; output_files/stp1.stp                                          ; --            ; --          ; --               ;
+-------------------------------------+----------------------------------------------------------------+---------------+-------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:05     ; 1.0                     ; 707 MB              ; 00:00:04                           ;
; Partition Merge           ; 00:00:04     ; 1.0                     ; 757 MB              ; 00:00:04                           ;
; Fitter                    ; 00:00:32     ; 1.8                     ; 2210 MB             ; 00:00:50                           ;
; Assembler                 ; 00:00:10     ; 1.0                     ; 679 MB              ; 00:00:11                           ;
; TimeQuest Timing Analyzer ; 00:00:15     ; 1.9                     ; 1025 MB             ; 00:00:22                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 573 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 553 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 569 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 553 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 569 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 553 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 581 MB              ; 00:00:02                           ;
; TimeQuest Timing Analyzer ; 00:00:08     ; 1.0                     ; 860 MB              ; 00:00:08                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 553 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 569 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 553 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 569 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 553 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 553 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 569 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 553 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 569 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 553 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 569 MB              ; 00:00:01                           ;
; Total                     ; 00:01:41     ; --                      ; --                  ; 00:01:59                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EE-137PC02       ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off DownCounterSchematic -c DownCounterSchematic --recompile=on
quartus_cdb --read_settings_files=on --write_settings_files=off DownCounterSchematic -c DownCounterSchematic --merge=on --recompile=on
quartus_fit --read_settings_files=off --write_settings_files=off DownCounterSchematic -c DownCounterSchematic --recompile=on
quartus_asm --read_settings_files=off --write_settings_files=off DownCounterSchematic -c DownCounterSchematic
quartus_sta DownCounterSchematic -c DownCounterSchematic
quartus_eda --read_settings_files=off --write_settings_files=off DownCounterSchematic -c DownCounterSchematic
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog DownCounterSchematic -c DownCounterSchematic --vector_source=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/Waveform.vwf --testbench_file=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/ DownCounterSchematic -c DownCounterSchematic
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog DownCounterSchematic -c DownCounterSchematic --vector_source=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/Waveform.vwf --testbench_file=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/ DownCounterSchematic -c DownCounterSchematic
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog DownCounterSchematic -c DownCounterSchematic --vector_source=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/Waveform.vwf --testbench_file=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/ DownCounterSchematic -c DownCounterSchematic
quartus_sta DownCounterSchematic -c DownCounterSchematic
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog DownCounterSchematic -c DownCounterSchematic --vector_source=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/Waveform.vwf --testbench_file=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/ DownCounterSchematic -c DownCounterSchematic
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog DownCounterSchematic -c DownCounterSchematic --vector_source=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/Waveform.vwf --testbench_file=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/ DownCounterSchematic -c DownCounterSchematic
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog DownCounterSchematic -c DownCounterSchematic --vector_source=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/Waveform.vwf --testbench_file=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/modelsim/Waveform.vwf.vt
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog DownCounterSchematic -c DownCounterSchematic --vector_source=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/Waveform.vwf --testbench_file=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/ DownCounterSchematic -c DownCounterSchematic
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog DownCounterSchematic -c DownCounterSchematic --vector_source=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/Waveform.vwf --testbench_file=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/ DownCounterSchematic -c DownCounterSchematic
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog DownCounterSchematic -c DownCounterSchematic --vector_source=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/Waveform.vwf --testbench_file=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/simulation/qsim/ DownCounterSchematic -c DownCounterSchematic



