// Seed: 247868993
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wand id_4#(
        .id_10(""),
        .id_11(1),
        .id_12(-1 && -1),
        .id_13(1),
        .id_14(1 - 1)
    ),
    input uwire id_5,
    output uwire id_6,
    output tri0 id_7,
    output supply0 id_8
);
endmodule
module module_1 #(
    parameter id_11 = 32'd79,
    parameter id_12 = 32'd88,
    parameter id_16 = 32'd64,
    parameter id_7  = 32'd28,
    parameter id_9  = 32'd41
) (
    output wor id_0,
    input supply0 id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4,
    output uwire id_5,
    input wor id_6,
    output wire _id_7,
    input uwire id_8[1 : 1]
    , id_15,
    output supply0 _id_9,
    output wire id_10,
    input wand _id_11[id_9 : id_12],
    output supply0 _id_12,
    output tri id_13
);
  wire  _id_16;
  logic id_17  [id_12 : id_7];
  always $unsigned(63);
  ;
  id_18 :
  assert property (@((id_2)) id_8) id_15 = id_4;
  reg id_19;
  final id_15 <= -1'b0;
  always #id_20 id_19 = new;
  wire id_21, id_22;
  wire [id_16 : id_11] id_23, id_24, id_25, id_26;
  assign id_5 = 1;
  always id_18 = id_18;
  assign id_21 = -id_26;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_2,
      id_6,
      id_8,
      id_6,
      id_13,
      id_0,
      id_0
  );
  wire id_27 = id_6;
endmodule
