###############################################################
#  Generated by:      Cadence Tempus 17.13-s098_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Sun Sep  8 21:24:26 2019
#  Design:            mtm_Alu
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET (4.807 ns) Setup Check with Pin u_mtm_Alu_serializer/CTL_reg_reg[5]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) u_mtm_Alu_deserializer/OP_out_reg[2]/CLK
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_serializer/CTL_reg_reg[5]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288       -0.288
        Net Latency:+    0.285 (P)    0.280 (P)
            Arrival:=   19.998       -0.008

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.565
       Launch Clock:=   -0.008
          Data Path:+   14.766
              Slack:=    4.807

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/OP_out_reg[2]/CLK        -      CLK        R     (arrival)      31  0.278       -   -0.008  
  u_mtm_Alu_deserializer/OP_out_reg[2]/Q          -      CLK->Q     R     UCL_DFF         3  0.278   0.601    0.593  
  u_mtm_Alu_core/g615/AUS                         -      EIN1->AUS  F     UCL_NAND3       1  0.290   0.119    0.712  
  u_mtm_Alu_core/FE_OFC4_n_185/AUS                -      EIN->AUS   F     UCL_BUF4       33  0.169   0.465    1.178  
  u_mtm_Alu_core/g614/AUS                         -      EIN->AUS   R     UCL_INV4       33  0.643   0.447    1.625  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g987/AUS   -      EIN1->AUS  F     UCL_MUX2        1  0.646   0.270    1.895  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g985/COUT  -      CIN->COUT  F     UCL_FA          1  0.392   0.405    2.299  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g984/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.381    2.680  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g983/COUT  -      CIN->COUT  F     UCL_FA          1  0.239   0.370    3.051  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g982/COUT  -      CIN->COUT  F     UCL_FA          1  0.220   0.368    3.418  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g981/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.371    3.790  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g980/COUT  -      CIN->COUT  F     UCL_FA          1  0.226   0.370    4.160  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g979/COUT  -      CIN->COUT  F     UCL_FA          1  0.223   0.361    4.521  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g978/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.377    4.897  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g977/COUT  -      CIN->COUT  F     UCL_FA          1  0.235   0.377    5.274  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g976/COUT  -      CIN->COUT  F     UCL_FA          1  0.228   0.357    5.631  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g975/COUT  -      CIN->COUT  F     UCL_FA          1  0.206   0.385    6.016  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g974/COUT  -      CIN->COUT  F     UCL_FA          1  0.248   0.374    6.390  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g973/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.392    6.782  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g972/COUT  -      CIN->COUT  F     UCL_FA          1  0.253   0.375    7.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g971/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.386    7.543  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g970/COUT  -      CIN->COUT  F     UCL_FA          1  0.244   0.373    7.916  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g969/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.367    8.283  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g968/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.365    8.648  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g967/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.365    9.013  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g966/COUT  -      CIN->COUT  F     UCL_FA          1  0.219   0.369    9.383  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g965/COUT  -      CIN->COUT  F     UCL_FA          1  0.224   0.391    9.774  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g964/COUT  -      CIN->COUT  F     UCL_FA          1  0.251   0.383   10.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g963/COUT  -      CIN->COUT  F     UCL_FA          1  0.232   0.373   10.530  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g962/COUT  -      CIN->COUT  F     UCL_FA          1  0.225   0.376   10.906  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g961/COUT  -      CIN->COUT  F     UCL_FA          1  0.230   0.363   11.269  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g960/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.353   11.622  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g959/COUT  -      CIN->COUT  F     UCL_FA          1  0.205   0.362   11.983  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g958/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.388   12.371  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g957/COUT  -      CIN->COUT  F     UCL_FA          1  0.248   0.384   12.755  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g956/COUT  -      CIN->COUT  F     UCL_FA          1  0.234   0.370   13.125  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g955/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.362   13.487  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g954/AUS   -      EIN0->AUS  F     UCL_XOR         1  0.219   0.285   13.772  
  u_mtm_Alu_core/g2683/AUS                        -      EIN0->AUS  R     UCL_AOI21       2  0.312   0.315   14.088  
  u_mtm_Alu_core/g2667/AUS                        -      EIN->AUS   F     UCL_INV         3  0.558   0.231   14.319  
  u_mtm_Alu_core/g2665/AUS                        -      SEL->AUS   R     UCL_MUX2A       1  0.344   0.173   14.491  
  u_mtm_Alu_serializer/g3143/AUS                  -      EIN0->AUS  R     UCL_MUX2B       1  0.277   0.267   14.758  
  u_mtm_Alu_serializer/CTL_reg_reg[5]/D           -      D          R     UCL_DFF         1  0.142   0.000   14.758  
#------------------------------------------------------------------------------------------------------------------
Path 2: MET (4.882 ns) Setup Check with Pin u_mtm_Alu_serializer/CTL_reg_reg[4]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) u_mtm_Alu_deserializer/OP_out_reg[2]/CLK
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_serializer/CTL_reg_reg[4]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288       -0.288
        Net Latency:+    0.284 (P)    0.280 (P)
            Arrival:=   19.997       -0.008

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.564
       Launch Clock:=   -0.008
          Data Path:+   14.690
              Slack:=    4.882

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/OP_out_reg[2]/CLK        -      CLK        R     (arrival)            31  0.278       -   -0.008  
  u_mtm_Alu_deserializer/OP_out_reg[2]/Q          -      CLK->Q     R     UCL_DFF               3  0.278   0.601    0.593  
  u_mtm_Alu_core/g615/AUS                         -      EIN1->AUS  F     UCL_NAND3             1  0.290   0.119    0.712  
  u_mtm_Alu_core/FE_OFC4_n_185/AUS                -      EIN->AUS   F     UCL_BUF4             33  0.169   0.465    1.178  
  u_mtm_Alu_core/g614/AUS                         -      EIN->AUS   R     UCL_INV4             33  0.643   0.447    1.625  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g987/AUS   -      EIN1->AUS  F     UCL_MUX2              1  0.646   0.270    1.895  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g985/COUT  -      CIN->COUT  F     UCL_FA                1  0.392   0.405    2.299  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g984/COUT  -      CIN->COUT  F     UCL_FA                1  0.218   0.381    2.680  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g983/COUT  -      CIN->COUT  F     UCL_FA                1  0.239   0.370    3.051  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g982/COUT  -      CIN->COUT  F     UCL_FA                1  0.220   0.368    3.418  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g981/COUT  -      CIN->COUT  F     UCL_FA                1  0.221   0.371    3.790  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g980/COUT  -      CIN->COUT  F     UCL_FA                1  0.226   0.370    4.160  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g979/COUT  -      CIN->COUT  F     UCL_FA                1  0.223   0.361    4.521  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g978/COUT  -      CIN->COUT  F     UCL_FA                1  0.213   0.377    4.897  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g977/COUT  -      CIN->COUT  F     UCL_FA                1  0.235   0.377    5.274  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g976/COUT  -      CIN->COUT  F     UCL_FA                1  0.228   0.357    5.631  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g975/COUT  -      CIN->COUT  F     UCL_FA                1  0.206   0.385    6.016  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g974/COUT  -      CIN->COUT  F     UCL_FA                1  0.248   0.374    6.390  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g973/COUT  -      CIN->COUT  F     UCL_FA                1  0.221   0.392    6.782  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g972/COUT  -      CIN->COUT  F     UCL_FA                1  0.253   0.375    7.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g971/COUT  -      CIN->COUT  F     UCL_FA                1  0.221   0.386    7.543  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g970/COUT  -      CIN->COUT  F     UCL_FA                1  0.244   0.373    7.916  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g969/COUT  -      CIN->COUT  F     UCL_FA                1  0.221   0.367    8.283  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g968/COUT  -      CIN->COUT  F     UCL_FA                1  0.221   0.365    8.648  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g967/COUT  -      CIN->COUT  F     UCL_FA                1  0.218   0.365    9.013  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g966/COUT  -      CIN->COUT  F     UCL_FA                1  0.219   0.369    9.383  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g965/COUT  -      CIN->COUT  F     UCL_FA                1  0.224   0.391    9.774  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g964/COUT  -      CIN->COUT  F     UCL_FA                1  0.251   0.383   10.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g963/COUT  -      CIN->COUT  F     UCL_FA                1  0.232   0.373   10.530  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g962/COUT  -      CIN->COUT  F     UCL_FA                1  0.225   0.376   10.906  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g961/COUT  -      CIN->COUT  F     UCL_FA                1  0.230   0.363   11.269  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g960/COUT  -      CIN->COUT  F     UCL_FA                1  0.213   0.353   11.622  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g959/COUT  -      CIN->COUT  F     UCL_FA                1  0.205   0.362   11.983  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g958/COUT  -      CIN->COUT  F     UCL_FA                1  0.218   0.388   12.371  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g957/COUT  -      CIN->COUT  F     UCL_FA                1  0.248   0.384   12.755  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g956/COUT  -      CIN->COUT  F     UCL_FA                1  0.234   0.370   13.125  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g955/COUT  -      CIN->COUT  F     UCL_FA                1  0.221   0.362   13.487  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g954/AUS   -      EIN0->AUS  F     UCL_XOR               1  0.219   0.285   13.772  
  u_mtm_Alu_core/g2683/AUS                        -      EIN0->AUS  R     UCL_AOI21             2  0.312   0.315   14.088  
  u_mtm_Alu_core/g2648/AUS                        -      EIN0->AUS  F     UCL_NAND2_WIDEN       1  0.558   0.115   14.202  
  u_mtm_Alu_core/g2641/AUS                        -      EIN1->AUS  R     UCL_NOR3              1  0.189   0.205   14.407  
  u_mtm_Alu_serializer/g3135/AUS                  -      EIN0->AUS  R     UCL_MUX2B             1  0.327   0.275   14.682  
  u_mtm_Alu_serializer/CTL_reg_reg[4]/D           -      D          R     UCL_DFF               1  0.143   0.000   14.682  
#------------------------------------------------------------------------------------------------------------------------
Path 3: MET (5.073 ns) Setup Check with Pin u_mtm_Alu_serializer/CTL_reg_reg[3]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) u_mtm_Alu_deserializer/OP_out_reg[2]/CLK
              Clock: (R) clk_50m
           Endpoint: (F) u_mtm_Alu_serializer/CTL_reg_reg[3]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288       -0.288
        Net Latency:+    0.285 (P)    0.280 (P)
            Arrival:=   19.997       -0.008

              Setup:-    0.015
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.682
       Launch Clock:=   -0.008
          Data Path:+   14.617
              Slack:=    5.073

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/OP_out_reg[2]/CLK        -      CLK        R     (arrival)      31  0.278       -   -0.008  
  u_mtm_Alu_deserializer/OP_out_reg[2]/Q          -      CLK->Q     R     UCL_DFF         3  0.278   0.601    0.593  
  u_mtm_Alu_core/g615/AUS                         -      EIN1->AUS  F     UCL_NAND3       1  0.290   0.119    0.712  
  u_mtm_Alu_core/FE_OFC4_n_185/AUS                -      EIN->AUS   F     UCL_BUF4       33  0.169   0.465    1.178  
  u_mtm_Alu_core/g614/AUS                         -      EIN->AUS   R     UCL_INV4       33  0.643   0.447    1.625  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g987/AUS   -      EIN1->AUS  F     UCL_MUX2        1  0.646   0.270    1.895  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g985/COUT  -      CIN->COUT  F     UCL_FA          1  0.392   0.405    2.299  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g984/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.381    2.680  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g983/COUT  -      CIN->COUT  F     UCL_FA          1  0.239   0.370    3.051  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g982/COUT  -      CIN->COUT  F     UCL_FA          1  0.220   0.368    3.418  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g981/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.371    3.790  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g980/COUT  -      CIN->COUT  F     UCL_FA          1  0.226   0.370    4.160  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g979/COUT  -      CIN->COUT  F     UCL_FA          1  0.223   0.361    4.521  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g978/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.377    4.897  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g977/COUT  -      CIN->COUT  F     UCL_FA          1  0.235   0.377    5.274  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g976/COUT  -      CIN->COUT  F     UCL_FA          1  0.228   0.357    5.631  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g975/COUT  -      CIN->COUT  F     UCL_FA          1  0.206   0.385    6.016  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g974/COUT  -      CIN->COUT  F     UCL_FA          1  0.248   0.374    6.390  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g973/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.392    6.782  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g972/COUT  -      CIN->COUT  F     UCL_FA          1  0.253   0.375    7.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g971/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.386    7.543  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g970/COUT  -      CIN->COUT  F     UCL_FA          1  0.244   0.373    7.916  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g969/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.367    8.283  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g968/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.365    8.648  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g967/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.365    9.013  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g966/COUT  -      CIN->COUT  F     UCL_FA          1  0.219   0.369    9.383  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g965/COUT  -      CIN->COUT  F     UCL_FA          1  0.224   0.391    9.774  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g964/COUT  -      CIN->COUT  F     UCL_FA          1  0.251   0.383   10.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g963/COUT  -      CIN->COUT  F     UCL_FA          1  0.232   0.373   10.530  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g962/COUT  -      CIN->COUT  F     UCL_FA          1  0.225   0.376   10.906  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g961/COUT  -      CIN->COUT  F     UCL_FA          1  0.230   0.363   11.269  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g960/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.353   11.622  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g959/COUT  -      CIN->COUT  F     UCL_FA          1  0.205   0.362   11.983  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g958/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.388   12.371  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g957/COUT  -      CIN->COUT  F     UCL_FA          1  0.248   0.384   12.755  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g956/COUT  -      CIN->COUT  F     UCL_FA          1  0.234   0.370   13.125  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g955/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.362   13.487  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g954/AUS   -      EIN0->AUS  F     UCL_XOR         1  0.219   0.285   13.772  
  u_mtm_Alu_core/g2683/AUS                        -      EIN0->AUS  R     UCL_AOI21       2  0.312   0.315   14.088  
  u_mtm_Alu_core/g2667/AUS                        -      EIN->AUS   F     UCL_INV         3  0.558   0.231   14.319  
  u_mtm_Alu_serializer/g3147/AUS                  -      EIN0->AUS  F     UCL_MUX2B       1  0.344   0.291   14.609  
  u_mtm_Alu_serializer/CTL_reg_reg[3]/D           -      D          F     UCL_DFF         1  0.146   0.000   14.609  
#------------------------------------------------------------------------------------------------------------------
Path 4: MET (5.080 ns) Setup Check with Pin u_mtm_Alu_serializer/C_reg_reg[31]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) u_mtm_Alu_deserializer/OP_out_reg[2]/CLK
              Clock: (R) clk_50m
           Endpoint: (F) u_mtm_Alu_serializer/C_reg_reg[31]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288       -0.288
        Net Latency:+    0.284 (P)    0.280 (P)
            Arrival:=   19.996       -0.008

              Setup:-    0.012
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.684
       Launch Clock:=   -0.008
          Data Path:+   14.612
              Slack:=    5.080

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/OP_out_reg[2]/CLK        -      CLK        R     (arrival)      31  0.278       -   -0.008  
  u_mtm_Alu_deserializer/OP_out_reg[2]/Q          -      CLK->Q     R     UCL_DFF         3  0.278   0.601    0.593  
  u_mtm_Alu_core/g615/AUS                         -      EIN1->AUS  F     UCL_NAND3       1  0.290   0.119    0.712  
  u_mtm_Alu_core/FE_OFC4_n_185/AUS                -      EIN->AUS   F     UCL_BUF4       33  0.169   0.465    1.178  
  u_mtm_Alu_core/g614/AUS                         -      EIN->AUS   R     UCL_INV4       33  0.643   0.447    1.625  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g987/AUS   -      EIN1->AUS  F     UCL_MUX2        1  0.646   0.270    1.895  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g985/COUT  -      CIN->COUT  F     UCL_FA          1  0.392   0.405    2.299  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g984/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.381    2.680  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g983/COUT  -      CIN->COUT  F     UCL_FA          1  0.239   0.370    3.051  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g982/COUT  -      CIN->COUT  F     UCL_FA          1  0.220   0.368    3.418  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g981/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.371    3.790  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g980/COUT  -      CIN->COUT  F     UCL_FA          1  0.226   0.370    4.160  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g979/COUT  -      CIN->COUT  F     UCL_FA          1  0.223   0.361    4.521  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g978/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.377    4.897  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g977/COUT  -      CIN->COUT  F     UCL_FA          1  0.235   0.377    5.274  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g976/COUT  -      CIN->COUT  F     UCL_FA          1  0.228   0.357    5.631  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g975/COUT  -      CIN->COUT  F     UCL_FA          1  0.206   0.385    6.016  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g974/COUT  -      CIN->COUT  F     UCL_FA          1  0.248   0.374    6.390  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g973/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.392    6.782  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g972/COUT  -      CIN->COUT  F     UCL_FA          1  0.253   0.375    7.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g971/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.386    7.543  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g970/COUT  -      CIN->COUT  F     UCL_FA          1  0.244   0.373    7.916  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g969/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.367    8.283  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g968/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.365    8.648  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g967/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.365    9.013  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g966/COUT  -      CIN->COUT  F     UCL_FA          1  0.219   0.369    9.383  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g965/COUT  -      CIN->COUT  F     UCL_FA          1  0.224   0.391    9.774  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g964/COUT  -      CIN->COUT  F     UCL_FA          1  0.251   0.383   10.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g963/COUT  -      CIN->COUT  F     UCL_FA          1  0.232   0.373   10.530  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g962/COUT  -      CIN->COUT  F     UCL_FA          1  0.225   0.376   10.906  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g961/COUT  -      CIN->COUT  F     UCL_FA          1  0.230   0.363   11.269  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g960/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.353   11.622  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g959/COUT  -      CIN->COUT  F     UCL_FA          1  0.205   0.362   11.983  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g958/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.388   12.371  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g957/COUT  -      CIN->COUT  F     UCL_FA          1  0.248   0.384   12.755  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g956/COUT  -      CIN->COUT  F     UCL_FA          1  0.234   0.370   13.125  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g955/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.362   13.487  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g954/AUS   -      EIN0->AUS  F     UCL_XOR         1  0.219   0.285   13.772  
  u_mtm_Alu_core/g2683/AUS                        -      EIN0->AUS  R     UCL_AOI21       2  0.312   0.315   14.088  
  u_mtm_Alu_core/g2667/AUS                        -      EIN->AUS   F     UCL_INV         3  0.558   0.231   14.319  
  u_mtm_Alu_serializer/g3145/AUS                  -      EIN0->AUS  F     UCL_MUX2B       1  0.344   0.286   14.604  
  u_mtm_Alu_serializer/C_reg_reg[31]/D            -      D          F     UCL_DFF         1  0.134   0.000   14.604  
#------------------------------------------------------------------------------------------------------------------
Path 5: MET (5.300 ns) Setup Check with Pin u_mtm_Alu_serializer/C_reg_reg[30]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) u_mtm_Alu_deserializer/OP_out_reg[2]/CLK
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_serializer/C_reg_reg[30]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288       -0.288
        Net Latency:+    0.283 (P)    0.280 (P)
            Arrival:=   19.995       -0.008

              Setup:-    0.132
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.563
       Launch Clock:=   -0.008
          Data Path:+   14.271
              Slack:=    5.300

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/OP_out_reg[2]/CLK        -      CLK        R     (arrival)      31  0.278       -   -0.008  
  u_mtm_Alu_deserializer/OP_out_reg[2]/Q          -      CLK->Q     R     UCL_DFF         3  0.278   0.601    0.593  
  u_mtm_Alu_core/g615/AUS                         -      EIN1->AUS  F     UCL_NAND3       1  0.290   0.119    0.712  
  u_mtm_Alu_core/FE_OFC4_n_185/AUS                -      EIN->AUS   F     UCL_BUF4       33  0.169   0.465    1.178  
  u_mtm_Alu_core/g614/AUS                         -      EIN->AUS   R     UCL_INV4       33  0.643   0.447    1.625  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g987/AUS   -      EIN1->AUS  F     UCL_MUX2        1  0.646   0.270    1.895  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g985/COUT  -      CIN->COUT  F     UCL_FA          1  0.392   0.405    2.299  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g984/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.381    2.680  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g983/COUT  -      CIN->COUT  F     UCL_FA          1  0.239   0.370    3.051  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g982/COUT  -      CIN->COUT  F     UCL_FA          1  0.220   0.368    3.418  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g981/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.371    3.790  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g980/COUT  -      CIN->COUT  F     UCL_FA          1  0.226   0.370    4.160  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g979/COUT  -      CIN->COUT  F     UCL_FA          1  0.223   0.361    4.521  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g978/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.377    4.897  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g977/COUT  -      CIN->COUT  F     UCL_FA          1  0.235   0.377    5.274  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g976/COUT  -      CIN->COUT  F     UCL_FA          1  0.228   0.357    5.631  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g975/COUT  -      CIN->COUT  F     UCL_FA          1  0.206   0.385    6.016  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g974/COUT  -      CIN->COUT  F     UCL_FA          1  0.248   0.374    6.390  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g973/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.392    6.782  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g972/COUT  -      CIN->COUT  F     UCL_FA          1  0.253   0.375    7.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g971/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.386    7.543  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g970/COUT  -      CIN->COUT  F     UCL_FA          1  0.244   0.373    7.916  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g969/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.367    8.283  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g968/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.365    8.648  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g967/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.365    9.013  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g966/COUT  -      CIN->COUT  F     UCL_FA          1  0.219   0.369    9.383  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g965/COUT  -      CIN->COUT  F     UCL_FA          1  0.224   0.391    9.774  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g964/COUT  -      CIN->COUT  F     UCL_FA          1  0.251   0.383   10.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g963/COUT  -      CIN->COUT  F     UCL_FA          1  0.232   0.373   10.530  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g962/COUT  -      CIN->COUT  F     UCL_FA          1  0.225   0.376   10.906  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g961/COUT  -      CIN->COUT  F     UCL_FA          1  0.230   0.363   11.269  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g960/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.353   11.622  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g959/COUT  -      CIN->COUT  F     UCL_FA          1  0.205   0.362   11.983  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g958/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.388   12.371  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g957/COUT  -      CIN->COUT  F     UCL_FA          1  0.248   0.384   12.755  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g956/COUT  -      CIN->COUT  F     UCL_FA          1  0.234   0.370   13.125  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g955/S     -      CIN->S     R     UCL_FA          1  0.221   0.535   13.660  
  u_mtm_Alu_core/g2736/AUS                        -      EIN1->AUS  F     UCL_NAND2       1  0.177   0.135   13.795  
  u_mtm_Alu_core/g2699/AUS                        -      EIN2->AUS  R     UCL_NAND3       2  0.277   0.193   13.988  
  u_mtm_Alu_serializer/g3144/AUS                  -      EIN0->AUS  R     UCL_MUX2B       1  0.335   0.275   14.263  
  u_mtm_Alu_serializer/C_reg_reg[30]/D            -      D          R     UCL_DFF         1  0.137   0.000   14.263  
#------------------------------------------------------------------------------------------------------------------
Path 6: MET (5.660 ns) Setup Check with Pin u_mtm_Alu_serializer/C_reg_reg[29]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) u_mtm_Alu_deserializer/OP_out_reg[2]/CLK
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_serializer/C_reg_reg[29]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288       -0.288
        Net Latency:+    0.283 (P)    0.280 (P)
            Arrival:=   19.995       -0.008

              Setup:-    0.132
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.563
       Launch Clock:=   -0.008
          Data Path:+   13.912
              Slack:=    5.660

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/OP_out_reg[2]/CLK        -      CLK        R     (arrival)      31  0.278       -   -0.008  
  u_mtm_Alu_deserializer/OP_out_reg[2]/Q          -      CLK->Q     R     UCL_DFF         3  0.278   0.601    0.593  
  u_mtm_Alu_core/g615/AUS                         -      EIN1->AUS  F     UCL_NAND3       1  0.290   0.119    0.712  
  u_mtm_Alu_core/FE_OFC4_n_185/AUS                -      EIN->AUS   F     UCL_BUF4       33  0.169   0.465    1.178  
  u_mtm_Alu_core/g614/AUS                         -      EIN->AUS   R     UCL_INV4       33  0.643   0.447    1.625  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g987/AUS   -      EIN1->AUS  F     UCL_MUX2        1  0.646   0.270    1.895  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g985/COUT  -      CIN->COUT  F     UCL_FA          1  0.392   0.405    2.299  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g984/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.381    2.680  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g983/COUT  -      CIN->COUT  F     UCL_FA          1  0.239   0.370    3.051  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g982/COUT  -      CIN->COUT  F     UCL_FA          1  0.220   0.368    3.418  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g981/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.371    3.790  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g980/COUT  -      CIN->COUT  F     UCL_FA          1  0.226   0.370    4.160  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g979/COUT  -      CIN->COUT  F     UCL_FA          1  0.223   0.361    4.521  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g978/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.377    4.897  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g977/COUT  -      CIN->COUT  F     UCL_FA          1  0.235   0.377    5.274  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g976/COUT  -      CIN->COUT  F     UCL_FA          1  0.228   0.357    5.631  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g975/COUT  -      CIN->COUT  F     UCL_FA          1  0.206   0.385    6.016  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g974/COUT  -      CIN->COUT  F     UCL_FA          1  0.248   0.374    6.390  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g973/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.392    6.782  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g972/COUT  -      CIN->COUT  F     UCL_FA          1  0.253   0.375    7.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g971/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.386    7.543  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g970/COUT  -      CIN->COUT  F     UCL_FA          1  0.244   0.373    7.916  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g969/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.367    8.283  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g968/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.365    8.648  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g967/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.365    9.013  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g966/COUT  -      CIN->COUT  F     UCL_FA          1  0.219   0.369    9.383  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g965/COUT  -      CIN->COUT  F     UCL_FA          1  0.224   0.391    9.774  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g964/COUT  -      CIN->COUT  F     UCL_FA          1  0.251   0.383   10.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g963/COUT  -      CIN->COUT  F     UCL_FA          1  0.232   0.373   10.530  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g962/COUT  -      CIN->COUT  F     UCL_FA          1  0.225   0.376   10.906  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g961/COUT  -      CIN->COUT  F     UCL_FA          1  0.230   0.363   11.269  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g960/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.353   11.622  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g959/COUT  -      CIN->COUT  F     UCL_FA          1  0.205   0.362   11.983  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g958/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.388   12.371  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g957/COUT  -      CIN->COUT  F     UCL_FA          1  0.248   0.384   12.755  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g956/S     -      CIN->S     R     UCL_FA          1  0.234   0.536   13.291  
  u_mtm_Alu_core/g2755/AUS                        -      EIN1->AUS  F     UCL_NAND2       1  0.171   0.136   13.427  
  u_mtm_Alu_core/g2688/AUS                        -      EIN2->AUS  R     UCL_NAND3       2  0.280   0.201   13.627  
  u_mtm_Alu_serializer/g3142/AUS                  -      EIN0->AUS  R     UCL_MUX2B       1  0.347   0.276   13.904  
  u_mtm_Alu_serializer/C_reg_reg[29]/D            -      D          R     UCL_DFF         1  0.136   0.000   13.904  
#------------------------------------------------------------------------------------------------------------------
Path 7: MET (6.050 ns) Setup Check with Pin u_mtm_Alu_serializer/C_reg_reg[28]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) u_mtm_Alu_deserializer/OP_out_reg[2]/CLK
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_serializer/C_reg_reg[28]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288       -0.288
        Net Latency:+    0.283 (P)    0.280 (P)
            Arrival:=   19.995       -0.008

              Setup:-    0.132
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.564
       Launch Clock:=   -0.008
          Data Path:+   13.521
              Slack:=    6.050

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/OP_out_reg[2]/CLK        -      CLK        R     (arrival)      31  0.278       -   -0.008  
  u_mtm_Alu_deserializer/OP_out_reg[2]/Q          -      CLK->Q     R     UCL_DFF         3  0.278   0.601    0.593  
  u_mtm_Alu_core/g615/AUS                         -      EIN1->AUS  F     UCL_NAND3       1  0.290   0.119    0.712  
  u_mtm_Alu_core/FE_OFC4_n_185/AUS                -      EIN->AUS   F     UCL_BUF4       33  0.169   0.465    1.178  
  u_mtm_Alu_core/g614/AUS                         -      EIN->AUS   R     UCL_INV4       33  0.643   0.447    1.625  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g987/AUS   -      EIN1->AUS  F     UCL_MUX2        1  0.646   0.270    1.895  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g985/COUT  -      CIN->COUT  F     UCL_FA          1  0.392   0.405    2.299  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g984/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.381    2.680  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g983/COUT  -      CIN->COUT  F     UCL_FA          1  0.239   0.370    3.051  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g982/COUT  -      CIN->COUT  F     UCL_FA          1  0.220   0.368    3.418  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g981/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.371    3.790  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g980/COUT  -      CIN->COUT  F     UCL_FA          1  0.226   0.370    4.160  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g979/COUT  -      CIN->COUT  F     UCL_FA          1  0.223   0.361    4.521  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g978/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.377    4.897  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g977/COUT  -      CIN->COUT  F     UCL_FA          1  0.235   0.377    5.274  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g976/COUT  -      CIN->COUT  F     UCL_FA          1  0.228   0.357    5.631  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g975/COUT  -      CIN->COUT  F     UCL_FA          1  0.206   0.385    6.016  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g974/COUT  -      CIN->COUT  F     UCL_FA          1  0.248   0.374    6.390  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g973/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.392    6.782  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g972/COUT  -      CIN->COUT  F     UCL_FA          1  0.253   0.375    7.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g971/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.386    7.543  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g970/COUT  -      CIN->COUT  F     UCL_FA          1  0.244   0.373    7.916  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g969/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.367    8.283  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g968/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.365    8.648  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g967/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.365    9.013  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g966/COUT  -      CIN->COUT  F     UCL_FA          1  0.219   0.369    9.383  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g965/COUT  -      CIN->COUT  F     UCL_FA          1  0.224   0.391    9.774  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g964/COUT  -      CIN->COUT  F     UCL_FA          1  0.251   0.383   10.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g963/COUT  -      CIN->COUT  F     UCL_FA          1  0.232   0.373   10.530  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g962/COUT  -      CIN->COUT  F     UCL_FA          1  0.225   0.376   10.906  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g961/COUT  -      CIN->COUT  F     UCL_FA          1  0.230   0.363   11.269  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g960/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.353   11.622  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g959/COUT  -      CIN->COUT  F     UCL_FA          1  0.205   0.362   11.983  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g958/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.388   12.371  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g957/S     -      CIN->S     R     UCL_FA          1  0.248   0.534   12.905  
  u_mtm_Alu_core/g2741/AUS                        -      EIN1->AUS  F     UCL_NAND2       1  0.163   0.139   13.043  
  u_mtm_Alu_core/g2669/AUS                        -      EIN2->AUS  R     UCL_NAND3       2  0.288   0.199   13.242  
  u_mtm_Alu_serializer/g3140/AUS                  -      EIN0->AUS  R     UCL_MUX2B       1  0.321   0.271   13.513  
  u_mtm_Alu_serializer/C_reg_reg[28]/D            -      D          R     UCL_DFF         1  0.134   0.000   13.513  
#------------------------------------------------------------------------------------------------------------------
Path 8: MET (6.376 ns) Setup Check with Pin u_mtm_Alu_serializer/C_reg_reg[27]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) u_mtm_Alu_deserializer/OP_out_reg[2]/CLK
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_serializer/C_reg_reg[27]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288       -0.288
        Net Latency:+    0.281 (P)    0.280 (P)
            Arrival:=   19.994       -0.008

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.561
       Launch Clock:=   -0.008
          Data Path:+   13.193
              Slack:=    6.376

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/OP_out_reg[2]/CLK        -      CLK        R     (arrival)      31  0.278       -   -0.008  
  u_mtm_Alu_deserializer/OP_out_reg[2]/Q          -      CLK->Q     R     UCL_DFF         3  0.278   0.601    0.593  
  u_mtm_Alu_core/g615/AUS                         -      EIN1->AUS  F     UCL_NAND3       1  0.290   0.119    0.712  
  u_mtm_Alu_core/FE_OFC4_n_185/AUS                -      EIN->AUS   F     UCL_BUF4       33  0.169   0.465    1.178  
  u_mtm_Alu_core/g614/AUS                         -      EIN->AUS   R     UCL_INV4       33  0.643   0.447    1.625  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g987/AUS   -      EIN1->AUS  F     UCL_MUX2        1  0.646   0.270    1.895  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g985/COUT  -      CIN->COUT  F     UCL_FA          1  0.392   0.405    2.299  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g984/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.381    2.680  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g983/COUT  -      CIN->COUT  F     UCL_FA          1  0.239   0.370    3.051  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g982/COUT  -      CIN->COUT  F     UCL_FA          1  0.220   0.368    3.418  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g981/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.371    3.790  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g980/COUT  -      CIN->COUT  F     UCL_FA          1  0.226   0.370    4.160  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g979/COUT  -      CIN->COUT  F     UCL_FA          1  0.223   0.361    4.521  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g978/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.377    4.897  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g977/COUT  -      CIN->COUT  F     UCL_FA          1  0.235   0.377    5.274  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g976/COUT  -      CIN->COUT  F     UCL_FA          1  0.228   0.357    5.631  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g975/COUT  -      CIN->COUT  F     UCL_FA          1  0.206   0.385    6.016  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g974/COUT  -      CIN->COUT  F     UCL_FA          1  0.248   0.374    6.390  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g973/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.392    6.782  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g972/COUT  -      CIN->COUT  F     UCL_FA          1  0.253   0.375    7.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g971/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.386    7.543  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g970/COUT  -      CIN->COUT  F     UCL_FA          1  0.244   0.373    7.916  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g969/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.367    8.283  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g968/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.365    8.648  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g967/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.365    9.013  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g966/COUT  -      CIN->COUT  F     UCL_FA          1  0.219   0.369    9.383  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g965/COUT  -      CIN->COUT  F     UCL_FA          1  0.224   0.391    9.774  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g964/COUT  -      CIN->COUT  F     UCL_FA          1  0.251   0.383   10.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g963/COUT  -      CIN->COUT  F     UCL_FA          1  0.232   0.373   10.530  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g962/COUT  -      CIN->COUT  F     UCL_FA          1  0.225   0.376   10.906  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g961/COUT  -      CIN->COUT  F     UCL_FA          1  0.230   0.363   11.269  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g960/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.353   11.622  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g959/COUT  -      CIN->COUT  F     UCL_FA          1  0.205   0.362   11.983  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g958/S     -      CIN->S     R     UCL_FA          1  0.218   0.527   12.511  
  u_mtm_Alu_core/g2749/AUS                        -      EIN1->AUS  F     UCL_NAND2       1  0.165   0.132   12.643  
  u_mtm_Alu_core/g2685/AUS                        -      EIN2->AUS  R     UCL_NAND3       2  0.274   0.255   12.898  
  u_mtm_Alu_serializer/g3139/AUS                  -      EIN0->AUS  R     UCL_MUX2B       1  0.401   0.288   13.185  
  u_mtm_Alu_serializer/C_reg_reg[27]/D            -      D          R     UCL_DFF         1  0.142   0.000   13.185  
#------------------------------------------------------------------------------------------------------------------
Path 9: MET (6.718 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[18]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (F) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[18]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.559
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.841
              Slack:=    6.718

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      F     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.201   0.120   10.124  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   F     UCL_INV               2  0.223   0.137   10.261  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  R     UCL_NAND2_2          24  0.193   0.466   10.726  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  F     UCL_NOR2_2            9  1.013   0.418   11.145  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   F     UCL_BUF4             40  0.607   0.704   11.849  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   F     UCL_BUF              17  1.053   0.610   12.459  
  u_mtm_Alu_deserializer/g6133/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.862   0.382   12.841  
  u_mtm_Alu_deserializer/B_out_reg[18]/D     -      D          R     UCL_DFF               1  0.150   0.000   12.841  
#-------------------------------------------------------------------------------------------------------------------
Path 10: MET (6.722 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[14]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (F) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[14]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.559
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.838
              Slack:=    6.722

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      F     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.201   0.120   10.124  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   F     UCL_INV               2  0.223   0.137   10.261  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  R     UCL_NAND2_2          24  0.193   0.466   10.726  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  F     UCL_NOR2_2            9  1.013   0.418   11.145  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   F     UCL_BUF4             40  0.607   0.704   11.849  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   F     UCL_BUF              17  1.053   0.609   12.458  
  u_mtm_Alu_deserializer/g6200/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.862   0.380   12.838  
  u_mtm_Alu_deserializer/B_out_reg[14]/D     -      D          R     UCL_DFF               1  0.147   0.000   12.838  
#-------------------------------------------------------------------------------------------------------------------
Path 11: MET (6.722 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[17]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (F) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[17]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.560
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.838
              Slack:=    6.722

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      F     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.201   0.120   10.124  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   F     UCL_INV               2  0.223   0.137   10.261  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  R     UCL_NAND2_2          24  0.193   0.466   10.726  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  F     UCL_NOR2_2            9  1.013   0.418   11.144  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   F     UCL_BUF4             40  0.607   0.704   11.849  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   F     UCL_BUF              17  1.053   0.610   12.459  
  u_mtm_Alu_deserializer/g6136/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.862   0.379   12.838  
  u_mtm_Alu_deserializer/B_out_reg[17]/D     -      D          R     UCL_DFF               1  0.145   0.000   12.838  
#-------------------------------------------------------------------------------------------------------------------
Path 12: MET (6.723 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[15]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (F) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[15]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.560
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.836
              Slack:=    6.723

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      F     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.201   0.120   10.124  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   F     UCL_INV               2  0.223   0.137   10.261  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  R     UCL_NAND2_2          24  0.193   0.466   10.726  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  F     UCL_NOR2_2            9  1.013   0.418   11.145  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   F     UCL_BUF4             40  0.607   0.704   11.849  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   F     UCL_BUF              17  1.053   0.609   12.458  
  u_mtm_Alu_deserializer/g6201/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.862   0.378   12.836  
  u_mtm_Alu_deserializer/B_out_reg[15]/D     -      D          R     UCL_DFF               1  0.145   0.000   12.836  
#-------------------------------------------------------------------------------------------------------------------
Path 13: MET (6.725 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[16]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (F) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[16]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.560
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.835
              Slack:=    6.725

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      F     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.201   0.120   10.124  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   F     UCL_INV               2  0.223   0.137   10.261  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  R     UCL_NAND2_2          24  0.193   0.466   10.726  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  F     UCL_NOR2_2            9  1.013   0.418   11.144  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   F     UCL_BUF4             40  0.607   0.704   11.849  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   F     UCL_BUF              17  1.053   0.607   12.456  
  u_mtm_Alu_deserializer/g6168/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.861   0.379   12.835  
  u_mtm_Alu_deserializer/B_out_reg[16]/D     -      D          R     UCL_DFF               1  0.146   0.000   12.835  
#-------------------------------------------------------------------------------------------------------------------
Path 14: MET (6.725 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[19]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (F) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[19]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.560
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.835
              Slack:=    6.725

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      F     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.201   0.120   10.124  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   F     UCL_INV               2  0.223   0.137   10.261  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  R     UCL_NAND2_2          24  0.193   0.466   10.726  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  F     UCL_NOR2_2            9  1.013   0.418   11.144  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   F     UCL_BUF4             40  0.607   0.704   11.849  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   F     UCL_BUF              17  1.053   0.610   12.459  
  u_mtm_Alu_deserializer/g6132/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.862   0.376   12.835  
  u_mtm_Alu_deserializer/B_out_reg[19]/D     -      D          R     UCL_DFF               1  0.141   0.000   12.835  
#-------------------------------------------------------------------------------------------------------------------
Path 15: MET (6.726 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[21]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (F) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[21]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.289 (P)    0.000 (I)
            Arrival:=   20.002        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.569
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.843
              Slack:=    6.726

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      F     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.201   0.120   10.124  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   F     UCL_INV               2  0.223   0.137   10.261  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  R     UCL_NAND2_2          24  0.193   0.466   10.726  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  F     UCL_NOR2_2            9  1.013   0.418   11.144  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   F     UCL_BUF4             40  0.607   0.704   11.849  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   F     UCL_BUF              17  1.053   0.611   12.460  
  u_mtm_Alu_deserializer/g6208/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.862   0.383   12.843  
  u_mtm_Alu_deserializer/B_out_reg[21]/D     -      D          R     UCL_DFF               1  0.151   0.000   12.843  
#-------------------------------------------------------------------------------------------------------------------
Path 16: MET (6.726 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[23]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (F) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[23]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.560
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.835
              Slack:=    6.726

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      F     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.201   0.120   10.124  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   F     UCL_INV               2  0.223   0.137   10.261  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  R     UCL_NAND2_2          24  0.193   0.466   10.726  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  F     UCL_NOR2_2            9  1.013   0.418   11.145  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   F     UCL_BUF4             40  0.607   0.704   11.849  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   F     UCL_BUF              17  1.053   0.610   12.459  
  u_mtm_Alu_deserializer/g6210/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.862   0.375   12.835  
  u_mtm_Alu_deserializer/B_out_reg[23]/D     -      D          R     UCL_DFF               1  0.140   0.000   12.835  
#-------------------------------------------------------------------------------------------------------------------
Path 17: MET (6.728 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[13]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (F) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[13]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.560
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.832
              Slack:=    6.728

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      F     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.201   0.120   10.124  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   F     UCL_INV               2  0.223   0.137   10.261  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  R     UCL_NAND2_2          24  0.193   0.466   10.726  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  F     UCL_NOR2_2            9  1.013   0.418   11.145  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   F     UCL_BUF4             40  0.607   0.704   11.849  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   F     UCL_BUF              17  1.053   0.608   12.457  
  u_mtm_Alu_deserializer/g6199/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.862   0.375   12.832  
  u_mtm_Alu_deserializer/B_out_reg[13]/D     -      D          R     UCL_DFF               1  0.140   0.000   12.832  
#-------------------------------------------------------------------------------------------------------------------
Path 18: MET (6.733 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[20]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (F) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[20]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.289 (P)    0.000 (I)
            Arrival:=   20.002        0.000

              Setup:-    0.132
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.570
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.836
              Slack:=    6.733

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      F     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       2  0.201   0.120   10.124  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   F     UCL_INV               2  0.223   0.137   10.261  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  R     UCL_NAND2_2          24  0.193   0.466   10.726  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  F     UCL_NOR2_2            9  1.013   0.418   11.144  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   F     UCL_BUF4             40  0.607   0.704   11.849  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   F     UCL_BUF              17  1.053   0.611   12.460  
  u_mtm_Alu_deserializer/g6207/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.862   0.377   12.836  
  u_mtm_Alu_deserializer/B_out_reg[20]/D     -      D          R     UCL_DFF               1  0.142   0.000   12.836  
#-------------------------------------------------------------------------------------------------------------------
Path 19: MET (6.787 ns) Setup Check with Pin u_mtm_Alu_serializer/C_reg_reg[26]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) u_mtm_Alu_deserializer/OP_out_reg[2]/CLK
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_serializer/C_reg_reg[26]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288       -0.288
        Net Latency:+    0.283 (P)    0.280 (P)
            Arrival:=   19.995       -0.008

              Setup:-    0.131
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.564
       Launch Clock:=   -0.008
          Data Path:+   12.785
              Slack:=    6.787

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/OP_out_reg[2]/CLK        -      CLK        R     (arrival)      31  0.278       -   -0.008  
  u_mtm_Alu_deserializer/OP_out_reg[2]/Q          -      CLK->Q     R     UCL_DFF         3  0.278   0.601    0.593  
  u_mtm_Alu_core/g615/AUS                         -      EIN1->AUS  F     UCL_NAND3       1  0.290   0.119    0.712  
  u_mtm_Alu_core/FE_OFC4_n_185/AUS                -      EIN->AUS   F     UCL_BUF4       33  0.169   0.465    1.178  
  u_mtm_Alu_core/g614/AUS                         -      EIN->AUS   R     UCL_INV4       33  0.643   0.447    1.625  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g987/AUS   -      EIN1->AUS  F     UCL_MUX2        1  0.646   0.270    1.895  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g985/COUT  -      CIN->COUT  F     UCL_FA          1  0.392   0.405    2.299  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g984/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.381    2.680  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g983/COUT  -      CIN->COUT  F     UCL_FA          1  0.239   0.370    3.051  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g982/COUT  -      CIN->COUT  F     UCL_FA          1  0.220   0.368    3.418  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g981/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.371    3.790  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g980/COUT  -      CIN->COUT  F     UCL_FA          1  0.226   0.370    4.160  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g979/COUT  -      CIN->COUT  F     UCL_FA          1  0.223   0.361    4.521  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g978/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.377    4.897  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g977/COUT  -      CIN->COUT  F     UCL_FA          1  0.235   0.377    5.274  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g976/COUT  -      CIN->COUT  F     UCL_FA          1  0.228   0.357    5.631  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g975/COUT  -      CIN->COUT  F     UCL_FA          1  0.206   0.385    6.016  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g974/COUT  -      CIN->COUT  F     UCL_FA          1  0.248   0.374    6.390  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g973/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.392    6.782  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g972/COUT  -      CIN->COUT  F     UCL_FA          1  0.253   0.375    7.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g971/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.386    7.543  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g970/COUT  -      CIN->COUT  F     UCL_FA          1  0.244   0.373    7.916  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g969/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.367    8.283  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g968/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.365    8.648  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g967/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.365    9.013  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g966/COUT  -      CIN->COUT  F     UCL_FA          1  0.219   0.369    9.383  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g965/COUT  -      CIN->COUT  F     UCL_FA          1  0.224   0.391    9.774  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g964/COUT  -      CIN->COUT  F     UCL_FA          1  0.251   0.383   10.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g963/COUT  -      CIN->COUT  F     UCL_FA          1  0.232   0.373   10.530  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g962/COUT  -      CIN->COUT  F     UCL_FA          1  0.225   0.376   10.906  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g961/COUT  -      CIN->COUT  F     UCL_FA          1  0.230   0.363   11.269  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g960/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.353   11.622  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g959/S     -      CIN->S     R     UCL_FA          1  0.205   0.540   12.162  
  u_mtm_Alu_core/g2757/AUS                        -      EIN1->AUS  F     UCL_NAND2       1  0.190   0.152   12.313  
  u_mtm_Alu_core/g2694/AUS                        -      EIN2->AUS  R     UCL_NAND3       2  0.302   0.194   12.507  
  u_mtm_Alu_serializer/g3138/AUS                  -      EIN0->AUS  R     UCL_MUX2B       1  0.320   0.270   12.777  
  u_mtm_Alu_serializer/C_reg_reg[26]/D            -      D          R     UCL_DFF         1  0.132   0.000   12.777  
#------------------------------------------------------------------------------------------------------------------
Path 20: MET (6.792 ns) Setup Check with Pin u_mtm_Alu_deserializer/A_out_reg[15]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/A_out_reg[15]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.280 (P)    0.000 (I)
            Arrival:=   19.992        0.000

              Setup:-    0.137
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.555
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.764
              Slack:=    6.792

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.108  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.711   11.956  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   R     UCL_BUF              17  1.002   0.562   12.518  
  u_mtm_Alu_deserializer/g6169/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.805   0.246   12.764  
  u_mtm_Alu_deserializer/A_out_reg[15]/D     -      D          R     UCL_DFF               1  0.182   0.000   12.764  
#-------------------------------------------------------------------------------------------------------------------
Path 21: MET (6.793 ns) Setup Check with Pin u_mtm_Alu_deserializer/A_out_reg[18]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/A_out_reg[18]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.136
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.557
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.764
              Slack:=    6.793

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.711   11.956  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   R     UCL_BUF              17  1.002   0.563   12.519  
  u_mtm_Alu_deserializer/g6172/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.805   0.245   12.764  
  u_mtm_Alu_deserializer/A_out_reg[18]/D     -      D          R     UCL_DFF               1  0.172   0.000   12.764  
#-------------------------------------------------------------------------------------------------------------------
Path 22: MET (6.802 ns) Setup Check with Pin u_mtm_Alu_deserializer/A_out_reg[17]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/A_out_reg[17]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.558
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.756
              Slack:=    6.802

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.711   11.956  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   R     UCL_BUF              17  1.002   0.563   12.519  
  u_mtm_Alu_deserializer/g6171/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.805   0.237   12.756  
  u_mtm_Alu_deserializer/A_out_reg[17]/D     -      D          R     UCL_DFF               1  0.159   0.000   12.756  
#-------------------------------------------------------------------------------------------------------------------
Path 23: MET (6.804 ns) Setup Check with Pin u_mtm_Alu_deserializer/A_out_reg[16]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/A_out_reg[16]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.558
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.754
              Slack:=    6.804

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.711   11.956  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   R     UCL_BUF              17  1.002   0.558   12.515  
  u_mtm_Alu_deserializer/g6170/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.805   0.239   12.754  
  u_mtm_Alu_deserializer/A_out_reg[16]/D     -      D          R     UCL_DFF               1  0.163   0.000   12.754  
#-------------------------------------------------------------------------------------------------------------------
Path 24: MET (6.805 ns) Setup Check with Pin u_mtm_Alu_deserializer/A_out_reg[19]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/A_out_reg[19]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.559
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.754
              Slack:=    6.805

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.711   11.956  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   R     UCL_BUF              17  1.002   0.563   12.519  
  u_mtm_Alu_deserializer/g6173/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.805   0.235   12.754  
  u_mtm_Alu_deserializer/A_out_reg[19]/D     -      D          R     UCL_DFF               1  0.154   0.000   12.754  
#-------------------------------------------------------------------------------------------------------------------
Path 25: MET (6.805 ns) Setup Check with Pin u_mtm_Alu_deserializer/A_out_reg[14]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/A_out_reg[14]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.280 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.558
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.753
              Slack:=    6.805

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.108  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.711   11.956  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   R     UCL_BUF              17  1.002   0.561   12.517  
  u_mtm_Alu_deserializer/g6131/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.805   0.236   12.753  
  u_mtm_Alu_deserializer/A_out_reg[14]/D     -      D          R     UCL_DFF               1  0.158   0.000   12.753  
#-------------------------------------------------------------------------------------------------------------------
Path 26: MET (6.811 ns) Setup Check with Pin u_mtm_Alu_deserializer/A_out_reg[20]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/A_out_reg[20]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.289 (P)    0.000 (I)
            Arrival:=   20.001        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.568
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.757
              Slack:=    6.811

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.711   11.956  
  u_mtm_Alu_deserializer/FE_OFC19_n_118/AUS  -      EIN->AUS   R     UCL_BUF              17  1.002   0.563   12.519  
  u_mtm_Alu_deserializer/g6174/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.805   0.238   12.757  
  u_mtm_Alu_deserializer/A_out_reg[20]/D     -      D          R     UCL_DFF               1  0.156   0.000   12.757  
#-------------------------------------------------------------------------------------------------------------------
Path 27: MET (7.106 ns) Setup Check with Pin u_mtm_Alu_serializer/C_reg_reg[25]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) u_mtm_Alu_deserializer/OP_out_reg[2]/CLK
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_serializer/C_reg_reg[25]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288       -0.288
        Net Latency:+    0.282 (P)    0.280 (P)
            Arrival:=   19.994       -0.008

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.561
       Launch Clock:=   -0.008
          Data Path:+   12.463
              Slack:=    7.106

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc        Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/OP_out_reg[2]/CLK        -      CLK        R     (arrival)      31  0.278       -   -0.008  
  u_mtm_Alu_deserializer/OP_out_reg[2]/Q          -      CLK->Q     R     UCL_DFF         3  0.278   0.601    0.593  
  u_mtm_Alu_core/g615/AUS                         -      EIN1->AUS  F     UCL_NAND3       1  0.290   0.119    0.712  
  u_mtm_Alu_core/FE_OFC4_n_185/AUS                -      EIN->AUS   F     UCL_BUF4       33  0.169   0.465    1.178  
  u_mtm_Alu_core/g614/AUS                         -      EIN->AUS   R     UCL_INV4       33  0.643   0.447    1.625  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g987/AUS   -      EIN1->AUS  F     UCL_MUX2        1  0.646   0.270    1.895  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g985/COUT  -      CIN->COUT  F     UCL_FA          1  0.392   0.405    2.299  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g984/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.381    2.680  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g983/COUT  -      CIN->COUT  F     UCL_FA          1  0.239   0.370    3.051  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g982/COUT  -      CIN->COUT  F     UCL_FA          1  0.220   0.368    3.418  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g981/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.371    3.790  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g980/COUT  -      CIN->COUT  F     UCL_FA          1  0.226   0.370    4.160  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g979/COUT  -      CIN->COUT  F     UCL_FA          1  0.223   0.361    4.521  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g978/COUT  -      CIN->COUT  F     UCL_FA          1  0.213   0.377    4.897  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g977/COUT  -      CIN->COUT  F     UCL_FA          1  0.235   0.377    5.274  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g976/COUT  -      CIN->COUT  F     UCL_FA          1  0.228   0.357    5.631  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g975/COUT  -      CIN->COUT  F     UCL_FA          1  0.206   0.385    6.016  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g974/COUT  -      CIN->COUT  F     UCL_FA          1  0.248   0.374    6.390  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g973/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.392    6.782  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g972/COUT  -      CIN->COUT  F     UCL_FA          1  0.253   0.375    7.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g971/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.386    7.543  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g970/COUT  -      CIN->COUT  F     UCL_FA          1  0.244   0.373    7.916  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g969/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.367    8.283  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g968/COUT  -      CIN->COUT  F     UCL_FA          1  0.221   0.365    8.648  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g967/COUT  -      CIN->COUT  F     UCL_FA          1  0.218   0.365    9.013  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g966/COUT  -      CIN->COUT  F     UCL_FA          1  0.219   0.369    9.383  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g965/COUT  -      CIN->COUT  F     UCL_FA          1  0.224   0.391    9.774  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g964/COUT  -      CIN->COUT  F     UCL_FA          1  0.251   0.383   10.157  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g963/COUT  -      CIN->COUT  F     UCL_FA          1  0.232   0.373   10.530  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g962/COUT  -      CIN->COUT  F     UCL_FA          1  0.225   0.376   10.906  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g961/COUT  -      CIN->COUT  F     UCL_FA          1  0.230   0.363   11.269  
  u_mtm_Alu_core/sub_75_15_Y_add_72_15/g960/S     -      CIN->S     R     UCL_FA          1  0.213   0.526   11.795  
  u_mtm_Alu_core/g2734/AUS                        -      EIN1->AUS  F     UCL_NAND2       1  0.163   0.141   11.936  
  u_mtm_Alu_core/g2670/AUS                        -      EIN2->AUS  R     UCL_NAND3       2  0.291   0.235   12.171  
  u_mtm_Alu_serializer/g3136/AUS                  -      EIN0->AUS  R     UCL_MUX2B       1  0.376   0.284   12.455  
  u_mtm_Alu_serializer/C_reg_reg[25]/D            -      D          R     UCL_DFF         1  0.141   0.000   12.455  
#------------------------------------------------------------------------------------------------------------------
Path 28: MET (7.260 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[29]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[29]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.287 (P)    0.000 (I)
            Arrival:=   19.999        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.565
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.305
              Slack:=    7.260

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.729   11.974  
  u_mtm_Alu_deserializer/g6216/AUS           -      SEL->AUS   R     UCL_MUX2B             1  1.004   0.332   12.305  
  u_mtm_Alu_deserializer/B_out_reg[29]/D     -      D          R     UCL_DFF               1  0.154   0.000   12.305  
#-------------------------------------------------------------------------------------------------------------------
Path 29: MET (7.261 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[28]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[28]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.291 (P)    0.000 (I)
            Arrival:=   20.004        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.570
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.309
              Slack:=    7.261

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.728   11.973  
  u_mtm_Alu_deserializer/g6215/AUS           -      SEL->AUS   R     UCL_MUX2B             1  1.004   0.336   12.309  
  u_mtm_Alu_deserializer/B_out_reg[28]/D     -      D          R     UCL_DFF               1  0.159   0.000   12.309  
#-------------------------------------------------------------------------------------------------------------------
Path 30: MET (7.264 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[30]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[30]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.287 (P)    0.000 (I)
            Arrival:=   19.999        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.566
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.302
              Slack:=    7.264

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.729   11.974  
  u_mtm_Alu_deserializer/g6217/AUS           -      SEL->AUS   R     UCL_MUX2B             1  1.004   0.328   12.302  
  u_mtm_Alu_deserializer/B_out_reg[30]/D     -      D          R     UCL_DFF               1  0.149   0.000   12.302  
#-------------------------------------------------------------------------------------------------------------------
Path 31: MET (7.266 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[26]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[26]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.291 (P)    0.000 (I)
            Arrival:=   20.003        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.570
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.304
              Slack:=    7.266

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.726   11.971  
  u_mtm_Alu_deserializer/g6213/AUS           -      SEL->AUS   R     UCL_MUX2B             1  1.004   0.333   12.304  
  u_mtm_Alu_deserializer/B_out_reg[26]/D     -      D          R     UCL_DFF               1  0.156   0.000   12.304  
#-------------------------------------------------------------------------------------------------------------------
Path 32: MET (7.266 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[31]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[31]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.286 (P)    0.000 (I)
            Arrival:=   19.999        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.566
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.300
              Slack:=    7.266

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.729   11.974  
  u_mtm_Alu_deserializer/g6218/AUS           -      SEL->AUS   R     UCL_MUX2B             1  1.004   0.325   12.300  
  u_mtm_Alu_deserializer/B_out_reg[31]/D     -      D          R     UCL_DFF               1  0.146   0.000   12.300  
#-------------------------------------------------------------------------------------------------------------------
Path 33: MET (7.268 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[27]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[27]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.291 (P)    0.000 (I)
            Arrival:=   20.004        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.571
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.303
              Slack:=    7.268

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.727   11.972  
  u_mtm_Alu_deserializer/g6214/AUS           -      SEL->AUS   R     UCL_MUX2B             1  1.004   0.331   12.303  
  u_mtm_Alu_deserializer/B_out_reg[27]/D     -      D          R     UCL_DFF               1  0.153   0.000   12.303  
#-------------------------------------------------------------------------------------------------------------------
Path 34: MET (7.268 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[25]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[25]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.290 (P)    0.000 (I)
            Arrival:=   20.002        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.569
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.300
              Slack:=    7.268

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.724   11.969  
  u_mtm_Alu_deserializer/g6212/AUS           -      SEL->AUS   R     UCL_MUX2B             1  1.004   0.332   12.300  
  u_mtm_Alu_deserializer/B_out_reg[25]/D     -      D          R     UCL_DFF               1  0.154   0.000   12.300  
#-------------------------------------------------------------------------------------------------------------------
Path 35: MET (7.269 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[12]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[12]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.558
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.289
              Slack:=    7.269

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.707   11.952  
  u_mtm_Alu_deserializer/g6198/AUS           -      SEL->AUS   R     UCL_MUX2B             1  1.002   0.337   12.289  
  u_mtm_Alu_deserializer/B_out_reg[12]/D     -      D          R     UCL_DFF               1  0.161   0.000   12.289  
#-------------------------------------------------------------------------------------------------------------------
Path 36: MET (7.269 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[22]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[22]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.289 (P)    0.000 (I)
            Arrival:=   20.001        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.568
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.299
              Slack:=    7.269

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.722   11.967  
  u_mtm_Alu_deserializer/g6209/AUS           -      SEL->AUS   R     UCL_MUX2B             1  1.004   0.332   12.299  
  u_mtm_Alu_deserializer/B_out_reg[22]/D     -      D          R     UCL_DFF               1  0.154   0.000   12.299  
#-------------------------------------------------------------------------------------------------------------------
Path 37: MET (7.274 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[24]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[24]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.282 (P)    0.000 (I)
            Arrival:=   19.995        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.562
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.287
              Slack:=    7.274

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.108  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.718   11.963  
  u_mtm_Alu_deserializer/g6211/AUS           -      SEL->AUS   R     UCL_MUX2B             1  1.003   0.324   12.287  
  u_mtm_Alu_deserializer/B_out_reg[24]/D     -      D          R     UCL_DFF               1  0.144   0.000   12.287  
#-------------------------------------------------------------------------------------------------------------------
Path 38: MET (7.280 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[2]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[2]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.984        0.000

              Setup:-    0.136
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.548
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.268
              Slack:=    7.280

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.683   11.928  
  u_mtm_Alu_deserializer/g6188/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.995   0.340   12.268  
  u_mtm_Alu_deserializer/B_out_reg[2]/D      -      D          R     UCL_DFF               1  0.165   0.000   12.268  
#-------------------------------------------------------------------------------------------------------------------
Path 39: MET (7.280 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[11]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[11]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.559
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.279
              Slack:=    7.280

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.704   11.949  
  u_mtm_Alu_deserializer/g6197/AUS           -      SEL->AUS   R     UCL_MUX2B             1  1.001   0.330   12.279  
  u_mtm_Alu_deserializer/B_out_reg[11]/D     -      D          R     UCL_DFF               1  0.152   0.000   12.279  
#-------------------------------------------------------------------------------------------------------------------
Path 40: MET (7.284 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[4]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[4]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.985        0.000

              Setup:-    0.136
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.549
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.265
              Slack:=    7.284

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.683   11.928  
  u_mtm_Alu_deserializer/g6190/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.995   0.337   12.265  
  u_mtm_Alu_deserializer/B_out_reg[4]/D      -      D          R     UCL_DFF               1  0.161   0.000   12.265  
#-------------------------------------------------------------------------------------------------------------------
Path 41: MET (7.292 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[9]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[9]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.281 (P)    0.000 (I)
            Arrival:=   19.993        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.559
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.268
              Slack:=    7.292

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.693   11.938  
  u_mtm_Alu_deserializer/g6195/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.998   0.330   12.268  
  u_mtm_Alu_deserializer/B_out_reg[9]/D      -      D          R     UCL_DFF               1  0.152   0.000   12.268  
#-------------------------------------------------------------------------------------------------------------------
Path 42: MET (7.293 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[3]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[3]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.272 (P)    0.000 (I)
            Arrival:=   19.984        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.550
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.257
              Slack:=    7.293

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.683   11.928  
  u_mtm_Alu_deserializer/g6189/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.995   0.329   12.257  
  u_mtm_Alu_deserializer/B_out_reg[3]/D      -      D          R     UCL_DFF               1  0.151   0.000   12.257  
#-------------------------------------------------------------------------------------------------------------------
Path 43: MET (7.295 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[10]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[10]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.292 (P)    0.000 (I)
            Arrival:=   20.005        0.000

              Setup:-    0.132
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.573
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.278
              Slack:=    7.295

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.703   11.949  
  u_mtm_Alu_deserializer/g6196/AUS           -      SEL->AUS   R     UCL_MUX2B             1  1.001   0.329   12.278  
  u_mtm_Alu_deserializer/B_out_reg[10]/D     -      D          R     UCL_DFF               1  0.151   0.000   12.278  
#-------------------------------------------------------------------------------------------------------------------
Path 44: MET (7.297 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[8]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[8]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.280 (P)    0.000 (I)
            Arrival:=   19.992        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.558
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.261
              Slack:=    7.297

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.687   11.932  
  u_mtm_Alu_deserializer/g6194/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.997   0.329   12.261  
  u_mtm_Alu_deserializer/B_out_reg[8]/D      -      D          R     UCL_DFF               1  0.151   0.000   12.261  
#-------------------------------------------------------------------------------------------------------------------
Path 45: MET (7.297 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[6]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[6]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.279 (P)    0.000 (I)
            Arrival:=   19.991        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.557
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.259
              Slack:=    7.297

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.682   11.927  
  u_mtm_Alu_deserializer/g6192/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.995   0.332   12.259  
  u_mtm_Alu_deserializer/B_out_reg[6]/D      -      D          R     UCL_DFF               1  0.155   0.000   12.259  
#-------------------------------------------------------------------------------------------------------------------
Path 46: MET (7.299 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[7]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[7]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.278 (P)    0.000 (I)
            Arrival:=   19.990        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.557
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.258
              Slack:=    7.299

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.683   11.928  
  u_mtm_Alu_deserializer/g6193/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.995   0.330   12.258  
  u_mtm_Alu_deserializer/B_out_reg[7]/D      -      D          R     UCL_DFF               1  0.152   0.000   12.258  
#-------------------------------------------------------------------------------------------------------------------
Path 47: MET (7.303 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[5]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[5]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.988        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.555
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.252
              Slack:=    7.303

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.683   11.928  
  u_mtm_Alu_deserializer/g6191/AUS           -      SEL->AUS   R     UCL_MUX2B             1  0.995   0.325   12.252  
  u_mtm_Alu_deserializer/B_out_reg[5]/D      -      D          R     UCL_DFF               1  0.146   0.000   12.252  
#-------------------------------------------------------------------------------------------------------------------
Path 48: MET (7.340 ns) Setup Check with Pin u_mtm_Alu_deserializer/A_out_reg[29]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/A_out_reg[29]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.283 (P)    0.000 (I)
            Arrival:=   19.995        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.560
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.221
              Slack:=    7.340

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.728   11.973  
  u_mtm_Alu_deserializer/g6183/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  1.004   0.248   12.221  
  u_mtm_Alu_deserializer/A_out_reg[29]/D     -      D          R     UCL_DFF               1  0.161   0.000   12.221  
#-------------------------------------------------------------------------------------------------------------------
Path 49: MET (7.342 ns) Setup Check with Pin u_mtm_Alu_deserializer/A_out_reg[22]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/A_out_reg[22]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.288 (P)    0.000 (I)
            Arrival:=   20.000        0.000

              Setup:-    0.136
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.565
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.223
              Slack:=    7.342

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.722   11.967  
  u_mtm_Alu_deserializer/g6176/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  1.004   0.255   12.223  
  u_mtm_Alu_deserializer/A_out_reg[22]/D     -      D          R     UCL_DFF               1  0.175   0.000   12.223  
#-------------------------------------------------------------------------------------------------------------------
Path 50: MET (7.343 ns) Setup Check with Pin u_mtm_Alu_deserializer/A_out_reg[31]/CLK->D
               View: WC_av
              Group: clk_50m
         Startpoint: (R) rst_n
              Clock: (R) clk_50m
           Endpoint: (R) u_mtm_Alu_deserializer/A_out_reg[31]/D
              Clock: (R) clk_50m

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.288        0.000
        Net Latency:+    0.287 (P)    0.000 (I)
            Arrival:=   19.999        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.564
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.222
              Slack:=    7.343

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  rst_n                                      -      rst_n      R     (arrival)            24  0.200   0.004   10.004  
  u_mtm_Alu_deserializer/g6457/AUS           -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.201   0.104   10.107  
  u_mtm_Alu_deserializer/g6446/AUS           -      EIN->AUS   R     UCL_INV               2  0.173   0.120   10.228  
  u_mtm_Alu_deserializer/g6412/AUS           -      EIN1->AUS  F     UCL_NAND2_2          24  0.175   0.428   10.656  
  u_mtm_Alu_deserializer/g6394/AUS           -      EIN1->AUS  R     UCL_NOR2_2            9  0.914   0.589   11.245  
  u_mtm_Alu_deserializer/FE_OFC18_n_118/AUS  -      EIN->AUS   R     UCL_BUF4             40  0.909   0.729   11.974  
  u_mtm_Alu_deserializer/g6185/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  1.004   0.248   12.222  
  u_mtm_Alu_deserializer/A_out_reg[31]/D     -      D          R     UCL_DFF               1  0.161   0.000   12.222  
#-------------------------------------------------------------------------------------------------------------------

