// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/07/2025 00:10:32"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	clk,
	rst,
	Instruction,
	readData,
	WriteData,
	MemWrite,
	PC_Addres,
	Addres);
input 	clk;
input 	rst;
input 	[31:0] Instruction;
input 	[31:0] readData;
output 	[31:0] WriteData;
output 	MemWrite;
output 	[31:0] PC_Addres;
output 	[31:0] Addres;

// Design Ports Information
// WriteData[0]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[1]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[2]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[4]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[5]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[6]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[7]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[8]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[9]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[10]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[11]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[12]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[13]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[14]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[15]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[16]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[17]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[18]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[19]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[20]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[21]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[22]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[23]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[24]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[25]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[26]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[27]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[28]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[29]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[30]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[31]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWrite	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[0]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[1]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[2]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[4]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[5]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[6]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[7]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[8]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[9]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[10]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[11]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[12]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[13]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[14]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[15]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[16]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[17]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[18]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[19]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[20]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[21]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[22]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[23]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[24]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[25]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[26]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[27]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[28]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[29]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[30]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[31]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[0]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[2]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[3]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[4]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[5]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[7]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[8]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[9]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[10]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[11]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[12]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[13]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[14]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[15]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[16]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[17]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[18]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[19]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[20]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[21]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[22]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[23]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[24]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[25]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[26]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[27]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[28]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[29]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[30]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[31]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[12]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[13]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[14]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[15]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[20]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[28]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[29]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[30]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[31]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[26]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[27]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[21]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[22]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[23]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[24]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[19]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[18]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[16]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[17]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[0]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[25]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[2]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[3]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[4]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[5]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[6]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[7]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[8]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[9]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[10]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[11]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[0]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[1]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[2]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[3]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[4]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[5]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[6]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[7]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[8]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[9]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[10]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[11]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[12]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[13]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[14]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[15]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[16]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[17]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[18]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[19]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[20]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[21]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[22]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[23]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[24]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[25]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[26]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[27]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[29]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[30]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Instruction[15]~input_o ;
wire \Instruction[14]~input_o ;
wire \Instruction[13]~input_o ;
wire \Instruction[12]~input_o ;
wire \Reg_file|Equal2~0_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \Instruction[22]~input_o ;
wire \Instruction[27]~input_o ;
wire \Instruction[21]~input_o ;
wire \Instruction[23]~input_o ;
wire \Instruction[24]~input_o ;
wire \Instruction[26]~input_o ;
wire \CU_Inst|inst_ALU_Deco|ALUControl~2_combout ;
wire \readData[0]~input_o ;
wire \Instruction[0]~input_o ;
wire \Instruction[25]~input_o ;
wire \CU_Inst|inst_Main_Deco|Mux0~0_combout ;
wire \CU_Inst|inst_ALU_Deco|ALUControl~0_combout ;
wire \CU_Inst|inst_Main_Deco|Decoder0~0_combout ;
wire \CU_Inst|inst_ALU_Deco|ALUControl~1_combout ;
wire \PC_Register|Q[0]~feeder_combout ;
wire \rst~input_o ;
wire \Instruction[28]~input_o ;
wire \Instruction[31]~input_o ;
wire \Instruction[30]~input_o ;
wire \Instruction[29]~input_o ;
wire \CU_Inst|inst_Condition_Check|Mux0~0_combout ;
wire \Instruction[20]~input_o ;
wire \CU_Inst|PCSrc~0_combout ;
wire \Instruction[18]~input_o ;
wire \Instruction[19]~input_o ;
wire \Instruction[16]~input_o ;
wire \Instruction[17]~input_o ;
wire \Reg_file|Equal1~0_combout ;
wire \Reg_file|registers[12][0]~feeder_combout ;
wire \Reg_file|always0~0_combout ;
wire \Reg_file|Decoder0~0_combout ;
wire \Reg_file|registers[12][24]~0_combout ;
wire \Reg_file|registers[12][0]~q ;
wire \Reg_file|Decoder0~1_combout ;
wire \Reg_file|registers[13][23]~1_combout ;
wire \Reg_file|registers[13][0]~q ;
wire \Reg_file|RD1[0]~4_combout ;
wire \Reg_file|Decoder0~2_combout ;
wire \Reg_file|registers[2][24]~13_combout ;
wire \Reg_file|registers[2][0]~q ;
wire \Reg_file|registers[0][19]~11_combout ;
wire \Reg_file|registers[0][0]~q ;
wire \Reg_file|Decoder0~3_combout ;
wire \Reg_file|registers[3][2]~14_combout ;
wire \Reg_file|registers[3][0]~q ;
wire \Reg_file|registers[1][21]~12_combout ;
wire \Reg_file|registers[1][0]~q ;
wire \Reg_file|RD1[0]~1_combout ;
wire \Reg_file|registers[7][16]~10_combout ;
wire \Reg_file|registers[7][0]~q ;
wire \Reg_file|registers[5][0]~feeder_combout ;
wire \Reg_file|registers[5][10]~8_combout ;
wire \Reg_file|registers[5][0]~q ;
wire \Reg_file|registers[4][2]~7_combout ;
wire \Reg_file|registers[4][0]~q ;
wire \Reg_file|registers[6][0]~feeder_combout ;
wire \Reg_file|registers[6][8]~9_combout ;
wire \Reg_file|registers[6][0]~q ;
wire \Reg_file|RD1[0]~0_combout ;
wire \Reg_file|RD1[0]~2_combout ;
wire \Reg_file|registers[9][15]~4_combout ;
wire \Reg_file|registers[9][0]~q ;
wire \Reg_file|registers[11][23]~6_combout ;
wire \Reg_file|registers[11][0]~q ;
wire \Reg_file|registers[8][20]~3_combout ;
wire \Reg_file|registers[8][0]~q ;
wire \Reg_file|registers[10][0]~feeder_combout ;
wire \Reg_file|registers[10][23]~5_combout ;
wire \Reg_file|registers[10][0]~q ;
wire \Reg_file|RD1[0]~3_combout ;
wire \Reg_file|RD1[0]~200_combout ;
wire \ALUSrc_ins|C[2]~0_combout ;
wire \ALU_ins|Mux31~0_combout ;
wire \CU_Inst|inst_Main_Deco|MemtoReg~0_combout ;
wire \Reg_file|RD2[0]~194_combout ;
wire \Reg_file|RD2[0]~1_combout ;
wire \Reg_file|RD2[0]~2_combout ;
wire \Reg_file|RD2[0]~4_combout ;
wire \Reg_file|RD2[0]~3_combout ;
wire \Reg_file|RD2[0]~5_combout ;
wire \ALUSrc_ins|C[0]~41_combout ;
wire \ALU_ins|Add0~130_cout ;
wire \ALU_ins|Add0~1_sumout ;
wire \MemToReg|C[0]~0_combout ;
wire \Reg_file|registers[14][26]~2_combout ;
wire \Reg_file|registers[14][0]~q ;
wire \Reg_file|RD2[0]~0_combout ;
wire \Reg_file|RD2[0]~200_combout ;
wire \readData[1]~input_o ;
wire \Instruction[1]~input_o ;
wire \Reg_file|registers[14][1]~q ;
wire \Reg_file|registers[12][1]~q ;
wire \Reg_file|RD1[1]~9_combout ;
wire \Reg_file|registers[7][1]~q ;
wire \Reg_file|registers[5][1]~q ;
wire \Reg_file|registers[4][1]~q ;
wire \Reg_file|registers[6][1]~q ;
wire \Reg_file|RD1[1]~5_combout ;
wire \Reg_file|registers[2][1]~q ;
wire \Reg_file|registers[1][1]~q ;
wire \Reg_file|registers[0][1]~q ;
wire \Reg_file|registers[3][1]~q ;
wire \Reg_file|RD1[1]~6_combout ;
wire \Reg_file|RD1[1]~7_combout ;
wire \Reg_file|registers[10][1]~q ;
wire \Reg_file|registers[11][1]~q ;
wire \Reg_file|registers[9][1]~q ;
wire \Reg_file|registers[8][1]~q ;
wire \Reg_file|RD1[1]~8_combout ;
wire \Reg_file|RD1[1]~196_combout ;
wire \ALU_ins|Mux30~0_combout ;
wire \Reg_file|RD2[1]~7_combout ;
wire \Reg_file|RD2[1]~195_combout ;
wire \Reg_file|RD2[1]~8_combout ;
wire \Reg_file|RD2[1]~9_combout ;
wire \Reg_file|RD2[1]~10_combout ;
wire \ALUSrc_ins|C[1]~42_combout ;
wire \ALU_ins|Add0~2 ;
wire \ALU_ins|Add0~5_sumout ;
wire \MemToReg|C[1]~1_combout ;
wire \Reg_file|registers[13][1]~q ;
wire \Reg_file|RD2[1]~6_combout ;
wire \Reg_file|RD2[1]~196_combout ;
wire \readData[2]~input_o ;
wire \Instruction[2]~input_o ;
wire \PCPlus4|Add0~1_sumout ;
wire \Reg_file|registers[14][2]~q ;
wire \Reg_file|registers[13][2]~q ;
wire \Reg_file|registers[12][2]~q ;
wire \Reg_file|RD2[2]~14_combout ;
wire \Reg_file|registers[10][2]~q ;
wire \Reg_file|registers[9][2]~q ;
wire \Reg_file|registers[11][2]~q ;
wire \Reg_file|registers[8][2]~q ;
wire \Reg_file|RD2[2]~15_combout ;
wire \Reg_file|RD2[2]~16_combout ;
wire \ALUSrc_ins|C[2]~1_combout ;
wire \ALUSrc_ins|C[2]~2_combout ;
wire \Reg_file|RD1[2]~14_combout ;
wire \Reg_file|registers[0][2]~feeder_combout ;
wire \Reg_file|registers[0][2]~q ;
wire \Reg_file|registers[2][2]~feeder_combout ;
wire \Reg_file|registers[2][2]~q ;
wire \Reg_file|registers[1][2]~q ;
wire \Reg_file|RD1[2]~11_combout ;
wire \Reg_file|registers[7][2]~q ;
wire \Reg_file|registers[5][2]~q ;
wire \Reg_file|registers[4][2]~q ;
wire \Reg_file|registers[6][2]~feeder_combout ;
wire \Reg_file|registers[6][2]~q ;
wire \Reg_file|RD1[2]~10_combout ;
wire \Reg_file|RD1[2]~12_combout ;
wire \Reg_file|RD1[2]~13_combout ;
wire \Reg_file|RD1[2]~192_combout ;
wire \ALU_ins|Add0~6 ;
wire \ALU_ins|Add0~9_sumout ;
wire \ALU_ins|Mux29~0_combout ;
wire \MemToReg|C[2]~2_combout ;
wire \Reg_file|registers[3][2]~feeder_combout ;
wire \Reg_file|registers[3][2]~q ;
wire \Reg_file|RD2[2]~12_combout ;
wire \Reg_file|RD2[2]~11_combout ;
wire \Reg_file|RD2[2]~13_combout ;
wire \Reg_file|RD2[2]~17_combout ;
wire \PCPlus4|Add0~2 ;
wire \PCPlus4|Add0~5_sumout ;
wire \readData[3]~input_o ;
wire \Instruction[3]~input_o ;
wire \Reg_file|registers[5][3]~q ;
wire \Reg_file|registers[7][3]~q ;
wire \Reg_file|registers[4][3]~q ;
wire \Reg_file|registers[6][3]~feeder_combout ;
wire \Reg_file|registers[6][3]~q ;
wire \Reg_file|RD2[3]~18_combout ;
wire \Reg_file|registers[3][3]~q ;
wire \Reg_file|registers[1][3]~q ;
wire \Reg_file|registers[0][3]~q ;
wire \Reg_file|registers[2][3]~q ;
wire \Reg_file|RD2[3]~19_combout ;
wire \Reg_file|RD2[3]~20_combout ;
wire \ALUSrc_ins|C[3]~3_combout ;
wire \Reg_file|registers[12][3]~q ;
wire \Reg_file|registers[13][3]~q ;
wire \Reg_file|registers[14][3]~q ;
wire \Reg_file|RD1[3]~19_combout ;
wire \Reg_file|RD1[3]~15_combout ;
wire \Reg_file|RD1[3]~16_combout ;
wire \Reg_file|RD1[3]~17_combout ;
wire \Reg_file|registers[9][3]~q ;
wire \Reg_file|registers[11][3]~q ;
wire \Reg_file|registers[10][3]~q ;
wire \Reg_file|registers[8][3]~q ;
wire \Reg_file|RD1[3]~18_combout ;
wire \Reg_file|RD1[3]~188_combout ;
wire \ALU_ins|Add0~10 ;
wire \ALU_ins|Add0~13_sumout ;
wire \ALU_ins|Mux28~0_combout ;
wire \MemToReg|C[3]~3_combout ;
wire \Reg_file|RD2[3]~22_combout ;
wire \Reg_file|RD2[3]~21_combout ;
wire \Reg_file|RD2[3]~23_combout ;
wire \Reg_file|RD2[3]~24_combout ;
wire \readData[4]~input_o ;
wire \Instruction[4]~input_o ;
wire \ALUSrc_ins|C[4]~4_combout ;
wire \Reg_file|registers[7][4]~q ;
wire \Reg_file|registers[4][4]~feeder_combout ;
wire \Reg_file|registers[4][4]~q ;
wire \Reg_file|registers[5][4]~feeder_combout ;
wire \Reg_file|registers[5][4]~q ;
wire \Reg_file|registers[6][4]~feeder_combout ;
wire \Reg_file|registers[6][4]~q ;
wire \Reg_file|RD2[4]~28_combout ;
wire \Reg_file|registers[14][4]~q ;
wire \Reg_file|registers[13][4]~feeder_combout ;
wire \Reg_file|registers[13][4]~q ;
wire \Reg_file|registers[12][4]~feeder_combout ;
wire \Reg_file|registers[12][4]~q ;
wire \Reg_file|RD2[4]~27_combout ;
wire \Reg_file|registers[2][4]~q ;
wire \Reg_file|registers[0][4]~q ;
wire \Reg_file|registers[1][4]~q ;
wire \Reg_file|registers[3][4]~q ;
wire \Reg_file|RD2[4]~29_combout ;
wire \Reg_file|RD2[4]~30_combout ;
wire \PCPlus4|Add0~6 ;
wire \PCPlus4|Add0~9_sumout ;
wire \PCPlus8|Add0~118_cout ;
wire \PCPlus8|Add0~114_cout ;
wire \PCPlus8|Add0~1_sumout ;
wire \ALUSrc_ins|C[4]~5_combout ;
wire \Reg_file|registers[9][4]~feeder_combout ;
wire \Reg_file|registers[9][4]~q ;
wire \Reg_file|registers[11][4]~q ;
wire \Reg_file|registers[10][4]~feeder_combout ;
wire \Reg_file|registers[10][4]~q ;
wire \Reg_file|RD1[4]~20_combout ;
wire \Reg_file|RD1[4]~23_combout ;
wire \Reg_file|RD1[4]~22_combout ;
wire \Reg_file|RD1[4]~21_combout ;
wire \Reg_file|RD1[4]~24_combout ;
wire \Reg_file|RD1[4]~25_combout ;
wire \ALU_ins|Add0~14 ;
wire \ALU_ins|Add0~17_sumout ;
wire \ALU_ins|Mux27~0_combout ;
wire \MemToReg|C[4]~4_combout ;
wire \Reg_file|registers[8][4]~q ;
wire \Reg_file|RD2[4]~25_combout ;
wire \Reg_file|RD2[4]~26_combout ;
wire \Reg_file|RD2[4]~31_combout ;
wire \Reg_file|registers[8][5]~q ;
wire \Reg_file|registers[11][5]~q ;
wire \Reg_file|registers[9][5]~q ;
wire \Reg_file|registers[10][5]~q ;
wire \Reg_file|RD1[5]~28_combout ;
wire \Reg_file|registers[14][5]~q ;
wire \Reg_file|registers[13][5]~q ;
wire \Reg_file|registers[12][5]~q ;
wire \Reg_file|RD1[5]~29_combout ;
wire \Reg_file|registers[7][5]~q ;
wire \Reg_file|registers[4][5]~q ;
wire \Reg_file|registers[6][5]~feeder_combout ;
wire \Reg_file|registers[6][5]~q ;
wire \Reg_file|registers[5][5]~q ;
wire \Reg_file|RD1[5]~26_combout ;
wire \Reg_file|registers[2][5]~q ;
wire \Reg_file|registers[0][5]~q ;
wire \Reg_file|registers[1][5]~q ;
wire \Reg_file|registers[3][5]~feeder_combout ;
wire \Reg_file|registers[3][5]~q ;
wire \Reg_file|RD1[5]~27_combout ;
wire \Reg_file|RD1[5]~30_combout ;
wire \Reg_file|RD1[5]~31_combout ;
wire \Instruction[5]~input_o ;
wire \ALUSrc_ins|C[5]~6_combout ;
wire \Reg_file|RD2[5]~33_combout ;
wire \Reg_file|RD2[5]~32_combout ;
wire \Reg_file|RD2[5]~34_combout ;
wire \Reg_file|RD2[5]~35_combout ;
wire \Reg_file|RD2[5]~36_combout ;
wire \ALUSrc_ins|C[5]~7_combout ;
wire \ALU_ins|Mux26~0_combout ;
wire \readData[5]~input_o ;
wire \ALU_ins|Add0~18 ;
wire \ALU_ins|Add0~21_sumout ;
wire \MemToReg|C[5]~5_combout ;
wire \PCPlus4|Add0~10 ;
wire \PCPlus4|Add0~13_sumout ;
wire \PCPlus8|Add0~2 ;
wire \PCPlus8|Add0~5_sumout ;
wire \Reg_file|RD2[5]~37_combout ;
wire \readData[6]~input_o ;
wire \Instruction[6]~input_o ;
wire \ALUSrc_ins|C[6]~8_combout ;
wire \PCPlus4|Add0~14 ;
wire \PCPlus4|Add0~17_sumout ;
wire \PCPlus8|Add0~6 ;
wire \PCPlus8|Add0~9_sumout ;
wire \ALUSrc_ins|C[6]~9_combout ;
wire \Reg_file|registers[0][6]~q ;
wire \Reg_file|registers[3][6]~q ;
wire \Reg_file|registers[1][6]~q ;
wire \Reg_file|registers[2][6]~q ;
wire \Reg_file|RD1[6]~33_combout ;
wire \Reg_file|registers[6][6]~feeder_combout ;
wire \Reg_file|registers[6][6]~q ;
wire \Reg_file|registers[4][6]~feeder_combout ;
wire \Reg_file|registers[4][6]~q ;
wire \Reg_file|registers[5][6]~q ;
wire \Reg_file|registers[7][6]~q ;
wire \Reg_file|RD1[6]~32_combout ;
wire \Reg_file|registers[10][6]~q ;
wire \Reg_file|registers[11][6]~q ;
wire \Reg_file|registers[9][6]~feeder_combout ;
wire \Reg_file|registers[9][6]~q ;
wire \Reg_file|registers[8][6]~feeder_combout ;
wire \Reg_file|registers[8][6]~q ;
wire \Reg_file|RD1[6]~34_combout ;
wire \Reg_file|registers[12][6]~feeder_combout ;
wire \Reg_file|registers[12][6]~q ;
wire \Reg_file|registers[13][6]~feeder_combout ;
wire \Reg_file|registers[13][6]~q ;
wire \Reg_file|RD1[6]~35_combout ;
wire \Reg_file|RD1[6]~36_combout ;
wire \Reg_file|RD1[6]~37_combout ;
wire \ALU_ins|Mux25~0_combout ;
wire \ALU_ins|Add0~22 ;
wire \ALU_ins|Add0~25_sumout ;
wire \MemToReg|C[6]~6_combout ;
wire \Reg_file|registers[14][6]~q ;
wire \Reg_file|RD2[6]~39_combout ;
wire \Reg_file|RD2[6]~41_combout ;
wire \Reg_file|RD2[6]~40_combout ;
wire \Reg_file|RD2[6]~38_combout ;
wire \Reg_file|RD2[6]~42_combout ;
wire \Reg_file|RD2[6]~43_combout ;
wire \readData[7]~input_o ;
wire \Instruction[7]~input_o ;
wire \ALUSrc_ins|C[7]~10_combout ;
wire \Reg_file|registers[11][7]~q ;
wire \Reg_file|registers[10][7]~q ;
wire \Reg_file|registers[8][7]~q ;
wire \Reg_file|registers[9][7]~feeder_combout ;
wire \Reg_file|registers[9][7]~q ;
wire \Reg_file|RD2[7]~44_combout ;
wire \Reg_file|registers[3][7]~q ;
wire \Reg_file|registers[2][7]~q ;
wire \Reg_file|registers[0][7]~q ;
wire \Reg_file|registers[1][7]~q ;
wire \Reg_file|RD2[7]~46_combout ;
wire \Reg_file|registers[5][7]~q ;
wire \Reg_file|registers[6][7]~q ;
wire \Reg_file|registers[7][7]~q ;
wire \Reg_file|registers[4][7]~feeder_combout ;
wire \Reg_file|registers[4][7]~q ;
wire \Reg_file|RD2[7]~47_combout ;
wire \Reg_file|registers[12][7]~q ;
wire \Reg_file|registers[14][7]~q ;
wire \Reg_file|registers[13][7]~feeder_combout ;
wire \Reg_file|registers[13][7]~q ;
wire \Reg_file|RD2[7]~45_combout ;
wire \Reg_file|RD2[7]~48_combout ;
wire \ALUSrc_ins|C[7]~11_combout ;
wire \Reg_file|RD1[7]~41_combout ;
wire \Reg_file|RD1[7]~39_combout ;
wire \Reg_file|RD1[7]~40_combout ;
wire \Reg_file|RD1[7]~38_combout ;
wire \Reg_file|RD1[7]~42_combout ;
wire \Reg_file|RD1[7]~43_combout ;
wire \ALU_ins|Mux24~0_combout ;
wire \ALU_ins|Add0~26 ;
wire \ALU_ins|Add0~29_sumout ;
wire \MemToReg|C[7]~7_combout ;
wire \PCPlus4|Add0~18 ;
wire \PCPlus4|Add0~21_sumout ;
wire \PCPlus8|Add0~10 ;
wire \PCPlus8|Add0~13_sumout ;
wire \Reg_file|RD2[7]~49_combout ;
wire \readData[8]~input_o ;
wire \Instruction[8]~input_o ;
wire \ALUSrc_ins|C[8]~12_combout ;
wire \PCPlus4|Add0~22 ;
wire \PCPlus4|Add0~25_sumout ;
wire \PCPlus8|Add0~14 ;
wire \PCPlus8|Add0~17_sumout ;
wire \ALUSrc_ins|C[8]~13_combout ;
wire \Reg_file|registers[9][8]~q ;
wire \Reg_file|registers[10][8]~q ;
wire \Reg_file|registers[8][8]~q ;
wire \Reg_file|registers[11][8]~q ;
wire \Reg_file|RD1[8]~46_combout ;
wire \Reg_file|registers[14][8]~q ;
wire \Reg_file|registers[13][8]~q ;
wire \Reg_file|registers[12][8]~q ;
wire \Reg_file|RD1[8]~44_combout ;
wire \Reg_file|registers[3][8]~q ;
wire \Reg_file|registers[1][8]~q ;
wire \Reg_file|registers[2][8]~q ;
wire \Reg_file|RD1[8]~47_combout ;
wire \Reg_file|registers[6][8]~feeder_combout ;
wire \Reg_file|registers[6][8]~q ;
wire \Reg_file|registers[4][8]~feeder_combout ;
wire \Reg_file|registers[4][8]~q ;
wire \Reg_file|registers[5][8]~q ;
wire \Reg_file|registers[7][8]~feeder_combout ;
wire \Reg_file|registers[7][8]~q ;
wire \Reg_file|RD1[8]~45_combout ;
wire \Reg_file|RD1[8]~48_combout ;
wire \Reg_file|RD1[8]~49_combout ;
wire \ALU_ins|Mux23~0_combout ;
wire \ALU_ins|Add0~30 ;
wire \ALU_ins|Add0~33_sumout ;
wire \MemToReg|C[8]~8_combout ;
wire \Reg_file|registers[0][8]~q ;
wire \Reg_file|RD2[8]~52_combout ;
wire \Reg_file|RD2[8]~51_combout ;
wire \Reg_file|RD2[8]~50_combout ;
wire \Reg_file|RD2[8]~53_combout ;
wire \Reg_file|RD2[8]~54_combout ;
wire \Reg_file|RD2[8]~55_combout ;
wire \readData[9]~input_o ;
wire \Instruction[9]~input_o ;
wire \ALUSrc_ins|C[9]~14_combout ;
wire \Reg_file|registers[10][9]~q ;
wire \Reg_file|registers[8][9]~q ;
wire \Reg_file|registers[11][9]~q ;
wire \Reg_file|registers[9][9]~q ;
wire \Reg_file|RD2[9]~56_combout ;
wire \Reg_file|registers[6][9]~q ;
wire \Reg_file|registers[7][9]~q ;
wire \Reg_file|registers[4][9]~q ;
wire \Reg_file|registers[5][9]~q ;
wire \Reg_file|RD2[9]~59_combout ;
wire \Reg_file|registers[13][9]~q ;
wire \Reg_file|registers[14][9]~q ;
wire \Reg_file|registers[12][9]~q ;
wire \Reg_file|RD2[9]~57_combout ;
wire \Reg_file|registers[1][9]~feeder_combout ;
wire \Reg_file|registers[1][9]~q ;
wire \Reg_file|registers[3][9]~q ;
wire \Reg_file|registers[0][9]~q ;
wire \Reg_file|registers[2][9]~q ;
wire \Reg_file|RD2[9]~58_combout ;
wire \Reg_file|RD2[9]~60_combout ;
wire \ALUSrc_ins|C[9]~15_combout ;
wire \Reg_file|RD1[9]~50_combout ;
wire \Reg_file|RD1[9]~52_combout ;
wire \Reg_file|RD1[9]~53_combout ;
wire \Reg_file|RD1[9]~51_combout ;
wire \Reg_file|RD1[9]~54_combout ;
wire \Reg_file|RD1[9]~55_combout ;
wire \ALU_ins|Mux22~0_combout ;
wire \ALU_ins|Add0~34 ;
wire \ALU_ins|Add0~37_sumout ;
wire \MemToReg|C[9]~9_combout ;
wire \PCPlus4|Add0~26 ;
wire \PCPlus4|Add0~29_sumout ;
wire \PCPlus8|Add0~18 ;
wire \PCPlus8|Add0~21_sumout ;
wire \Reg_file|RD2[9]~61_combout ;
wire \readData[10]~input_o ;
wire \Instruction[10]~input_o ;
wire \ALUSrc_ins|C[10]~16_combout ;
wire \Reg_file|registers[14][10]~q ;
wire \Reg_file|registers[13][10]~q ;
wire \Reg_file|registers[12][10]~q ;
wire \Reg_file|RD2[10]~63_combout ;
wire \Reg_file|registers[2][10]~q ;
wire \Reg_file|registers[0][10]~q ;
wire \Reg_file|registers[3][10]~q ;
wire \Reg_file|registers[1][10]~q ;
wire \Reg_file|RD2[10]~64_combout ;
wire \Reg_file|registers[7][10]~q ;
wire \Reg_file|registers[5][10]~q ;
wire \Reg_file|registers[4][10]~q ;
wire \Reg_file|registers[6][10]~q ;
wire \Reg_file|RD2[10]~65_combout ;
wire \Reg_file|registers[9][10]~q ;
wire \Reg_file|registers[11][10]~q ;
wire \Reg_file|registers[10][10]~q ;
wire \Reg_file|registers[8][10]~q ;
wire \Reg_file|RD2[10]~62_combout ;
wire \Reg_file|RD2[10]~66_combout ;
wire \ALUSrc_ins|C[10]~17_combout ;
wire \Reg_file|RD1[10]~56_combout ;
wire \Reg_file|RD1[10]~59_combout ;
wire \Reg_file|RD1[10]~57_combout ;
wire \Reg_file|RD1[10]~58_combout ;
wire \Reg_file|RD1[10]~60_combout ;
wire \Reg_file|RD1[10]~61_combout ;
wire \ALU_ins|Mux21~0_combout ;
wire \ALU_ins|Add0~38 ;
wire \ALU_ins|Add0~41_sumout ;
wire \MemToReg|C[10]~10_combout ;
wire \PCPlus4|Add0~30 ;
wire \PCPlus4|Add0~33_sumout ;
wire \PCPlus8|Add0~22 ;
wire \PCPlus8|Add0~25_sumout ;
wire \Reg_file|RD2[10]~67_combout ;
wire \Reg_file|registers[10][11]~q ;
wire \Reg_file|registers[8][11]~q ;
wire \Reg_file|registers[11][11]~q ;
wire \Reg_file|registers[9][11]~q ;
wire \Reg_file|RD1[11]~64_combout ;
wire \Reg_file|registers[14][11]~q ;
wire \Reg_file|registers[13][11]~q ;
wire \Reg_file|registers[12][11]~q ;
wire \Reg_file|RD1[11]~62_combout ;
wire \Reg_file|registers[1][11]~feeder_combout ;
wire \Reg_file|registers[1][11]~q ;
wire \Reg_file|registers[2][11]~q ;
wire \Reg_file|registers[0][11]~q ;
wire \Reg_file|RD1[11]~65_combout ;
wire \Reg_file|registers[7][11]~q ;
wire \Reg_file|registers[4][11]~q ;
wire \Reg_file|registers[6][11]~q ;
wire \Reg_file|registers[5][11]~q ;
wire \Reg_file|RD1[11]~63_combout ;
wire \Reg_file|RD1[11]~66_combout ;
wire \PCPlus4|Add0~34 ;
wire \PCPlus4|Add0~37_sumout ;
wire \PCPlus8|Add0~26 ;
wire \PCPlus8|Add0~29_sumout ;
wire \Reg_file|RD1[11]~67_combout ;
wire \Instruction[11]~input_o ;
wire \ALUSrc_ins|C[11]~18_combout ;
wire \ALUSrc_ins|C[11]~19_combout ;
wire \ALU_ins|Mux20~0_combout ;
wire \readData[11]~input_o ;
wire \ALU_ins|Add0~42 ;
wire \ALU_ins|Add0~45_sumout ;
wire \MemToReg|C[11]~11_combout ;
wire \Reg_file|registers[3][11]~q ;
wire \Reg_file|RD2[11]~70_combout ;
wire \Reg_file|RD2[11]~68_combout ;
wire \Reg_file|RD2[11]~69_combout ;
wire \Reg_file|RD2[11]~71_combout ;
wire \Reg_file|RD2[11]~72_combout ;
wire \Reg_file|RD2[11]~73_combout ;
wire \Reg_file|registers[12][12]~q ;
wire \Reg_file|registers[14][12]~q ;
wire \Reg_file|registers[13][12]~q ;
wire \Reg_file|RD2[12]~76_combout ;
wire \Reg_file|registers[2][12]~q ;
wire \Reg_file|registers[0][12]~q ;
wire \Reg_file|registers[1][12]~feeder_combout ;
wire \Reg_file|registers[1][12]~q ;
wire \Reg_file|registers[3][12]~feeder_combout ;
wire \Reg_file|registers[3][12]~q ;
wire \Reg_file|RD2[12]~75_combout ;
wire \Reg_file|registers[11][12]~q ;
wire \Reg_file|registers[8][12]~q ;
wire \Reg_file|registers[10][12]~q ;
wire \Reg_file|registers[9][12]~q ;
wire \Reg_file|RD2[12]~74_combout ;
wire \Reg_file|registers[6][12]~q ;
wire \Reg_file|registers[5][12]~q ;
wire \Reg_file|registers[4][12]~q ;
wire \Reg_file|registers[7][12]~q ;
wire \Reg_file|RD2[12]~77_combout ;
wire \Reg_file|RD2[12]~78_combout ;
wire \ALUSrc_ins|C[12]~20_combout ;
wire \Reg_file|RD1[12]~71_combout ;
wire \Reg_file|RD1[12]~68_combout ;
wire \Reg_file|RD1[12]~69_combout ;
wire \Reg_file|RD1[12]~70_combout ;
wire \Reg_file|RD1[12]~72_combout ;
wire \Reg_file|RD1[12]~73_combout ;
wire \ALU_ins|Mux19~0_combout ;
wire \readData[12]~input_o ;
wire \ALU_ins|Add0~46 ;
wire \ALU_ins|Add0~49_sumout ;
wire \MemToReg|C[12]~12_combout ;
wire \PCPlus4|Add0~38 ;
wire \PCPlus4|Add0~41_sumout ;
wire \PCPlus8|Add0~30 ;
wire \PCPlus8|Add0~33_sumout ;
wire \Reg_file|RD2[12]~79_combout ;
wire \Reg_file|registers[14][13]~q ;
wire \Reg_file|registers[13][13]~q ;
wire \Reg_file|registers[12][13]~q ;
wire \Reg_file|RD1[13]~74_combout ;
wire \Reg_file|registers[1][13]~q ;
wire \Reg_file|registers[0][13]~q ;
wire \Reg_file|registers[3][13]~q ;
wire \Reg_file|registers[2][13]~q ;
wire \Reg_file|RD1[13]~77_combout ;
wire \Reg_file|registers[8][13]~q ;
wire \Reg_file|registers[10][13]~q ;
wire \Reg_file|registers[9][13]~q ;
wire \Reg_file|registers[11][13]~q ;
wire \Reg_file|RD1[13]~76_combout ;
wire \Reg_file|registers[5][13]~q ;
wire \Reg_file|registers[7][13]~q ;
wire \Reg_file|registers[4][13]~q ;
wire \Reg_file|registers[6][13]~q ;
wire \Reg_file|RD1[13]~75_combout ;
wire \Reg_file|RD1[13]~78_combout ;
wire \Reg_file|RD1[13]~79_combout ;
wire \Reg_file|RD2[13]~82_combout ;
wire \Reg_file|RD2[13]~81_combout ;
wire \Reg_file|RD2[13]~80_combout ;
wire \Reg_file|RD2[13]~83_combout ;
wire \Reg_file|RD2[13]~84_combout ;
wire \ALUSrc_ins|C[13]~21_combout ;
wire \ALU_ins|Mux18~0_combout ;
wire \readData[13]~input_o ;
wire \ALU_ins|Add0~50 ;
wire \ALU_ins|Add0~53_sumout ;
wire \MemToReg|C[13]~13_combout ;
wire \PCPlus4|Add0~42 ;
wire \PCPlus4|Add0~45_sumout ;
wire \PCPlus8|Add0~34 ;
wire \PCPlus8|Add0~37_sumout ;
wire \Reg_file|RD2[13]~85_combout ;
wire \readData[14]~input_o ;
wire \Reg_file|registers[7][14]~q ;
wire \Reg_file|registers[6][14]~q ;
wire \Reg_file|registers[5][14]~q ;
wire \Reg_file|RD1[14]~81_combout ;
wire \Reg_file|registers[12][14]~q ;
wire \Reg_file|registers[13][14]~q ;
wire \Reg_file|registers[14][14]~q ;
wire \Reg_file|RD1[14]~80_combout ;
wire \Reg_file|registers[0][14]~q ;
wire \Reg_file|registers[1][14]~q ;
wire \Reg_file|registers[2][14]~q ;
wire \Reg_file|registers[3][14]~q ;
wire \Reg_file|RD1[14]~83_combout ;
wire \Reg_file|registers[10][14]~q ;
wire \Reg_file|registers[9][14]~q ;
wire \Reg_file|registers[8][14]~q ;
wire \Reg_file|registers[11][14]~q ;
wire \Reg_file|RD1[14]~82_combout ;
wire \Reg_file|RD1[14]~84_combout ;
wire \PCPlus4|Add0~46 ;
wire \PCPlus4|Add0~49_sumout ;
wire \PCPlus8|Add0~38 ;
wire \PCPlus8|Add0~41_sumout ;
wire \Reg_file|RD1[14]~85_combout ;
wire \ALUSrc_ins|C[14]~22_combout ;
wire \ALU_ins|Mux17~0_combout ;
wire \ALU_ins|Add0~54 ;
wire \ALU_ins|Add0~57_sumout ;
wire \MemToReg|C[14]~14_combout ;
wire \Reg_file|registers[4][14]~feeder_combout ;
wire \Reg_file|registers[4][14]~q ;
wire \Reg_file|RD2[14]~89_combout ;
wire \Reg_file|RD2[14]~86_combout ;
wire \Reg_file|RD2[14]~88_combout ;
wire \Reg_file|RD2[14]~87_combout ;
wire \Reg_file|RD2[14]~90_combout ;
wire \Reg_file|RD2[14]~91_combout ;
wire \readData[15]~input_o ;
wire \Reg_file|registers[8][15]~q ;
wire \Reg_file|registers[10][15]~q ;
wire \Reg_file|registers[9][15]~feeder_combout ;
wire \Reg_file|registers[9][15]~q ;
wire \Reg_file|registers[11][15]~q ;
wire \Reg_file|RD1[15]~88_combout ;
wire \Reg_file|registers[13][15]~q ;
wire \Reg_file|registers[14][15]~q ;
wire \Reg_file|registers[12][15]~q ;
wire \Reg_file|RD1[15]~86_combout ;
wire \Reg_file|registers[7][15]~q ;
wire \Reg_file|registers[6][15]~q ;
wire \Reg_file|registers[4][15]~q ;
wire \Reg_file|registers[5][15]~q ;
wire \Reg_file|RD1[15]~87_combout ;
wire \Reg_file|registers[2][15]~q ;
wire \Reg_file|registers[0][15]~feeder_combout ;
wire \Reg_file|registers[0][15]~q ;
wire \Reg_file|registers[1][15]~feeder_combout ;
wire \Reg_file|registers[1][15]~q ;
wire \Reg_file|registers[3][15]~q ;
wire \Reg_file|RD1[15]~89_combout ;
wire \Reg_file|RD1[15]~90_combout ;
wire \Reg_file|RD1[15]~91_combout ;
wire \Reg_file|RD2[15]~93_combout ;
wire \Reg_file|RD2[15]~92_combout ;
wire \Reg_file|RD2[15]~95_combout ;
wire \Reg_file|RD2[15]~94_combout ;
wire \Reg_file|RD2[15]~96_combout ;
wire \ALUSrc_ins|C[15]~23_combout ;
wire \ALU_ins|Mux16~0_combout ;
wire \ALU_ins|Add0~58 ;
wire \ALU_ins|Add0~61_sumout ;
wire \MemToReg|C[15]~15_combout ;
wire \PCPlus4|Add0~50 ;
wire \PCPlus4|Add0~53_sumout ;
wire \PCPlus8|Add0~42 ;
wire \PCPlus8|Add0~45_sumout ;
wire \Reg_file|RD2[15]~97_combout ;
wire \readData[16]~input_o ;
wire \PCPlus4|Add0~54 ;
wire \PCPlus4|Add0~57_sumout ;
wire \PCPlus8|Add0~46 ;
wire \PCPlus8|Add0~49_sumout ;
wire \ALUSrc_ins|C[16]~24_combout ;
wire \Reg_file|registers[14][16]~q ;
wire \Reg_file|registers[13][16]~q ;
wire \Reg_file|registers[12][16]~q ;
wire \Reg_file|RD1[16]~92_combout ;
wire \Reg_file|registers[5][16]~q ;
wire \Reg_file|registers[7][16]~q ;
wire \Reg_file|registers[6][16]~q ;
wire \Reg_file|registers[4][16]~q ;
wire \Reg_file|RD1[16]~93_combout ;
wire \Reg_file|registers[9][16]~q ;
wire \Reg_file|registers[10][16]~q ;
wire \Reg_file|registers[8][16]~q ;
wire \Reg_file|RD1[16]~94_combout ;
wire \Reg_file|registers[2][16]~q ;
wire \Reg_file|registers[0][16]~feeder_combout ;
wire \Reg_file|registers[0][16]~q ;
wire \Reg_file|registers[1][16]~feeder_combout ;
wire \Reg_file|registers[1][16]~q ;
wire \Reg_file|registers[3][16]~q ;
wire \Reg_file|RD1[16]~95_combout ;
wire \Reg_file|RD1[16]~96_combout ;
wire \Reg_file|RD1[16]~97_combout ;
wire \ALU_ins|Mux15~0_combout ;
wire \ALU_ins|Add0~62 ;
wire \ALU_ins|Add0~65_sumout ;
wire \MemToReg|C[16]~16_combout ;
wire \Reg_file|registers[11][16]~q ;
wire \Reg_file|RD2[16]~98_combout ;
wire \Reg_file|RD2[16]~101_combout ;
wire \Reg_file|RD2[16]~100_combout ;
wire \Reg_file|RD2[16]~99_combout ;
wire \Reg_file|RD2[16]~102_combout ;
wire \Reg_file|RD2[16]~103_combout ;
wire \readData[17]~input_o ;
wire \PCPlus4|Add0~58 ;
wire \PCPlus4|Add0~61_sumout ;
wire \PCPlus8|Add0~50 ;
wire \PCPlus8|Add0~53_sumout ;
wire \ALUSrc_ins|C[17]~25_combout ;
wire \Reg_file|registers[8][17]~q ;
wire \Reg_file|registers[11][17]~q ;
wire \Reg_file|registers[10][17]~q ;
wire \Reg_file|registers[9][17]~q ;
wire \Reg_file|RD1[17]~100_combout ;
wire \Reg_file|registers[2][17]~q ;
wire \Reg_file|registers[0][17]~feeder_combout ;
wire \Reg_file|registers[0][17]~q ;
wire \Reg_file|registers[3][17]~q ;
wire \Reg_file|registers[1][17]~q ;
wire \Reg_file|RD1[17]~101_combout ;
wire \Reg_file|registers[6][17]~q ;
wire \Reg_file|registers[4][17]~q ;
wire \Reg_file|registers[5][17]~q ;
wire \Reg_file|registers[7][17]~q ;
wire \Reg_file|RD1[17]~99_combout ;
wire \Reg_file|registers[12][17]~q ;
wire \Reg_file|registers[13][17]~q ;
wire \Reg_file|RD1[17]~98_combout ;
wire \Reg_file|RD1[17]~102_combout ;
wire \Reg_file|RD1[17]~103_combout ;
wire \ALU_ins|Add0~66 ;
wire \ALU_ins|Add0~69_sumout ;
wire \ALU_ins|Mux14~0_combout ;
wire \MemToReg|C[17]~17_combout ;
wire \Reg_file|registers[14][17]~q ;
wire \Reg_file|RD2[17]~106_combout ;
wire \Reg_file|RD2[17]~104_combout ;
wire \Reg_file|RD2[17]~107_combout ;
wire \Reg_file|RD2[17]~105_combout ;
wire \Reg_file|RD2[17]~108_combout ;
wire \Reg_file|RD2[17]~109_combout ;
wire \Reg_file|registers[7][18]~q ;
wire \Reg_file|registers[6][18]~q ;
wire \Reg_file|registers[4][18]~feeder_combout ;
wire \Reg_file|registers[4][18]~q ;
wire \Reg_file|registers[5][18]~q ;
wire \Reg_file|RD2[18]~113_combout ;
wire \Reg_file|registers[10][18]~feeder_combout ;
wire \Reg_file|registers[10][18]~q ;
wire \Reg_file|registers[9][18]~q ;
wire \Reg_file|registers[11][18]~q ;
wire \Reg_file|registers[8][18]~q ;
wire \Reg_file|RD2[18]~110_combout ;
wire \Reg_file|registers[12][18]~q ;
wire \Reg_file|registers[14][18]~q ;
wire \Reg_file|registers[13][18]~feeder_combout ;
wire \Reg_file|registers[13][18]~q ;
wire \Reg_file|RD2[18]~112_combout ;
wire \Reg_file|registers[0][18]~feeder_combout ;
wire \Reg_file|registers[0][18]~q ;
wire \Reg_file|registers[2][18]~q ;
wire \Reg_file|registers[3][18]~q ;
wire \Reg_file|registers[1][18]~q ;
wire \Reg_file|RD2[18]~111_combout ;
wire \Reg_file|RD2[18]~114_combout ;
wire \ALUSrc_ins|C[18]~26_combout ;
wire \Reg_file|RD1[18]~105_combout ;
wire \Reg_file|RD1[18]~106_combout ;
wire \Reg_file|RD1[18]~104_combout ;
wire \Reg_file|RD1[18]~107_combout ;
wire \Reg_file|RD1[18]~108_combout ;
wire \Reg_file|RD1[18]~109_combout ;
wire \ALU_ins|Mux13~0_combout ;
wire \readData[18]~input_o ;
wire \ALU_ins|Add0~70 ;
wire \ALU_ins|Add0~73_sumout ;
wire \MemToReg|C[18]~18_combout ;
wire \PCPlus4|Add0~62 ;
wire \PCPlus4|Add0~65_sumout ;
wire \PCPlus8|Add0~54 ;
wire \PCPlus8|Add0~57_sumout ;
wire \Reg_file|RD2[18]~115_combout ;
wire \readData[19]~input_o ;
wire \Reg_file|registers[11][19]~q ;
wire \Reg_file|registers[9][19]~q ;
wire \Reg_file|registers[10][19]~q ;
wire \Reg_file|registers[8][19]~feeder_combout ;
wire \Reg_file|registers[8][19]~q ;
wire \Reg_file|RD2[19]~116_combout ;
wire \Reg_file|registers[1][19]~q ;
wire \Reg_file|registers[3][19]~q ;
wire \Reg_file|registers[0][19]~q ;
wire \Reg_file|registers[2][19]~q ;
wire \Reg_file|RD2[19]~117_combout ;
wire \Reg_file|registers[13][19]~q ;
wire \Reg_file|registers[14][19]~q ;
wire \Reg_file|registers[12][19]~q ;
wire \Reg_file|RD2[19]~118_combout ;
wire \Reg_file|registers[5][19]~q ;
wire \Reg_file|registers[4][19]~feeder_combout ;
wire \Reg_file|registers[4][19]~q ;
wire \Reg_file|registers[7][19]~q ;
wire \Reg_file|registers[6][19]~q ;
wire \Reg_file|RD2[19]~119_combout ;
wire \Reg_file|RD2[19]~120_combout ;
wire \ALUSrc_ins|C[19]~27_combout ;
wire \Reg_file|RD1[19]~113_combout ;
wire \Reg_file|RD1[19]~110_combout ;
wire \Reg_file|RD1[19]~111_combout ;
wire \Reg_file|RD1[19]~112_combout ;
wire \Reg_file|RD1[19]~114_combout ;
wire \Reg_file|RD1[19]~115_combout ;
wire \ALU_ins|Add0~74 ;
wire \ALU_ins|Add0~77_sumout ;
wire \ALU_ins|Mux12~0_combout ;
wire \MemToReg|C[19]~19_combout ;
wire \PCPlus4|Add0~66 ;
wire \PCPlus4|Add0~69_sumout ;
wire \PCPlus8|Add0~58 ;
wire \PCPlus8|Add0~61_sumout ;
wire \Reg_file|RD2[19]~121_combout ;
wire \PCPlus4|Add0~70 ;
wire \PCPlus4|Add0~73_sumout ;
wire \PCPlus8|Add0~62 ;
wire \PCPlus8|Add0~65_sumout ;
wire \ALUSrc_ins|C[20]~28_combout ;
wire \Reg_file|registers[3][20]~q ;
wire \Reg_file|registers[0][20]~q ;
wire \Reg_file|registers[2][20]~q ;
wire \Reg_file|registers[1][20]~q ;
wire \Reg_file|RD1[20]~119_combout ;
wire \Reg_file|registers[7][20]~q ;
wire \Reg_file|registers[5][20]~q ;
wire \Reg_file|registers[6][20]~q ;
wire \Reg_file|registers[4][20]~q ;
wire \Reg_file|RD1[20]~117_combout ;
wire \Reg_file|registers[12][20]~q ;
wire \Reg_file|registers[13][20]~q ;
wire \Reg_file|RD1[20]~116_combout ;
wire \Reg_file|registers[10][20]~feeder_combout ;
wire \Reg_file|registers[10][20]~q ;
wire \Reg_file|registers[11][20]~q ;
wire \Reg_file|registers[8][20]~q ;
wire \Reg_file|registers[9][20]~feeder_combout ;
wire \Reg_file|registers[9][20]~q ;
wire \Reg_file|RD1[20]~118_combout ;
wire \Reg_file|RD1[20]~120_combout ;
wire \Reg_file|RD1[20]~121_combout ;
wire \ALU_ins|Mux11~0_combout ;
wire \readData[20]~input_o ;
wire \ALU_ins|Add0~78 ;
wire \ALU_ins|Add0~81_sumout ;
wire \MemToReg|C[20]~20_combout ;
wire \Reg_file|registers[14][20]~q ;
wire \Reg_file|RD2[20]~124_combout ;
wire \Reg_file|RD2[20]~123_combout ;
wire \Reg_file|RD2[20]~122_combout ;
wire \Reg_file|RD2[20]~125_combout ;
wire \Reg_file|RD2[20]~126_combout ;
wire \Reg_file|RD2[20]~127_combout ;
wire \Reg_file|registers[12][21]~q ;
wire \Reg_file|registers[14][21]~q ;
wire \Reg_file|registers[13][21]~q ;
wire \Reg_file|RD1[21]~122_combout ;
wire \Reg_file|registers[1][21]~feeder_combout ;
wire \Reg_file|registers[1][21]~q ;
wire \Reg_file|registers[3][21]~q ;
wire \Reg_file|registers[2][21]~q ;
wire \Reg_file|registers[0][21]~q ;
wire \Reg_file|RD1[21]~125_combout ;
wire \Reg_file|registers[11][21]~q ;
wire \Reg_file|registers[8][21]~q ;
wire \Reg_file|registers[10][21]~q ;
wire \Reg_file|registers[9][21]~q ;
wire \Reg_file|RD1[21]~124_combout ;
wire \Reg_file|registers[6][21]~q ;
wire \Reg_file|registers[5][21]~q ;
wire \Reg_file|registers[7][21]~q ;
wire \Reg_file|RD1[21]~123_combout ;
wire \Reg_file|RD1[21]~126_combout ;
wire \PCPlus4|Add0~74 ;
wire \PCPlus4|Add0~77_sumout ;
wire \PCPlus8|Add0~66 ;
wire \PCPlus8|Add0~69_sumout ;
wire \Reg_file|RD1[21]~127_combout ;
wire \ALUSrc_ins|C[21]~29_combout ;
wire \ALU_ins|Mux10~0_combout ;
wire \readData[21]~input_o ;
wire \ALU_ins|Add0~82 ;
wire \ALU_ins|Add0~85_sumout ;
wire \MemToReg|C[21]~21_combout ;
wire \Reg_file|registers[4][21]~feeder_combout ;
wire \Reg_file|registers[4][21]~q ;
wire \Reg_file|RD2[21]~131_combout ;
wire \Reg_file|RD2[21]~129_combout ;
wire \Reg_file|RD2[21]~130_combout ;
wire \Reg_file|RD2[21]~128_combout ;
wire \Reg_file|RD2[21]~132_combout ;
wire \Reg_file|RD2[21]~133_combout ;
wire \Reg_file|registers[14][22]~q ;
wire \Reg_file|registers[12][22]~q ;
wire \Reg_file|RD1[22]~128_combout ;
wire \Reg_file|registers[7][22]~q ;
wire \Reg_file|registers[5][22]~q ;
wire \Reg_file|registers[6][22]~q ;
wire \Reg_file|registers[4][22]~q ;
wire \Reg_file|RD1[22]~129_combout ;
wire \Reg_file|registers[1][22]~q ;
wire \Reg_file|registers[3][22]~q ;
wire \Reg_file|registers[2][22]~q ;
wire \Reg_file|registers[0][22]~q ;
wire \Reg_file|RD1[22]~131_combout ;
wire \Reg_file|registers[11][22]~q ;
wire \Reg_file|registers[10][22]~q ;
wire \Reg_file|registers[9][22]~q ;
wire \Reg_file|registers[8][22]~q ;
wire \Reg_file|RD1[22]~130_combout ;
wire \Reg_file|RD1[22]~132_combout ;
wire \PC_Register|Q[22]~feeder_combout ;
wire \PCPlus4|Add0~78 ;
wire \PCPlus4|Add0~81_sumout ;
wire \PCPlus8|Add0~70 ;
wire \PCPlus8|Add0~73_sumout ;
wire \Reg_file|RD1[22]~133_combout ;
wire \ALUSrc_ins|C[22]~30_combout ;
wire \ALU_ins|Mux9~0_combout ;
wire \readData[22]~input_o ;
wire \ALU_ins|Add0~86 ;
wire \ALU_ins|Add0~89_sumout ;
wire \MemToReg|C[22]~22_combout ;
wire \Reg_file|registers[13][22]~q ;
wire \Reg_file|RD2[22]~136_combout ;
wire \Reg_file|RD2[22]~137_combout ;
wire \Reg_file|RD2[22]~135_combout ;
wire \Reg_file|RD2[22]~134_combout ;
wire \Reg_file|RD2[22]~138_combout ;
wire \Reg_file|RD2[22]~139_combout ;
wire \PC_Register|Q[23]~feeder_combout ;
wire \readData[23]~input_o ;
wire \Reg_file|registers[12][23]~q ;
wire \Reg_file|registers[14][23]~q ;
wire \Reg_file|registers[13][23]~q ;
wire \Reg_file|RD2[23]~142_combout ;
wire \Reg_file|registers[7][23]~q ;
wire \Reg_file|registers[4][23]~q ;
wire \Reg_file|registers[5][23]~feeder_combout ;
wire \Reg_file|registers[5][23]~q ;
wire \Reg_file|registers[6][23]~q ;
wire \Reg_file|RD2[23]~143_combout ;
wire \Reg_file|registers[2][23]~q ;
wire \Reg_file|registers[1][23]~q ;
wire \Reg_file|registers[0][23]~feeder_combout ;
wire \Reg_file|registers[0][23]~q ;
wire \Reg_file|registers[3][23]~q ;
wire \Reg_file|RD2[23]~141_combout ;
wire \Reg_file|registers[9][23]~q ;
wire \Reg_file|registers[11][23]~q ;
wire \Reg_file|registers[10][23]~q ;
wire \Reg_file|registers[8][23]~feeder_combout ;
wire \Reg_file|registers[8][23]~q ;
wire \Reg_file|RD2[23]~140_combout ;
wire \Reg_file|RD2[23]~144_combout ;
wire \ALUSrc_ins|C[23]~31_combout ;
wire \Reg_file|RD1[23]~135_combout ;
wire \Reg_file|RD1[23]~137_combout ;
wire \Reg_file|RD1[23]~136_combout ;
wire \Reg_file|RD1[23]~134_combout ;
wire \Reg_file|RD1[23]~138_combout ;
wire \Reg_file|RD1[23]~139_combout ;
wire \ALU_ins|Mux8~0_combout ;
wire \ALU_ins|Add0~90 ;
wire \ALU_ins|Add0~93_sumout ;
wire \MemToReg|C[23]~23_combout ;
wire \PCPlus4|Add0~82 ;
wire \PCPlus4|Add0~85_sumout ;
wire \PCPlus8|Add0~74 ;
wire \PCPlus8|Add0~77_sumout ;
wire \Reg_file|RD2[23]~145_combout ;
wire \Reg_file|registers[3][24]~q ;
wire \Reg_file|registers[0][24]~feeder_combout ;
wire \Reg_file|registers[0][24]~q ;
wire \Reg_file|registers[2][24]~q ;
wire \Reg_file|registers[1][24]~q ;
wire \Reg_file|RD1[24]~143_combout ;
wire \Reg_file|registers[9][24]~feeder_combout ;
wire \Reg_file|registers[9][24]~q ;
wire \Reg_file|registers[10][24]~feeder_combout ;
wire \Reg_file|registers[10][24]~q ;
wire \Reg_file|registers[11][24]~q ;
wire \Reg_file|registers[8][24]~feeder_combout ;
wire \Reg_file|registers[8][24]~q ;
wire \Reg_file|RD1[24]~142_combout ;
wire \Reg_file|registers[7][24]~q ;
wire \Reg_file|registers[6][24]~q ;
wire \Reg_file|registers[4][24]~q ;
wire \Reg_file|RD1[24]~141_combout ;
wire \Reg_file|registers[12][24]~q ;
wire \Reg_file|registers[13][24]~q ;
wire \Reg_file|registers[14][24]~q ;
wire \Reg_file|RD1[24]~140_combout ;
wire \Reg_file|RD1[24]~144_combout ;
wire \PC_Register|Q[24]~feeder_combout ;
wire \PCPlus4|Add0~86 ;
wire \PCPlus4|Add0~89_sumout ;
wire \PCPlus8|Add0~78 ;
wire \PCPlus8|Add0~81_sumout ;
wire \Reg_file|RD1[24]~145_combout ;
wire \ALUSrc_ins|C[24]~32_combout ;
wire \ALU_ins|Mux7~0_combout ;
wire \readData[24]~input_o ;
wire \ALU_ins|Add0~94 ;
wire \ALU_ins|Add0~97_sumout ;
wire \MemToReg|C[24]~24_combout ;
wire \Reg_file|registers[5][24]~q ;
wire \Reg_file|RD2[24]~149_combout ;
wire \Reg_file|RD2[24]~146_combout ;
wire \Reg_file|RD2[24]~148_combout ;
wire \Reg_file|RD2[24]~147_combout ;
wire \Reg_file|RD2[24]~150_combout ;
wire \Reg_file|RD2[24]~151_combout ;
wire \readData[25]~input_o ;
wire \Reg_file|registers[9][25]~q ;
wire \Reg_file|registers[10][25]~q ;
wire \Reg_file|registers[8][25]~feeder_combout ;
wire \Reg_file|registers[8][25]~q ;
wire \Reg_file|registers[11][25]~q ;
wire \Reg_file|RD1[25]~148_combout ;
wire \Reg_file|registers[2][25]~q ;
wire \Reg_file|registers[1][25]~q ;
wire \Reg_file|registers[3][25]~q ;
wire \Reg_file|registers[0][25]~q ;
wire \Reg_file|RD1[25]~149_combout ;
wire \Reg_file|registers[7][25]~q ;
wire \Reg_file|registers[5][25]~q ;
wire \Reg_file|registers[4][25]~feeder_combout ;
wire \Reg_file|registers[4][25]~q ;
wire \Reg_file|registers[6][25]~q ;
wire \Reg_file|RD1[25]~147_combout ;
wire \Reg_file|registers[14][25]~q ;
wire \Reg_file|registers[13][25]~q ;
wire \Reg_file|registers[12][25]~q ;
wire \Reg_file|RD1[25]~146_combout ;
wire \Reg_file|RD1[25]~150_combout ;
wire \Reg_file|RD1[25]~151_combout ;
wire \ALUSrc_ins|C[25]~33_combout ;
wire \Reg_file|RD2[25]~155_combout ;
wire \Reg_file|RD2[25]~154_combout ;
wire \Reg_file|RD2[25]~153_combout ;
wire \Reg_file|RD2[25]~152_combout ;
wire \Reg_file|RD2[25]~156_combout ;
wire \ALUSrc_ins|C[25]~34_combout ;
wire \ALU_ins|Mux6~0_combout ;
wire \ALU_ins|Add0~98 ;
wire \ALU_ins|Add0~101_sumout ;
wire \MemToReg|C[25]~25_combout ;
wire \PCPlus4|Add0~90 ;
wire \PCPlus4|Add0~93_sumout ;
wire \PCPlus8|Add0~82 ;
wire \PCPlus8|Add0~85_sumout ;
wire \Reg_file|RD2[25]~157_combout ;
wire \PC_Register|Q[26]~feeder_combout ;
wire \Reg_file|registers[6][26]~q ;
wire \Reg_file|registers[7][26]~q ;
wire \Reg_file|registers[5][26]~q ;
wire \Reg_file|registers[4][26]~feeder_combout ;
wire \Reg_file|registers[4][26]~q ;
wire \Reg_file|RD1[26]~153_combout ;
wire \Reg_file|registers[14][26]~q ;
wire \Reg_file|registers[13][26]~q ;
wire \Reg_file|registers[12][26]~q ;
wire \Reg_file|RD1[26]~152_combout ;
wire \Reg_file|registers[10][26]~q ;
wire \Reg_file|registers[9][26]~q ;
wire \Reg_file|registers[8][26]~q ;
wire \Reg_file|registers[11][26]~q ;
wire \Reg_file|RD1[26]~154_combout ;
wire \Reg_file|registers[3][26]~q ;
wire \Reg_file|registers[0][26]~q ;
wire \Reg_file|registers[1][26]~feeder_combout ;
wire \Reg_file|registers[1][26]~q ;
wire \Reg_file|registers[2][26]~q ;
wire \Reg_file|RD1[26]~155_combout ;
wire \Reg_file|RD1[26]~156_combout ;
wire \Reg_file|RD1[26]~157_combout ;
wire \Reg_file|RD2[26]~159_combout ;
wire \Reg_file|RD2[26]~160_combout ;
wire \Reg_file|RD2[26]~158_combout ;
wire \Reg_file|RD2[26]~161_combout ;
wire \Reg_file|RD2[26]~162_combout ;
wire \ALUSrc_ins|C[26]~35_combout ;
wire \ALU_ins|Mux5~0_combout ;
wire \readData[26]~input_o ;
wire \ALU_ins|Add0~102 ;
wire \ALU_ins|Add0~105_sumout ;
wire \MemToReg|C[26]~26_combout ;
wire \PCPlus4|Add0~94 ;
wire \PCPlus4|Add0~97_sumout ;
wire \PCPlus8|Add0~86 ;
wire \PCPlus8|Add0~89_sumout ;
wire \Reg_file|RD2[26]~163_combout ;
wire \readData[27]~input_o ;
wire \PCPlus4|Add0~98 ;
wire \PCPlus4|Add0~101_sumout ;
wire \PCPlus8|Add0~90 ;
wire \PCPlus8|Add0~93_sumout ;
wire \Reg_file|registers[14][27]~q ;
wire \Reg_file|registers[13][27]~q ;
wire \Reg_file|registers[12][27]~q ;
wire \Reg_file|RD1[27]~158_combout ;
wire \Reg_file|registers[11][27]~feeder_combout ;
wire \Reg_file|registers[11][27]~q ;
wire \Reg_file|registers[9][27]~feeder_combout ;
wire \Reg_file|registers[9][27]~q ;
wire \Reg_file|registers[10][27]~feeder_combout ;
wire \Reg_file|registers[10][27]~q ;
wire \Reg_file|registers[8][27]~feeder_combout ;
wire \Reg_file|registers[8][27]~q ;
wire \Reg_file|RD1[27]~160_combout ;
wire \Reg_file|registers[6][27]~q ;
wire \Reg_file|registers[4][27]~q ;
wire \Reg_file|registers[7][27]~q ;
wire \Reg_file|RD1[27]~159_combout ;
wire \Reg_file|registers[3][27]~q ;
wire \Reg_file|registers[0][27]~q ;
wire \Reg_file|registers[2][27]~q ;
wire \Reg_file|registers[1][27]~feeder_combout ;
wire \Reg_file|registers[1][27]~q ;
wire \Reg_file|RD1[27]~161_combout ;
wire \Reg_file|RD1[27]~162_combout ;
wire \Reg_file|RD1[27]~163_combout ;
wire \ALUSrc_ins|C[27]~36_combout ;
wire \ALU_ins|Mux4~0_combout ;
wire \ALU_ins|Add0~106 ;
wire \ALU_ins|Add0~109_sumout ;
wire \MemToReg|C[27]~27_combout ;
wire \Reg_file|registers[5][27]~feeder_combout ;
wire \Reg_file|registers[5][27]~q ;
wire \Reg_file|RD2[27]~167_combout ;
wire \Reg_file|RD2[27]~166_combout ;
wire \Reg_file|RD2[27]~165_combout ;
wire \Reg_file|RD2[27]~164_combout ;
wire \Reg_file|RD2[27]~168_combout ;
wire \Reg_file|RD2[27]~169_combout ;
wire \PC_Register|Q[28]~feeder_combout ;
wire \readData[28]~input_o ;
wire \Reg_file|registers[6][28]~q ;
wire \Reg_file|registers[4][28]~q ;
wire \Reg_file|registers[7][28]~q ;
wire \Reg_file|registers[5][28]~feeder_combout ;
wire \Reg_file|registers[5][28]~q ;
wire \Reg_file|RD1[28]~165_combout ;
wire \Reg_file|registers[12][28]~feeder_combout ;
wire \Reg_file|registers[12][28]~q ;
wire \Reg_file|registers[13][28]~feeder_combout ;
wire \Reg_file|registers[13][28]~q ;
wire \Reg_file|registers[14][28]~feeder_combout ;
wire \Reg_file|registers[14][28]~q ;
wire \Reg_file|RD1[28]~164_combout ;
wire \Reg_file|registers[9][28]~feeder_combout ;
wire \Reg_file|registers[9][28]~q ;
wire \Reg_file|registers[8][28]~feeder_combout ;
wire \Reg_file|registers[8][28]~q ;
wire \Reg_file|registers[11][28]~q ;
wire \Reg_file|registers[10][28]~q ;
wire \Reg_file|RD1[28]~166_combout ;
wire \Reg_file|registers[1][28]~q ;
wire \Reg_file|registers[2][28]~feeder_combout ;
wire \Reg_file|registers[2][28]~q ;
wire \Reg_file|registers[3][28]~q ;
wire \Reg_file|registers[0][28]~feeder_combout ;
wire \Reg_file|registers[0][28]~q ;
wire \Reg_file|RD1[28]~167_combout ;
wire \Reg_file|RD1[28]~168_combout ;
wire \Reg_file|RD1[28]~169_combout ;
wire \Reg_file|RD2[28]~171_combout ;
wire \Reg_file|RD2[28]~170_combout ;
wire \Reg_file|RD2[28]~173_combout ;
wire \Reg_file|RD2[28]~172_combout ;
wire \Reg_file|RD2[28]~174_combout ;
wire \ALUSrc_ins|C[28]~37_combout ;
wire \ALU_ins|Mux3~0_combout ;
wire \ALU_ins|Add0~110 ;
wire \ALU_ins|Add0~113_sumout ;
wire \MemToReg|C[28]~28_combout ;
wire \PCPlus4|Add0~102 ;
wire \PCPlus4|Add0~105_sumout ;
wire \PCPlus8|Add0~94 ;
wire \PCPlus8|Add0~97_sumout ;
wire \Reg_file|RD2[28]~175_combout ;
wire \Reg_file|registers[12][29]~q ;
wire \Reg_file|registers[14][29]~feeder_combout ;
wire \Reg_file|registers[14][29]~q ;
wire \Reg_file|registers[13][29]~q ;
wire \Reg_file|RD2[29]~178_combout ;
wire \Reg_file|registers[10][29]~q ;
wire \Reg_file|registers[9][29]~q ;
wire \Reg_file|registers[8][29]~feeder_combout ;
wire \Reg_file|registers[8][29]~q ;
wire \Reg_file|registers[11][29]~q ;
wire \Reg_file|RD2[29]~176_combout ;
wire \Reg_file|registers[7][29]~q ;
wire \Reg_file|registers[6][29]~q ;
wire \Reg_file|registers[4][29]~q ;
wire \Reg_file|registers[5][29]~q ;
wire \Reg_file|RD2[29]~179_combout ;
wire \Reg_file|registers[3][29]~q ;
wire \Reg_file|registers[2][29]~q ;
wire \Reg_file|registers[0][29]~feeder_combout ;
wire \Reg_file|registers[0][29]~q ;
wire \Reg_file|registers[1][29]~feeder_combout ;
wire \Reg_file|registers[1][29]~q ;
wire \Reg_file|RD2[29]~177_combout ;
wire \Reg_file|RD2[29]~180_combout ;
wire \ALUSrc_ins|C[29]~38_combout ;
wire \Reg_file|RD1[29]~171_combout ;
wire \Reg_file|RD1[29]~172_combout ;
wire \Reg_file|RD1[29]~170_combout ;
wire \Reg_file|RD1[29]~173_combout ;
wire \Reg_file|RD1[29]~174_combout ;
wire \Reg_file|RD1[29]~175_combout ;
wire \ALU_ins|Mux2~0_combout ;
wire \readData[29]~input_o ;
wire \ALU_ins|Add0~114 ;
wire \ALU_ins|Add0~117_sumout ;
wire \MemToReg|C[29]~29_combout ;
wire \PCPlus4|Add0~106 ;
wire \PCPlus4|Add0~109_sumout ;
wire \PCPlus8|Add0~98 ;
wire \PCPlus8|Add0~101_sumout ;
wire \Reg_file|RD2[29]~181_combout ;
wire \readData[30]~input_o ;
wire \PC_Register|Q[30]~feeder_combout ;
wire \PCPlus4|Add0~110 ;
wire \PCPlus4|Add0~113_sumout ;
wire \PCPlus8|Add0~102 ;
wire \PCPlus8|Add0~105_sumout ;
wire \ALUSrc_ins|C[30]~39_combout ;
wire \Reg_file|registers[9][30]~q ;
wire \Reg_file|registers[11][30]~q ;
wire \Reg_file|registers[8][30]~q ;
wire \Reg_file|registers[10][30]~q ;
wire \Reg_file|RD1[30]~178_combout ;
wire \Reg_file|registers[12][30]~feeder_combout ;
wire \Reg_file|registers[12][30]~q ;
wire \Reg_file|registers[13][30]~q ;
wire \Reg_file|registers[14][30]~q ;
wire \Reg_file|RD1[30]~176_combout ;
wire \Reg_file|registers[3][30]~q ;
wire \Reg_file|registers[1][30]~q ;
wire \Reg_file|registers[0][30]~q ;
wire \Reg_file|RD1[30]~179_combout ;
wire \Reg_file|registers[6][30]~q ;
wire \Reg_file|registers[7][30]~q ;
wire \Reg_file|registers[4][30]~q ;
wire \Reg_file|registers[5][30]~q ;
wire \Reg_file|RD1[30]~177_combout ;
wire \Reg_file|RD1[30]~180_combout ;
wire \Reg_file|RD1[30]~181_combout ;
wire \ALU_ins|Mux1~0_combout ;
wire \ALU_ins|Add0~118 ;
wire \ALU_ins|Add0~121_sumout ;
wire \MemToReg|C[30]~30_combout ;
wire \Reg_file|registers[2][30]~q ;
wire \Reg_file|RD2[30]~183_combout ;
wire \Reg_file|RD2[30]~185_combout ;
wire \Reg_file|RD2[30]~182_combout ;
wire \Reg_file|RD2[30]~184_combout ;
wire \Reg_file|RD2[30]~186_combout ;
wire \Reg_file|RD2[30]~187_combout ;
wire \readData[31]~input_o ;
wire \Reg_file|registers[2][31]~q ;
wire \Reg_file|registers[1][31]~feeder_combout ;
wire \Reg_file|registers[1][31]~q ;
wire \Reg_file|registers[3][31]~q ;
wire \Reg_file|registers[0][31]~q ;
wire \Reg_file|RD1[31]~185_combout ;
wire \Reg_file|registers[8][31]~feeder_combout ;
wire \Reg_file|registers[8][31]~q ;
wire \Reg_file|registers[11][31]~q ;
wire \Reg_file|registers[10][31]~q ;
wire \Reg_file|registers[9][31]~feeder_combout ;
wire \Reg_file|registers[9][31]~q ;
wire \Reg_file|RD1[31]~184_combout ;
wire \Reg_file|registers[7][31]~q ;
wire \Reg_file|registers[6][31]~q ;
wire \Reg_file|registers[4][31]~feeder_combout ;
wire \Reg_file|registers[4][31]~q ;
wire \Reg_file|registers[5][31]~q ;
wire \Reg_file|RD1[31]~183_combout ;
wire \Reg_file|registers[13][31]~q ;
wire \Reg_file|registers[14][31]~q ;
wire \Reg_file|registers[12][31]~feeder_combout ;
wire \Reg_file|registers[12][31]~q ;
wire \Reg_file|RD1[31]~182_combout ;
wire \Reg_file|RD1[31]~186_combout ;
wire \Reg_file|RD1[31]~187_combout ;
wire \Reg_file|RD2[31]~191_combout ;
wire \Reg_file|RD2[31]~189_combout ;
wire \Reg_file|RD2[31]~188_combout ;
wire \Reg_file|RD2[31]~190_combout ;
wire \Reg_file|RD2[31]~192_combout ;
wire \ALUSrc_ins|C[31]~40_combout ;
wire \ALU_ins|Mux0~0_combout ;
wire \ALU_ins|Add0~122 ;
wire \ALU_ins|Add0~125_sumout ;
wire \MemToReg|C[31]~31_combout ;
wire \PCPlus4|Add0~114 ;
wire \PCPlus4|Add0~117_sumout ;
wire \PCPlus8|Add0~106 ;
wire \PCPlus8|Add0~109_sumout ;
wire \Reg_file|RD2[31]~193_combout ;
wire \CU_Inst|MemWrite~0_combout ;
wire \ALU_ins|Mux31~1_combout ;
wire \ALU_ins|Mux30~1_combout ;
wire \ALU_ins|Mux26~1_combout ;
wire \ALU_ins|Mux25~1_combout ;
wire \ALU_ins|Mux24~1_combout ;
wire \ALU_ins|Mux23~1_combout ;
wire \ALU_ins|Mux22~1_combout ;
wire \ALU_ins|Mux21~1_combout ;
wire \ALU_ins|Mux20~1_combout ;
wire \ALU_ins|Mux19~1_combout ;
wire \ALU_ins|Mux18~1_combout ;
wire \ALU_ins|Mux17~1_combout ;
wire \ALU_ins|Mux16~1_combout ;
wire \ALU_ins|Mux15~1_combout ;
wire \ALU_ins|Mux14~1_combout ;
wire \ALU_ins|Mux13~1_combout ;
wire \ALU_ins|Mux12~1_combout ;
wire \ALU_ins|Mux11~1_combout ;
wire \ALU_ins|Mux10~1_combout ;
wire \ALU_ins|Mux9~1_combout ;
wire \ALU_ins|Mux8~1_combout ;
wire \ALU_ins|Mux7~1_combout ;
wire \ALU_ins|Mux6~1_combout ;
wire \ALU_ins|Mux5~1_combout ;
wire \ALU_ins|Mux4~1_combout ;
wire \ALU_ins|Mux3~1_combout ;
wire \ALU_ins|Mux2~1_combout ;
wire \ALU_ins|Mux1~1_combout ;
wire \ALU_ins|Mux0~1_combout ;
wire [31:0] \PC_Register|Q ;


// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \WriteData[0]~output (
	.i(\Reg_file|RD2[0]~200_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[0]),
	.obar());
// synopsys translate_off
defparam \WriteData[0]~output .bus_hold = "false";
defparam \WriteData[0]~output .open_drain_output = "false";
defparam \WriteData[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \WriteData[1]~output (
	.i(\Reg_file|RD2[1]~196_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[1]),
	.obar());
// synopsys translate_off
defparam \WriteData[1]~output .bus_hold = "false";
defparam \WriteData[1]~output .open_drain_output = "false";
defparam \WriteData[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \WriteData[2]~output (
	.i(\Reg_file|RD2[2]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[2]),
	.obar());
// synopsys translate_off
defparam \WriteData[2]~output .bus_hold = "false";
defparam \WriteData[2]~output .open_drain_output = "false";
defparam \WriteData[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \WriteData[3]~output (
	.i(\Reg_file|RD2[3]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[3]),
	.obar());
// synopsys translate_off
defparam \WriteData[3]~output .bus_hold = "false";
defparam \WriteData[3]~output .open_drain_output = "false";
defparam \WriteData[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \WriteData[4]~output (
	.i(\Reg_file|RD2[4]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[4]),
	.obar());
// synopsys translate_off
defparam \WriteData[4]~output .bus_hold = "false";
defparam \WriteData[4]~output .open_drain_output = "false";
defparam \WriteData[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \WriteData[5]~output (
	.i(\Reg_file|RD2[5]~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[5]),
	.obar());
// synopsys translate_off
defparam \WriteData[5]~output .bus_hold = "false";
defparam \WriteData[5]~output .open_drain_output = "false";
defparam \WriteData[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \WriteData[6]~output (
	.i(\Reg_file|RD2[6]~43_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[6]),
	.obar());
// synopsys translate_off
defparam \WriteData[6]~output .bus_hold = "false";
defparam \WriteData[6]~output .open_drain_output = "false";
defparam \WriteData[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \WriteData[7]~output (
	.i(\Reg_file|RD2[7]~49_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[7]),
	.obar());
// synopsys translate_off
defparam \WriteData[7]~output .bus_hold = "false";
defparam \WriteData[7]~output .open_drain_output = "false";
defparam \WriteData[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \WriteData[8]~output (
	.i(\Reg_file|RD2[8]~55_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[8]),
	.obar());
// synopsys translate_off
defparam \WriteData[8]~output .bus_hold = "false";
defparam \WriteData[8]~output .open_drain_output = "false";
defparam \WriteData[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \WriteData[9]~output (
	.i(\Reg_file|RD2[9]~61_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[9]),
	.obar());
// synopsys translate_off
defparam \WriteData[9]~output .bus_hold = "false";
defparam \WriteData[9]~output .open_drain_output = "false";
defparam \WriteData[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \WriteData[10]~output (
	.i(\Reg_file|RD2[10]~67_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[10]),
	.obar());
// synopsys translate_off
defparam \WriteData[10]~output .bus_hold = "false";
defparam \WriteData[10]~output .open_drain_output = "false";
defparam \WriteData[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \WriteData[11]~output (
	.i(\Reg_file|RD2[11]~73_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[11]),
	.obar());
// synopsys translate_off
defparam \WriteData[11]~output .bus_hold = "false";
defparam \WriteData[11]~output .open_drain_output = "false";
defparam \WriteData[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \WriteData[12]~output (
	.i(\Reg_file|RD2[12]~79_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[12]),
	.obar());
// synopsys translate_off
defparam \WriteData[12]~output .bus_hold = "false";
defparam \WriteData[12]~output .open_drain_output = "false";
defparam \WriteData[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \WriteData[13]~output (
	.i(\Reg_file|RD2[13]~85_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[13]),
	.obar());
// synopsys translate_off
defparam \WriteData[13]~output .bus_hold = "false";
defparam \WriteData[13]~output .open_drain_output = "false";
defparam \WriteData[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \WriteData[14]~output (
	.i(\Reg_file|RD2[14]~91_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[14]),
	.obar());
// synopsys translate_off
defparam \WriteData[14]~output .bus_hold = "false";
defparam \WriteData[14]~output .open_drain_output = "false";
defparam \WriteData[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \WriteData[15]~output (
	.i(\Reg_file|RD2[15]~97_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[15]),
	.obar());
// synopsys translate_off
defparam \WriteData[15]~output .bus_hold = "false";
defparam \WriteData[15]~output .open_drain_output = "false";
defparam \WriteData[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \WriteData[16]~output (
	.i(\Reg_file|RD2[16]~103_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[16]),
	.obar());
// synopsys translate_off
defparam \WriteData[16]~output .bus_hold = "false";
defparam \WriteData[16]~output .open_drain_output = "false";
defparam \WriteData[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \WriteData[17]~output (
	.i(\Reg_file|RD2[17]~109_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[17]),
	.obar());
// synopsys translate_off
defparam \WriteData[17]~output .bus_hold = "false";
defparam \WriteData[17]~output .open_drain_output = "false";
defparam \WriteData[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \WriteData[18]~output (
	.i(\Reg_file|RD2[18]~115_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[18]),
	.obar());
// synopsys translate_off
defparam \WriteData[18]~output .bus_hold = "false";
defparam \WriteData[18]~output .open_drain_output = "false";
defparam \WriteData[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \WriteData[19]~output (
	.i(\Reg_file|RD2[19]~121_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[19]),
	.obar());
// synopsys translate_off
defparam \WriteData[19]~output .bus_hold = "false";
defparam \WriteData[19]~output .open_drain_output = "false";
defparam \WriteData[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \WriteData[20]~output (
	.i(\Reg_file|RD2[20]~127_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[20]),
	.obar());
// synopsys translate_off
defparam \WriteData[20]~output .bus_hold = "false";
defparam \WriteData[20]~output .open_drain_output = "false";
defparam \WriteData[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \WriteData[21]~output (
	.i(\Reg_file|RD2[21]~133_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[21]),
	.obar());
// synopsys translate_off
defparam \WriteData[21]~output .bus_hold = "false";
defparam \WriteData[21]~output .open_drain_output = "false";
defparam \WriteData[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \WriteData[22]~output (
	.i(\Reg_file|RD2[22]~139_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[22]),
	.obar());
// synopsys translate_off
defparam \WriteData[22]~output .bus_hold = "false";
defparam \WriteData[22]~output .open_drain_output = "false";
defparam \WriteData[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \WriteData[23]~output (
	.i(\Reg_file|RD2[23]~145_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[23]),
	.obar());
// synopsys translate_off
defparam \WriteData[23]~output .bus_hold = "false";
defparam \WriteData[23]~output .open_drain_output = "false";
defparam \WriteData[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \WriteData[24]~output (
	.i(\Reg_file|RD2[24]~151_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[24]),
	.obar());
// synopsys translate_off
defparam \WriteData[24]~output .bus_hold = "false";
defparam \WriteData[24]~output .open_drain_output = "false";
defparam \WriteData[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \WriteData[25]~output (
	.i(\Reg_file|RD2[25]~157_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[25]),
	.obar());
// synopsys translate_off
defparam \WriteData[25]~output .bus_hold = "false";
defparam \WriteData[25]~output .open_drain_output = "false";
defparam \WriteData[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \WriteData[26]~output (
	.i(\Reg_file|RD2[26]~163_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[26]),
	.obar());
// synopsys translate_off
defparam \WriteData[26]~output .bus_hold = "false";
defparam \WriteData[26]~output .open_drain_output = "false";
defparam \WriteData[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \WriteData[27]~output (
	.i(\Reg_file|RD2[27]~169_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[27]),
	.obar());
// synopsys translate_off
defparam \WriteData[27]~output .bus_hold = "false";
defparam \WriteData[27]~output .open_drain_output = "false";
defparam \WriteData[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \WriteData[28]~output (
	.i(\Reg_file|RD2[28]~175_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[28]),
	.obar());
// synopsys translate_off
defparam \WriteData[28]~output .bus_hold = "false";
defparam \WriteData[28]~output .open_drain_output = "false";
defparam \WriteData[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \WriteData[29]~output (
	.i(\Reg_file|RD2[29]~181_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[29]),
	.obar());
// synopsys translate_off
defparam \WriteData[29]~output .bus_hold = "false";
defparam \WriteData[29]~output .open_drain_output = "false";
defparam \WriteData[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \WriteData[30]~output (
	.i(\Reg_file|RD2[30]~187_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[30]),
	.obar());
// synopsys translate_off
defparam \WriteData[30]~output .bus_hold = "false";
defparam \WriteData[30]~output .open_drain_output = "false";
defparam \WriteData[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \WriteData[31]~output (
	.i(\Reg_file|RD2[31]~193_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[31]),
	.obar());
// synopsys translate_off
defparam \WriteData[31]~output .bus_hold = "false";
defparam \WriteData[31]~output .open_drain_output = "false";
defparam \WriteData[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \MemWrite~output (
	.i(\CU_Inst|MemWrite~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemWrite),
	.obar());
// synopsys translate_off
defparam \MemWrite~output .bus_hold = "false";
defparam \MemWrite~output .open_drain_output = "false";
defparam \MemWrite~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \PC_Addres[0]~output (
	.i(\PC_Register|Q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[0]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[0]~output .bus_hold = "false";
defparam \PC_Addres[0]~output .open_drain_output = "false";
defparam \PC_Addres[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \PC_Addres[1]~output (
	.i(\PC_Register|Q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[1]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[1]~output .bus_hold = "false";
defparam \PC_Addres[1]~output .open_drain_output = "false";
defparam \PC_Addres[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \PC_Addres[2]~output (
	.i(\PC_Register|Q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[2]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[2]~output .bus_hold = "false";
defparam \PC_Addres[2]~output .open_drain_output = "false";
defparam \PC_Addres[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \PC_Addres[3]~output (
	.i(\PC_Register|Q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[3]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[3]~output .bus_hold = "false";
defparam \PC_Addres[3]~output .open_drain_output = "false";
defparam \PC_Addres[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \PC_Addres[4]~output (
	.i(\PC_Register|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[4]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[4]~output .bus_hold = "false";
defparam \PC_Addres[4]~output .open_drain_output = "false";
defparam \PC_Addres[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \PC_Addres[5]~output (
	.i(\PC_Register|Q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[5]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[5]~output .bus_hold = "false";
defparam \PC_Addres[5]~output .open_drain_output = "false";
defparam \PC_Addres[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \PC_Addres[6]~output (
	.i(\PC_Register|Q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[6]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[6]~output .bus_hold = "false";
defparam \PC_Addres[6]~output .open_drain_output = "false";
defparam \PC_Addres[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \PC_Addres[7]~output (
	.i(\PC_Register|Q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[7]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[7]~output .bus_hold = "false";
defparam \PC_Addres[7]~output .open_drain_output = "false";
defparam \PC_Addres[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \PC_Addres[8]~output (
	.i(\PC_Register|Q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[8]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[8]~output .bus_hold = "false";
defparam \PC_Addres[8]~output .open_drain_output = "false";
defparam \PC_Addres[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \PC_Addres[9]~output (
	.i(\PC_Register|Q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[9]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[9]~output .bus_hold = "false";
defparam \PC_Addres[9]~output .open_drain_output = "false";
defparam \PC_Addres[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \PC_Addres[10]~output (
	.i(\PC_Register|Q [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[10]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[10]~output .bus_hold = "false";
defparam \PC_Addres[10]~output .open_drain_output = "false";
defparam \PC_Addres[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \PC_Addres[11]~output (
	.i(\PC_Register|Q [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[11]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[11]~output .bus_hold = "false";
defparam \PC_Addres[11]~output .open_drain_output = "false";
defparam \PC_Addres[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \PC_Addres[12]~output (
	.i(\PC_Register|Q [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[12]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[12]~output .bus_hold = "false";
defparam \PC_Addres[12]~output .open_drain_output = "false";
defparam \PC_Addres[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \PC_Addres[13]~output (
	.i(\PC_Register|Q [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[13]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[13]~output .bus_hold = "false";
defparam \PC_Addres[13]~output .open_drain_output = "false";
defparam \PC_Addres[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \PC_Addres[14]~output (
	.i(\PC_Register|Q [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[14]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[14]~output .bus_hold = "false";
defparam \PC_Addres[14]~output .open_drain_output = "false";
defparam \PC_Addres[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \PC_Addres[15]~output (
	.i(\PC_Register|Q [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[15]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[15]~output .bus_hold = "false";
defparam \PC_Addres[15]~output .open_drain_output = "false";
defparam \PC_Addres[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \PC_Addres[16]~output (
	.i(\PC_Register|Q [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[16]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[16]~output .bus_hold = "false";
defparam \PC_Addres[16]~output .open_drain_output = "false";
defparam \PC_Addres[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \PC_Addres[17]~output (
	.i(\PC_Register|Q [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[17]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[17]~output .bus_hold = "false";
defparam \PC_Addres[17]~output .open_drain_output = "false";
defparam \PC_Addres[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \PC_Addres[18]~output (
	.i(\PC_Register|Q [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[18]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[18]~output .bus_hold = "false";
defparam \PC_Addres[18]~output .open_drain_output = "false";
defparam \PC_Addres[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \PC_Addres[19]~output (
	.i(\PC_Register|Q [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[19]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[19]~output .bus_hold = "false";
defparam \PC_Addres[19]~output .open_drain_output = "false";
defparam \PC_Addres[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \PC_Addres[20]~output (
	.i(\PC_Register|Q [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[20]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[20]~output .bus_hold = "false";
defparam \PC_Addres[20]~output .open_drain_output = "false";
defparam \PC_Addres[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \PC_Addres[21]~output (
	.i(\PC_Register|Q [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[21]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[21]~output .bus_hold = "false";
defparam \PC_Addres[21]~output .open_drain_output = "false";
defparam \PC_Addres[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \PC_Addres[22]~output (
	.i(\PC_Register|Q [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[22]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[22]~output .bus_hold = "false";
defparam \PC_Addres[22]~output .open_drain_output = "false";
defparam \PC_Addres[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \PC_Addres[23]~output (
	.i(\PC_Register|Q [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[23]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[23]~output .bus_hold = "false";
defparam \PC_Addres[23]~output .open_drain_output = "false";
defparam \PC_Addres[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \PC_Addres[24]~output (
	.i(\PC_Register|Q [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[24]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[24]~output .bus_hold = "false";
defparam \PC_Addres[24]~output .open_drain_output = "false";
defparam \PC_Addres[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \PC_Addres[25]~output (
	.i(\PC_Register|Q [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[25]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[25]~output .bus_hold = "false";
defparam \PC_Addres[25]~output .open_drain_output = "false";
defparam \PC_Addres[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \PC_Addres[26]~output (
	.i(\PC_Register|Q [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[26]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[26]~output .bus_hold = "false";
defparam \PC_Addres[26]~output .open_drain_output = "false";
defparam \PC_Addres[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \PC_Addres[27]~output (
	.i(\PC_Register|Q [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[27]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[27]~output .bus_hold = "false";
defparam \PC_Addres[27]~output .open_drain_output = "false";
defparam \PC_Addres[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \PC_Addres[28]~output (
	.i(\PC_Register|Q [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[28]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[28]~output .bus_hold = "false";
defparam \PC_Addres[28]~output .open_drain_output = "false";
defparam \PC_Addres[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \PC_Addres[29]~output (
	.i(\PC_Register|Q [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[29]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[29]~output .bus_hold = "false";
defparam \PC_Addres[29]~output .open_drain_output = "false";
defparam \PC_Addres[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \PC_Addres[30]~output (
	.i(\PC_Register|Q [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[30]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[30]~output .bus_hold = "false";
defparam \PC_Addres[30]~output .open_drain_output = "false";
defparam \PC_Addres[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \PC_Addres[31]~output (
	.i(\PC_Register|Q [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[31]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[31]~output .bus_hold = "false";
defparam \PC_Addres[31]~output .open_drain_output = "false";
defparam \PC_Addres[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \Addres[0]~output (
	.i(\ALU_ins|Mux31~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[0]),
	.obar());
// synopsys translate_off
defparam \Addres[0]~output .bus_hold = "false";
defparam \Addres[0]~output .open_drain_output = "false";
defparam \Addres[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \Addres[1]~output (
	.i(\ALU_ins|Mux30~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[1]),
	.obar());
// synopsys translate_off
defparam \Addres[1]~output .bus_hold = "false";
defparam \Addres[1]~output .open_drain_output = "false";
defparam \Addres[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \Addres[2]~output (
	.i(\ALU_ins|Mux29~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[2]),
	.obar());
// synopsys translate_off
defparam \Addres[2]~output .bus_hold = "false";
defparam \Addres[2]~output .open_drain_output = "false";
defparam \Addres[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \Addres[3]~output (
	.i(\ALU_ins|Mux28~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[3]),
	.obar());
// synopsys translate_off
defparam \Addres[3]~output .bus_hold = "false";
defparam \Addres[3]~output .open_drain_output = "false";
defparam \Addres[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \Addres[4]~output (
	.i(\ALU_ins|Mux27~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[4]),
	.obar());
// synopsys translate_off
defparam \Addres[4]~output .bus_hold = "false";
defparam \Addres[4]~output .open_drain_output = "false";
defparam \Addres[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \Addres[5]~output (
	.i(\ALU_ins|Mux26~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[5]),
	.obar());
// synopsys translate_off
defparam \Addres[5]~output .bus_hold = "false";
defparam \Addres[5]~output .open_drain_output = "false";
defparam \Addres[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \Addres[6]~output (
	.i(\ALU_ins|Mux25~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[6]),
	.obar());
// synopsys translate_off
defparam \Addres[6]~output .bus_hold = "false";
defparam \Addres[6]~output .open_drain_output = "false";
defparam \Addres[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \Addres[7]~output (
	.i(\ALU_ins|Mux24~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[7]),
	.obar());
// synopsys translate_off
defparam \Addres[7]~output .bus_hold = "false";
defparam \Addres[7]~output .open_drain_output = "false";
defparam \Addres[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \Addres[8]~output (
	.i(\ALU_ins|Mux23~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[8]),
	.obar());
// synopsys translate_off
defparam \Addres[8]~output .bus_hold = "false";
defparam \Addres[8]~output .open_drain_output = "false";
defparam \Addres[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \Addres[9]~output (
	.i(\ALU_ins|Mux22~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[9]),
	.obar());
// synopsys translate_off
defparam \Addres[9]~output .bus_hold = "false";
defparam \Addres[9]~output .open_drain_output = "false";
defparam \Addres[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \Addres[10]~output (
	.i(\ALU_ins|Mux21~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[10]),
	.obar());
// synopsys translate_off
defparam \Addres[10]~output .bus_hold = "false";
defparam \Addres[10]~output .open_drain_output = "false";
defparam \Addres[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \Addres[11]~output (
	.i(\ALU_ins|Mux20~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[11]),
	.obar());
// synopsys translate_off
defparam \Addres[11]~output .bus_hold = "false";
defparam \Addres[11]~output .open_drain_output = "false";
defparam \Addres[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \Addres[12]~output (
	.i(\ALU_ins|Mux19~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[12]),
	.obar());
// synopsys translate_off
defparam \Addres[12]~output .bus_hold = "false";
defparam \Addres[12]~output .open_drain_output = "false";
defparam \Addres[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \Addres[13]~output (
	.i(\ALU_ins|Mux18~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[13]),
	.obar());
// synopsys translate_off
defparam \Addres[13]~output .bus_hold = "false";
defparam \Addres[13]~output .open_drain_output = "false";
defparam \Addres[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \Addres[14]~output (
	.i(\ALU_ins|Mux17~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[14]),
	.obar());
// synopsys translate_off
defparam \Addres[14]~output .bus_hold = "false";
defparam \Addres[14]~output .open_drain_output = "false";
defparam \Addres[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \Addres[15]~output (
	.i(\ALU_ins|Mux16~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[15]),
	.obar());
// synopsys translate_off
defparam \Addres[15]~output .bus_hold = "false";
defparam \Addres[15]~output .open_drain_output = "false";
defparam \Addres[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \Addres[16]~output (
	.i(\ALU_ins|Mux15~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[16]),
	.obar());
// synopsys translate_off
defparam \Addres[16]~output .bus_hold = "false";
defparam \Addres[16]~output .open_drain_output = "false";
defparam \Addres[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \Addres[17]~output (
	.i(\ALU_ins|Mux14~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[17]),
	.obar());
// synopsys translate_off
defparam \Addres[17]~output .bus_hold = "false";
defparam \Addres[17]~output .open_drain_output = "false";
defparam \Addres[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \Addres[18]~output (
	.i(\ALU_ins|Mux13~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[18]),
	.obar());
// synopsys translate_off
defparam \Addres[18]~output .bus_hold = "false";
defparam \Addres[18]~output .open_drain_output = "false";
defparam \Addres[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \Addres[19]~output (
	.i(\ALU_ins|Mux12~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[19]),
	.obar());
// synopsys translate_off
defparam \Addres[19]~output .bus_hold = "false";
defparam \Addres[19]~output .open_drain_output = "false";
defparam \Addres[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \Addres[20]~output (
	.i(\ALU_ins|Mux11~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[20]),
	.obar());
// synopsys translate_off
defparam \Addres[20]~output .bus_hold = "false";
defparam \Addres[20]~output .open_drain_output = "false";
defparam \Addres[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \Addres[21]~output (
	.i(\ALU_ins|Mux10~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[21]),
	.obar());
// synopsys translate_off
defparam \Addres[21]~output .bus_hold = "false";
defparam \Addres[21]~output .open_drain_output = "false";
defparam \Addres[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \Addres[22]~output (
	.i(\ALU_ins|Mux9~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[22]),
	.obar());
// synopsys translate_off
defparam \Addres[22]~output .bus_hold = "false";
defparam \Addres[22]~output .open_drain_output = "false";
defparam \Addres[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \Addres[23]~output (
	.i(\ALU_ins|Mux8~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[23]),
	.obar());
// synopsys translate_off
defparam \Addres[23]~output .bus_hold = "false";
defparam \Addres[23]~output .open_drain_output = "false";
defparam \Addres[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \Addres[24]~output (
	.i(\ALU_ins|Mux7~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[24]),
	.obar());
// synopsys translate_off
defparam \Addres[24]~output .bus_hold = "false";
defparam \Addres[24]~output .open_drain_output = "false";
defparam \Addres[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \Addres[25]~output (
	.i(\ALU_ins|Mux6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[25]),
	.obar());
// synopsys translate_off
defparam \Addres[25]~output .bus_hold = "false";
defparam \Addres[25]~output .open_drain_output = "false";
defparam \Addres[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \Addres[26]~output (
	.i(\ALU_ins|Mux5~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[26]),
	.obar());
// synopsys translate_off
defparam \Addres[26]~output .bus_hold = "false";
defparam \Addres[26]~output .open_drain_output = "false";
defparam \Addres[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \Addres[27]~output (
	.i(\ALU_ins|Mux4~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[27]),
	.obar());
// synopsys translate_off
defparam \Addres[27]~output .bus_hold = "false";
defparam \Addres[27]~output .open_drain_output = "false";
defparam \Addres[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \Addres[28]~output (
	.i(\ALU_ins|Mux3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[28]),
	.obar());
// synopsys translate_off
defparam \Addres[28]~output .bus_hold = "false";
defparam \Addres[28]~output .open_drain_output = "false";
defparam \Addres[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \Addres[29]~output (
	.i(\ALU_ins|Mux2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[29]),
	.obar());
// synopsys translate_off
defparam \Addres[29]~output .bus_hold = "false";
defparam \Addres[29]~output .open_drain_output = "false";
defparam \Addres[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \Addres[30]~output (
	.i(\ALU_ins|Mux1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[30]),
	.obar());
// synopsys translate_off
defparam \Addres[30]~output .bus_hold = "false";
defparam \Addres[30]~output .open_drain_output = "false";
defparam \Addres[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \Addres[31]~output (
	.i(\ALU_ins|Mux0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[31]),
	.obar());
// synopsys translate_off
defparam \Addres[31]~output .bus_hold = "false";
defparam \Addres[31]~output .open_drain_output = "false";
defparam \Addres[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \Instruction[15]~input (
	.i(Instruction[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[15]~input_o ));
// synopsys translate_off
defparam \Instruction[15]~input .bus_hold = "false";
defparam \Instruction[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \Instruction[14]~input (
	.i(Instruction[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[14]~input_o ));
// synopsys translate_off
defparam \Instruction[14]~input .bus_hold = "false";
defparam \Instruction[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \Instruction[13]~input (
	.i(Instruction[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[13]~input_o ));
// synopsys translate_off
defparam \Instruction[13]~input .bus_hold = "false";
defparam \Instruction[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \Instruction[12]~input (
	.i(Instruction[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[12]~input_o ));
// synopsys translate_off
defparam \Instruction[12]~input .bus_hold = "false";
defparam \Instruction[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N3
cyclonev_lcell_comb \Reg_file|Equal2~0 (
// Equation(s):
// \Reg_file|Equal2~0_combout  = ( \Instruction[12]~input_o  & ( (\Instruction[15]~input_o  & (\Instruction[14]~input_o  & \Instruction[13]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Instruction[13]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|Equal2~0 .extended_lut = "off";
defparam \Reg_file|Equal2~0 .lut_mask = 64'h0000000001010101;
defparam \Reg_file|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \Instruction[22]~input (
	.i(Instruction[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[22]~input_o ));
// synopsys translate_off
defparam \Instruction[22]~input .bus_hold = "false";
defparam \Instruction[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \Instruction[27]~input (
	.i(Instruction[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[27]~input_o ));
// synopsys translate_off
defparam \Instruction[27]~input .bus_hold = "false";
defparam \Instruction[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N52
cyclonev_io_ibuf \Instruction[21]~input (
	.i(Instruction[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[21]~input_o ));
// synopsys translate_off
defparam \Instruction[21]~input .bus_hold = "false";
defparam \Instruction[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \Instruction[23]~input (
	.i(Instruction[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[23]~input_o ));
// synopsys translate_off
defparam \Instruction[23]~input .bus_hold = "false";
defparam \Instruction[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N1
cyclonev_io_ibuf \Instruction[24]~input (
	.i(Instruction[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[24]~input_o ));
// synopsys translate_off
defparam \Instruction[24]~input .bus_hold = "false";
defparam \Instruction[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \Instruction[26]~input (
	.i(Instruction[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[26]~input_o ));
// synopsys translate_off
defparam \Instruction[26]~input .bus_hold = "false";
defparam \Instruction[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N33
cyclonev_lcell_comb \CU_Inst|inst_ALU_Deco|ALUControl~2 (
// Equation(s):
// \CU_Inst|inst_ALU_Deco|ALUControl~2_combout  = ( \Instruction[24]~input_o  & ( !\Instruction[26]~input_o  & ( (!\Instruction[22]~input_o  & (!\Instruction[27]~input_o  & (!\Instruction[21]~input_o  & \Instruction[23]~input_o ))) ) ) ) # ( 
// !\Instruction[24]~input_o  & ( !\Instruction[26]~input_o  & ( (!\Instruction[22]~input_o  & (!\Instruction[27]~input_o  & (!\Instruction[21]~input_o  & !\Instruction[23]~input_o ))) ) ) )

	.dataa(!\Instruction[22]~input_o ),
	.datab(!\Instruction[27]~input_o ),
	.datac(!\Instruction[21]~input_o ),
	.datad(!\Instruction[23]~input_o ),
	.datae(!\Instruction[24]~input_o ),
	.dataf(!\Instruction[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|inst_ALU_Deco|ALUControl~2 .extended_lut = "off";
defparam \CU_Inst|inst_ALU_Deco|ALUControl~2 .lut_mask = 64'h8000008000000000;
defparam \CU_Inst|inst_ALU_Deco|ALUControl~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N35
cyclonev_io_ibuf \readData[0]~input (
	.i(readData[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[0]~input_o ));
// synopsys translate_off
defparam \readData[0]~input .bus_hold = "false";
defparam \readData[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \Instruction[0]~input (
	.i(Instruction[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[0]~input_o ));
// synopsys translate_off
defparam \Instruction[0]~input .bus_hold = "false";
defparam \Instruction[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \Instruction[25]~input (
	.i(Instruction[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[25]~input_o ));
// synopsys translate_off
defparam \Instruction[25]~input .bus_hold = "false";
defparam \Instruction[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N57
cyclonev_lcell_comb \CU_Inst|inst_Main_Deco|Mux0~0 (
// Equation(s):
// \CU_Inst|inst_Main_Deco|Mux0~0_combout  = ( \Instruction[26]~input_o  & ( \Instruction[27]~input_o  ) ) # ( !\Instruction[26]~input_o  & ( (!\Instruction[25]~input_o  & !\Instruction[27]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instruction[25]~input_o ),
	.datad(!\Instruction[27]~input_o ),
	.datae(!\Instruction[26]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|inst_Main_Deco|Mux0~0 .extended_lut = "off";
defparam \CU_Inst|inst_Main_Deco|Mux0~0 .lut_mask = 64'hF00000FFF00000FF;
defparam \CU_Inst|inst_Main_Deco|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N12
cyclonev_lcell_comb \CU_Inst|inst_ALU_Deco|ALUControl~0 (
// Equation(s):
// \CU_Inst|inst_ALU_Deco|ALUControl~0_combout  = ( \Instruction[24]~input_o  & ( !\Instruction[21]~input_o  & ( (\Instruction[23]~input_o  & !\Instruction[22]~input_o ) ) ) ) # ( !\Instruction[24]~input_o  & ( !\Instruction[21]~input_o  & ( 
// (!\Instruction[23]~input_o  & \Instruction[22]~input_o ) ) ) )

	.dataa(!\Instruction[23]~input_o ),
	.datab(gnd),
	.datac(!\Instruction[22]~input_o ),
	.datad(gnd),
	.datae(!\Instruction[24]~input_o ),
	.dataf(!\Instruction[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|inst_ALU_Deco|ALUControl~0 .extended_lut = "off";
defparam \CU_Inst|inst_ALU_Deco|ALUControl~0 .lut_mask = 64'h0A0A505000000000;
defparam \CU_Inst|inst_ALU_Deco|ALUControl~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N57
cyclonev_lcell_comb \CU_Inst|inst_Main_Deco|Decoder0~0 (
// Equation(s):
// \CU_Inst|inst_Main_Deco|Decoder0~0_combout  = (\Instruction[27]~input_o ) # (\Instruction[26]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instruction[26]~input_o ),
	.datad(!\Instruction[27]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|inst_Main_Deco|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|inst_Main_Deco|Decoder0~0 .extended_lut = "off";
defparam \CU_Inst|inst_Main_Deco|Decoder0~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \CU_Inst|inst_Main_Deco|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \CU_Inst|inst_ALU_Deco|ALUControl~1 (
// Equation(s):
// \CU_Inst|inst_ALU_Deco|ALUControl~1_combout  = (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & !\CU_Inst|inst_Main_Deco|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\CU_Inst|inst_Main_Deco|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|inst_ALU_Deco|ALUControl~1 .extended_lut = "off";
defparam \CU_Inst|inst_ALU_Deco|ALUControl~1 .lut_mask = 64'h0F000F000F000F00;
defparam \CU_Inst|inst_ALU_Deco|ALUControl~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N39
cyclonev_lcell_comb \PC_Register|Q[0]~feeder (
// Equation(s):
// \PC_Register|Q[0]~feeder_combout  = ( \MemToReg|C[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_Register|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_Register|Q[0]~feeder .extended_lut = "off";
defparam \PC_Register|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_Register|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \Instruction[28]~input (
	.i(Instruction[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[28]~input_o ));
// synopsys translate_off
defparam \Instruction[28]~input .bus_hold = "false";
defparam \Instruction[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N52
cyclonev_io_ibuf \Instruction[31]~input (
	.i(Instruction[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[31]~input_o ));
// synopsys translate_off
defparam \Instruction[31]~input .bus_hold = "false";
defparam \Instruction[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N35
cyclonev_io_ibuf \Instruction[30]~input (
	.i(Instruction[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[30]~input_o ));
// synopsys translate_off
defparam \Instruction[30]~input .bus_hold = "false";
defparam \Instruction[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \Instruction[29]~input (
	.i(Instruction[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[29]~input_o ));
// synopsys translate_off
defparam \Instruction[29]~input .bus_hold = "false";
defparam \Instruction[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N51
cyclonev_lcell_comb \CU_Inst|inst_Condition_Check|Mux0~0 (
// Equation(s):
// \CU_Inst|inst_Condition_Check|Mux0~0_combout  = ( \Instruction[29]~input_o  & ( !\Instruction[28]~input_o  $ (!\Instruction[31]~input_o ) ) ) # ( !\Instruction[29]~input_o  & ( !\Instruction[28]~input_o  $ (((!\Instruction[31]~input_o ) # 
// (!\Instruction[30]~input_o ))) ) )

	.dataa(!\Instruction[28]~input_o ),
	.datab(!\Instruction[31]~input_o ),
	.datac(!\Instruction[30]~input_o ),
	.datad(gnd),
	.datae(!\Instruction[29]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|inst_Condition_Check|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|inst_Condition_Check|Mux0~0 .extended_lut = "off";
defparam \CU_Inst|inst_Condition_Check|Mux0~0 .lut_mask = 64'h5656666656566666;
defparam \CU_Inst|inst_Condition_Check|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \Instruction[20]~input (
	.i(Instruction[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[20]~input_o ));
// synopsys translate_off
defparam \Instruction[20]~input .bus_hold = "false";
defparam \Instruction[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N15
cyclonev_lcell_comb \CU_Inst|PCSrc~0 (
// Equation(s):
// \CU_Inst|PCSrc~0_combout  = ( \Instruction[20]~input_o  & ( (\CU_Inst|inst_Condition_Check|Mux0~0_combout  & ((!\Instruction[27]~input_o  & (\Reg_file|Equal2~0_combout )) # (\Instruction[27]~input_o  & ((!\Instruction[26]~input_o ))))) ) ) # ( 
// !\Instruction[20]~input_o  & ( (\CU_Inst|inst_Condition_Check|Mux0~0_combout  & (!\Instruction[26]~input_o  & ((\Instruction[27]~input_o ) # (\Reg_file|Equal2~0_combout )))) ) )

	.dataa(!\CU_Inst|inst_Condition_Check|Mux0~0_combout ),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\Instruction[27]~input_o ),
	.datad(!\Instruction[26]~input_o ),
	.datae(gnd),
	.dataf(!\Instruction[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|PCSrc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|PCSrc~0 .extended_lut = "off";
defparam \CU_Inst|PCSrc~0 .lut_mask = 64'h1500150015101510;
defparam \CU_Inst|PCSrc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N41
dffeas \PC_Register|Q[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PC_Register|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU_Inst|PCSrc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[0] .is_wysiwyg = "true";
defparam \PC_Register|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \Instruction[18]~input (
	.i(Instruction[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[18]~input_o ));
// synopsys translate_off
defparam \Instruction[18]~input .bus_hold = "false";
defparam \Instruction[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \Instruction[19]~input (
	.i(Instruction[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[19]~input_o ));
// synopsys translate_off
defparam \Instruction[19]~input .bus_hold = "false";
defparam \Instruction[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \Instruction[16]~input (
	.i(Instruction[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[16]~input_o ));
// synopsys translate_off
defparam \Instruction[16]~input .bus_hold = "false";
defparam \Instruction[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \Instruction[17]~input (
	.i(Instruction[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[17]~input_o ));
// synopsys translate_off
defparam \Instruction[17]~input .bus_hold = "false";
defparam \Instruction[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N6
cyclonev_lcell_comb \Reg_file|Equal1~0 (
// Equation(s):
// \Reg_file|Equal1~0_combout  = (\Instruction[18]~input_o  & (\Instruction[19]~input_o  & (\Instruction[16]~input_o  & \Instruction[17]~input_o )))

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Instruction[17]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|Equal1~0 .extended_lut = "off";
defparam \Reg_file|Equal1~0 .lut_mask = 64'h0001000100010001;
defparam \Reg_file|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \Reg_file|registers[12][0]~feeder (
// Equation(s):
// \Reg_file|registers[12][0]~feeder_combout  = ( \MemToReg|C[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[12][0]~feeder .extended_lut = "off";
defparam \Reg_file|registers[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N30
cyclonev_lcell_comb \Reg_file|always0~0 (
// Equation(s):
// \Reg_file|always0~0_combout  = ( !\Instruction[27]~input_o  & ( (\CU_Inst|inst_Condition_Check|Mux0~0_combout  & (!\Reg_file|Equal2~0_combout  & ((!\Instruction[26]~input_o ) # (\Instruction[20]~input_o )))) ) )

	.dataa(!\Instruction[20]~input_o ),
	.datab(!\CU_Inst|inst_Condition_Check|Mux0~0_combout ),
	.datac(!\Instruction[26]~input_o ),
	.datad(!\Reg_file|Equal2~0_combout ),
	.datae(!\Instruction[27]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|always0~0 .extended_lut = "off";
defparam \Reg_file|always0~0 .lut_mask = 64'h3100000031000000;
defparam \Reg_file|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N57
cyclonev_lcell_comb \Reg_file|Decoder0~0 (
// Equation(s):
// \Reg_file|Decoder0~0_combout  = ( !\Instruction[12]~input_o  & ( (!\Instruction[13]~input_o  & \Reg_file|always0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|always0~0_combout ),
	.datae(gnd),
	.dataf(!\Instruction[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|Decoder0~0 .extended_lut = "off";
defparam \Reg_file|Decoder0~0 .lut_mask = 64'h00F000F000000000;
defparam \Reg_file|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \Reg_file|registers[12][24]~0 (
// Equation(s):
// \Reg_file|registers[12][24]~0_combout  = ( \Reg_file|Decoder0~0_combout  & ( ((\Instruction[14]~input_o  & \Instruction[15]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file|Decoder0~0_combout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Instruction[15]~input_o ),
	.datad(gnd),
	.datae(!\Reg_file|Decoder0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[12][24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[12][24]~0 .extended_lut = "off";
defparam \Reg_file|registers[12][24]~0 .lut_mask = 64'h5555575755555757;
defparam \Reg_file|registers[12][24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N50
dffeas \Reg_file|registers[12][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][0] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N45
cyclonev_lcell_comb \Reg_file|Decoder0~1 (
// Equation(s):
// \Reg_file|Decoder0~1_combout  = ( \Instruction[12]~input_o  & ( (\Reg_file|always0~0_combout  & !\Instruction[13]~input_o ) ) )

	.dataa(!\Reg_file|always0~0_combout ),
	.datab(gnd),
	.datac(!\Instruction[13]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|Decoder0~1 .extended_lut = "off";
defparam \Reg_file|Decoder0~1 .lut_mask = 64'h0000000050505050;
defparam \Reg_file|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N57
cyclonev_lcell_comb \Reg_file|registers[13][23]~1 (
// Equation(s):
// \Reg_file|registers[13][23]~1_combout  = ( \rst~input_o  ) # ( !\rst~input_o  & ( (\Instruction[14]~input_o  & (\Reg_file|Decoder0~1_combout  & \Instruction[15]~input_o )) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|Decoder0~1_combout ),
	.datad(!\Instruction[15]~input_o ),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[13][23]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[13][23]~1 .extended_lut = "off";
defparam \Reg_file|registers[13][23]~1 .lut_mask = 64'h00050005FFFFFFFF;
defparam \Reg_file|registers[13][23]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N20
dffeas \Reg_file|registers[13][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][0] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N15
cyclonev_lcell_comb \Reg_file|RD1[0]~4 (
// Equation(s):
// \Reg_file|RD1[0]~4_combout  = ( \Reg_file|registers[14][0]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[12][0]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[13][0]~q ))))) # (\Instruction[17]~input_o 
//  & (((!\Instruction[16]~input_o )))) ) ) # ( !\Reg_file|registers[14][0]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[12][0]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[13][0]~q ))))) ) )

	.dataa(!\Reg_file|registers[12][0]~q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[13][0]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[14][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[0]~4 .extended_lut = "off";
defparam \Reg_file|RD1[0]~4 .lut_mask = 64'h404C404C707C707C;
defparam \Reg_file|RD1[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N30
cyclonev_lcell_comb \Reg_file|Decoder0~2 (
// Equation(s):
// \Reg_file|Decoder0~2_combout  = ( !\Instruction[12]~input_o  & ( (\Instruction[13]~input_o  & \Reg_file|always0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|always0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|Decoder0~2 .extended_lut = "off";
defparam \Reg_file|Decoder0~2 .lut_mask = 64'h0303030300000000;
defparam \Reg_file|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N27
cyclonev_lcell_comb \Reg_file|registers[2][24]~13 (
// Equation(s):
// \Reg_file|registers[2][24]~13_combout  = ( \rst~input_o  ) # ( !\rst~input_o  & ( (!\Instruction[15]~input_o  & (\Reg_file|Decoder0~2_combout  & !\Instruction[14]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|Decoder0~2_combout ),
	.datad(!\Instruction[14]~input_o ),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[2][24]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[2][24]~13 .extended_lut = "off";
defparam \Reg_file|registers[2][24]~13 .lut_mask = 64'h0A000A00FFFFFFFF;
defparam \Reg_file|registers[2][24]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N17
dffeas \Reg_file|registers[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][0] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N39
cyclonev_lcell_comb \Reg_file|registers[0][19]~11 (
// Equation(s):
// \Reg_file|registers[0][19]~11_combout  = ( \Instruction[15]~input_o  & ( \rst~input_o  ) ) # ( !\Instruction[15]~input_o  & ( ((!\Instruction[14]~input_o  & \Reg_file|Decoder0~0_combout )) # (\rst~input_o ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Reg_file|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[0][19]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[0][19]~11 .extended_lut = "off";
defparam \Reg_file|registers[0][19]~11 .lut_mask = 64'h5D5D5D5D55555555;
defparam \Reg_file|registers[0][19]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N50
dffeas \Reg_file|registers[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][0] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \Reg_file|Decoder0~3 (
// Equation(s):
// \Reg_file|Decoder0~3_combout  = ( \Instruction[12]~input_o  & ( (\Reg_file|always0~0_combout  & \Instruction[13]~input_o ) ) )

	.dataa(!\Reg_file|always0~0_combout ),
	.datab(!\Instruction[13]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|Decoder0~3 .extended_lut = "off";
defparam \Reg_file|Decoder0~3 .lut_mask = 64'h0000000011111111;
defparam \Reg_file|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N51
cyclonev_lcell_comb \Reg_file|registers[3][2]~14 (
// Equation(s):
// \Reg_file|registers[3][2]~14_combout  = ( \rst~input_o  ) # ( !\rst~input_o  & ( (!\Instruction[15]~input_o  & (\Reg_file|Decoder0~3_combout  & !\Instruction[14]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|Decoder0~3_combout ),
	.datad(!\Instruction[14]~input_o ),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[3][2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[3][2]~14 .extended_lut = "off";
defparam \Reg_file|registers[3][2]~14 .lut_mask = 64'h0A000A00FFFFFFFF;
defparam \Reg_file|registers[3][2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N38
dffeas \Reg_file|registers[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][0] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N33
cyclonev_lcell_comb \Reg_file|registers[1][21]~12 (
// Equation(s):
// \Reg_file|registers[1][21]~12_combout  = ((!\Instruction[14]~input_o  & (\Reg_file|Decoder0~1_combout  & !\Instruction[15]~input_o ))) # (\rst~input_o )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Reg_file|Decoder0~1_combout ),
	.datac(!\Instruction[15]~input_o ),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[1][21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[1][21]~12 .extended_lut = "off";
defparam \Reg_file|registers[1][21]~12 .lut_mask = 64'h20FF20FF20FF20FF;
defparam \Reg_file|registers[1][21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N20
dffeas \Reg_file|registers[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][0] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N3
cyclonev_lcell_comb \Reg_file|RD1[0]~1 (
// Equation(s):
// \Reg_file|RD1[0]~1_combout  = ( \Reg_file|registers[3][0]~q  & ( \Reg_file|registers[1][0]~q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|registers[0][0]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[2][0]~q ))) # (\Instruction[16]~input_o 
// ) ) ) ) # ( !\Reg_file|registers[3][0]~q  & ( \Reg_file|registers[1][0]~q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o ) # (\Reg_file|registers[0][0]~q )))) # (\Instruction[17]~input_o  & (\Reg_file|registers[2][0]~q  & 
// ((!\Instruction[16]~input_o )))) ) ) ) # ( \Reg_file|registers[3][0]~q  & ( !\Reg_file|registers[1][0]~q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|registers[0][0]~q  & !\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & 
// (((\Instruction[16]~input_o )) # (\Reg_file|registers[2][0]~q ))) ) ) ) # ( !\Reg_file|registers[3][0]~q  & ( !\Reg_file|registers[1][0]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[0][0]~q ))) # 
// (\Instruction[17]~input_o  & (\Reg_file|registers[2][0]~q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[2][0]~q ),
	.datac(!\Reg_file|registers[0][0]~q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|registers[3][0]~q ),
	.dataf(!\Reg_file|registers[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[0]~1 .extended_lut = "off";
defparam \Reg_file|RD1[0]~1 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \Reg_file|RD1[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N9
cyclonev_lcell_comb \Reg_file|registers[7][16]~10 (
// Equation(s):
// \Reg_file|registers[7][16]~10_combout  = ( \Reg_file|Decoder0~3_combout  & ( ((\Instruction[14]~input_o  & !\Instruction[15]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file|Decoder0~3_combout  & ( \rst~input_o  ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(gnd),
	.datac(!\Instruction[15]~input_o ),
	.datad(!\rst~input_o ),
	.datae(!\Reg_file|Decoder0~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[7][16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[7][16]~10 .extended_lut = "off";
defparam \Reg_file|registers[7][16]~10 .lut_mask = 64'h00FF50FF00FF50FF;
defparam \Reg_file|registers[7][16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N2
dffeas \Reg_file|registers[7][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][0] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \Reg_file|registers[5][0]~feeder (
// Equation(s):
// \Reg_file|registers[5][0]~feeder_combout  = \MemToReg|C[0]~0_combout 

	.dataa(gnd),
	.datab(!\MemToReg|C[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[5][0]~feeder .extended_lut = "off";
defparam \Reg_file|registers[5][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \Reg_file|registers[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N54
cyclonev_lcell_comb \Reg_file|registers[5][10]~8 (
// Equation(s):
// \Reg_file|registers[5][10]~8_combout  = ( \Reg_file|Decoder0~1_combout  & ( ((!\Instruction[15]~input_o  & \Instruction[14]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file|Decoder0~1_combout  & ( \rst~input_o  ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\Instruction[14]~input_o ),
	.datae(gnd),
	.dataf(!\Reg_file|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[5][10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[5][10]~8 .extended_lut = "off";
defparam \Reg_file|registers[5][10]~8 .lut_mask = 64'h0F0F0F0F0FAF0FAF;
defparam \Reg_file|registers[5][10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N32
dffeas \Reg_file|registers[5][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][0] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \Reg_file|registers[4][2]~7 (
// Equation(s):
// \Reg_file|registers[4][2]~7_combout  = ( \Reg_file|Decoder0~0_combout  & ( ((\Instruction[14]~input_o  & !\Instruction[15]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file|Decoder0~0_combout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Instruction[15]~input_o ),
	.datad(gnd),
	.datae(!\Reg_file|Decoder0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[4][2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[4][2]~7 .extended_lut = "off";
defparam \Reg_file|registers[4][2]~7 .lut_mask = 64'h5555757555557575;
defparam \Reg_file|registers[4][2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N50
dffeas \Reg_file|registers[4][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][0] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \Reg_file|registers[6][0]~feeder (
// Equation(s):
// \Reg_file|registers[6][0]~feeder_combout  = ( \MemToReg|C[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[6][0]~feeder .extended_lut = "off";
defparam \Reg_file|registers[6][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \Reg_file|registers[6][8]~9 (
// Equation(s):
// \Reg_file|registers[6][8]~9_combout  = ( \rst~input_o  ) # ( !\rst~input_o  & ( (!\Instruction[15]~input_o  & (\Reg_file|Decoder0~2_combout  & \Instruction[14]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Reg_file|Decoder0~2_combout ),
	.datac(!\Instruction[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[6][8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[6][8]~9 .extended_lut = "off";
defparam \Reg_file|registers[6][8]~9 .lut_mask = 64'h02020202FFFFFFFF;
defparam \Reg_file|registers[6][8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N14
dffeas \Reg_file|registers[6][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][0] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N21
cyclonev_lcell_comb \Reg_file|RD1[0]~0 (
// Equation(s):
// \Reg_file|RD1[0]~0_combout  = ( \Reg_file|registers[4][0]~q  & ( \Reg_file|registers[6][0]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & ((\Reg_file|registers[5][0]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[7][0]~q 
// ))) ) ) ) # ( !\Reg_file|registers[4][0]~q  & ( \Reg_file|registers[6][0]~q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o  & \Reg_file|registers[5][0]~q )))) # (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # 
// (\Reg_file|registers[7][0]~q ))) ) ) ) # ( \Reg_file|registers[4][0]~q  & ( !\Reg_file|registers[6][0]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|registers[5][0]~q )))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[7][0]~q  & (\Instruction[16]~input_o ))) ) ) ) # ( !\Reg_file|registers[4][0]~q  & ( !\Reg_file|registers[6][0]~q  & ( (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[5][0]~q ))) # 
// (\Instruction[17]~input_o  & (\Reg_file|registers[7][0]~q )))) ) ) )

	.dataa(!\Reg_file|registers[7][0]~q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[5][0]~q ),
	.datae(!\Reg_file|registers[4][0]~q ),
	.dataf(!\Reg_file|registers[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[0]~0 .extended_lut = "off";
defparam \Reg_file|RD1[0]~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Reg_file|RD1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N57
cyclonev_lcell_comb \Reg_file|RD1[0]~2 (
// Equation(s):
// \Reg_file|RD1[0]~2_combout  = ( \Reg_file|RD1[0]~1_combout  & ( \Reg_file|RD1[0]~0_combout  & ( !\Instruction[19]~input_o  ) ) ) # ( !\Reg_file|RD1[0]~1_combout  & ( \Reg_file|RD1[0]~0_combout  & ( (!\Instruction[19]~input_o  & \Instruction[18]~input_o ) 
// ) ) ) # ( \Reg_file|RD1[0]~1_combout  & ( !\Reg_file|RD1[0]~0_combout  & ( (!\Instruction[19]~input_o  & !\Instruction[18]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Instruction[18]~input_o ),
	.datad(gnd),
	.datae(!\Reg_file|RD1[0]~1_combout ),
	.dataf(!\Reg_file|RD1[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[0]~2 .extended_lut = "off";
defparam \Reg_file|RD1[0]~2 .lut_mask = 64'h0000C0C00C0CCCCC;
defparam \Reg_file|RD1[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N48
cyclonev_lcell_comb \Reg_file|registers[9][15]~4 (
// Equation(s):
// \Reg_file|registers[9][15]~4_combout  = ( \Reg_file|Decoder0~1_combout  & ( ((!\Instruction[14]~input_o  & \Instruction[15]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file|Decoder0~1_combout  & ( \rst~input_o  ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[9][15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[9][15]~4 .extended_lut = "off";
defparam \Reg_file|registers[9][15]~4 .lut_mask = 64'h0F0F0F0F2F2F2F2F;
defparam \Reg_file|registers[9][15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N44
dffeas \Reg_file|registers[9][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][0] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N33
cyclonev_lcell_comb \Reg_file|registers[11][23]~6 (
// Equation(s):
// \Reg_file|registers[11][23]~6_combout  = ( \Reg_file|Decoder0~3_combout  & ( ((!\Instruction[14]~input_o  & \Instruction[15]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file|Decoder0~3_combout  & ( \rst~input_o  ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(gnd),
	.datac(!\Instruction[15]~input_o ),
	.datad(!\rst~input_o ),
	.datae(!\Reg_file|Decoder0~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[11][23]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[11][23]~6 .extended_lut = "off";
defparam \Reg_file|registers[11][23]~6 .lut_mask = 64'h00FF0AFF00FF0AFF;
defparam \Reg_file|registers[11][23]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N50
dffeas \Reg_file|registers[11][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][0] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \Reg_file|registers[8][20]~3 (
// Equation(s):
// \Reg_file|registers[8][20]~3_combout  = ( \Reg_file|Decoder0~0_combout  & ( ((\Instruction[15]~input_o  & !\Instruction[14]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file|Decoder0~0_combout  & ( \rst~input_o  ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(!\Reg_file|Decoder0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[8][20]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[8][20]~3 .extended_lut = "off";
defparam \Reg_file|registers[8][20]~3 .lut_mask = 64'h0F0F4F4F0F0F4F4F;
defparam \Reg_file|registers[8][20]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N38
dffeas \Reg_file|registers[8][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][0] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N45
cyclonev_lcell_comb \Reg_file|registers[10][0]~feeder (
// Equation(s):
// \Reg_file|registers[10][0]~feeder_combout  = ( \MemToReg|C[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[10][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[10][0]~feeder .extended_lut = "off";
defparam \Reg_file|registers[10][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[10][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N24
cyclonev_lcell_comb \Reg_file|registers[10][23]~5 (
// Equation(s):
// \Reg_file|registers[10][23]~5_combout  = ( \Reg_file|Decoder0~2_combout  & ( ((\Instruction[15]~input_o  & !\Instruction[14]~input_o )) # (\rst~input_o ) ) ) # ( !\Reg_file|Decoder0~2_combout  & ( \rst~input_o  ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\rst~input_o ),
	.datac(!\Instruction[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[10][23]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[10][23]~5 .extended_lut = "off";
defparam \Reg_file|registers[10][23]~5 .lut_mask = 64'h3333333373737373;
defparam \Reg_file|registers[10][23]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N47
dffeas \Reg_file|registers[10][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][0] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N3
cyclonev_lcell_comb \Reg_file|RD1[0]~3 (
// Equation(s):
// \Reg_file|RD1[0]~3_combout  = ( \Reg_file|registers[8][0]~q  & ( \Reg_file|registers[10][0]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & (\Reg_file|registers[9][0]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[11][0]~q 
// )))) ) ) ) # ( !\Reg_file|registers[8][0]~q  & ( \Reg_file|registers[10][0]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[9][0]~q )) # 
// (\Instruction[17]~input_o  & ((\Reg_file|registers[11][0]~q ))))) ) ) ) # ( \Reg_file|registers[8][0]~q  & ( !\Reg_file|registers[10][0]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & 
// ((!\Instruction[17]~input_o  & (\Reg_file|registers[9][0]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[11][0]~q ))))) ) ) ) # ( !\Reg_file|registers[8][0]~q  & ( !\Reg_file|registers[10][0]~q  & ( (\Instruction[16]~input_o  & 
// ((!\Instruction[17]~input_o  & (\Reg_file|registers[9][0]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[11][0]~q ))))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[9][0]~q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[11][0]~q ),
	.datae(!\Reg_file|registers[8][0]~q ),
	.dataf(!\Reg_file|registers[10][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[0]~3 .extended_lut = "off";
defparam \Reg_file|RD1[0]~3 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Reg_file|RD1[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N12
cyclonev_lcell_comb \Reg_file|RD1[0]~200 (
// Equation(s):
// \Reg_file|RD1[0]~200_combout  = ( !\Instruction[18]~input_o  & ( ((!\PC_Register|Q [0] & (((\Reg_file|RD1[0]~3_combout  & \Instruction[19]~input_o )))) # (\PC_Register|Q [0] & (((\Reg_file|RD1[0]~3_combout  & \Instruction[19]~input_o )) # 
// (\Reg_file|Equal1~0_combout )))) # (\Reg_file|RD1[0]~2_combout ) ) ) # ( \Instruction[18]~input_o  & ( ((!\Reg_file|Equal1~0_combout  & (((\Reg_file|RD1[0]~4_combout  & \Instruction[19]~input_o )))) # (\Reg_file|Equal1~0_combout  & (\PC_Register|Q [0]))) 
// # (\Reg_file|RD1[0]~2_combout ) ) )

	.dataa(!\PC_Register|Q [0]),
	.datab(!\Reg_file|Equal1~0_combout ),
	.datac(!\Reg_file|RD1[0]~4_combout ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Instruction[18]~input_o ),
	.dataf(!\Reg_file|RD1[0]~2_combout ),
	.datag(!\Reg_file|RD1[0]~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[0]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[0]~200 .extended_lut = "on";
defparam \Reg_file|RD1[0]~200 .lut_mask = 64'h111F111DFFFFFFFF;
defparam \Reg_file|RD1[0]~200 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N9
cyclonev_lcell_comb \ALUSrc_ins|C[2]~0 (
// Equation(s):
// \ALUSrc_ins|C[2]~0_combout  = ( \Instruction[27]~input_o  & ( !\Instruction[26]~input_o  ) )

	.dataa(!\Instruction[26]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[2]~0 .extended_lut = "off";
defparam \ALUSrc_ins|C[2]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \ALUSrc_ins|C[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N12
cyclonev_lcell_comb \ALU_ins|Mux31~0 (
// Equation(s):
// \ALU_ins|Mux31~0_combout  = ( \ALUSrc_ins|C[2]~0_combout  & ( \Reg_file|RD2[0]~200_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & \Reg_file|RD1[0]~200_combout ) ) ) ) # ( !\ALUSrc_ins|C[2]~0_combout  & ( \Reg_file|RD2[0]~200_combout  & ( 
// (!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (\Reg_file|RD1[0]~200_combout  & ((\CU_Inst|inst_Main_Deco|Mux0~0_combout ) # (\Instruction[0]~input_o )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (((\Reg_file|RD1[0]~200_combout ) # 
// (\CU_Inst|inst_Main_Deco|Mux0~0_combout )) # (\Instruction[0]~input_o ))) ) ) ) # ( \ALUSrc_ins|C[2]~0_combout  & ( !\Reg_file|RD2[0]~200_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & \Reg_file|RD1[0]~200_combout ) ) ) ) # ( 
// !\ALUSrc_ins|C[2]~0_combout  & ( !\Reg_file|RD2[0]~200_combout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (\Instruction[0]~input_o  & (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & \Reg_file|RD1[0]~200_combout ))) # 
// (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (((\Instruction[0]~input_o  & !\CU_Inst|inst_Main_Deco|Mux0~0_combout )) # (\Reg_file|RD1[0]~200_combout ))) ) ) )

	.dataa(!\Instruction[0]~input_o ),
	.datab(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datad(!\Reg_file|RD1[0]~200_combout ),
	.datae(!\ALUSrc_ins|C[2]~0_combout ),
	.dataf(!\Reg_file|RD2[0]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux31~0 .extended_lut = "off";
defparam \ALU_ins|Mux31~0 .lut_mask = 64'h044F000F077F000F;
defparam \ALU_ins|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \CU_Inst|inst_Main_Deco|MemtoReg~0 (
// Equation(s):
// \CU_Inst|inst_Main_Deco|MemtoReg~0_combout  = ( !\Instruction[27]~input_o  & ( (\Instruction[26]~input_o  & \Instruction[20]~input_o ) ) )

	.dataa(gnd),
	.datab(!\Instruction[26]~input_o ),
	.datac(!\Instruction[20]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|inst_Main_Deco|MemtoReg~0 .extended_lut = "off";
defparam \CU_Inst|inst_Main_Deco|MemtoReg~0 .lut_mask = 64'h0303030300000000;
defparam \CU_Inst|inst_Main_Deco|MemtoReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N30
cyclonev_lcell_comb \Reg_file|RD2[0]~194 (
// Equation(s):
// \Reg_file|RD2[0]~194_combout  = ( \Instruction[14]~input_o  & ( \Reg_file|RD2[0]~0_combout  & ( (!\Reg_file|Equal2~0_combout  & (\Instruction[15]~input_o )) # (\Reg_file|Equal2~0_combout  & ((\PC_Register|Q [0]))) ) ) ) # ( !\Instruction[14]~input_o  & ( 
// \Reg_file|RD2[0]~0_combout  & ( (\Reg_file|Equal2~0_combout  & \PC_Register|Q [0]) ) ) ) # ( \Instruction[14]~input_o  & ( !\Reg_file|RD2[0]~0_combout  & ( (\Reg_file|Equal2~0_combout  & \PC_Register|Q [0]) ) ) ) # ( !\Instruction[14]~input_o  & ( 
// !\Reg_file|RD2[0]~0_combout  & ( (\Reg_file|Equal2~0_combout  & \PC_Register|Q [0]) ) ) )

	.dataa(gnd),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\Reg_file|Equal2~0_combout ),
	.datad(!\PC_Register|Q [0]),
	.datae(!\Instruction[14]~input_o ),
	.dataf(!\Reg_file|RD2[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[0]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[0]~194 .extended_lut = "off";
defparam \Reg_file|RD2[0]~194 .lut_mask = 64'h000F000F000F303F;
defparam \Reg_file|RD2[0]~194 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N51
cyclonev_lcell_comb \Reg_file|RD2[0]~1 (
// Equation(s):
// \Reg_file|RD2[0]~1_combout  = ( \Reg_file|registers[8][0]~q  & ( \Reg_file|registers[10][0]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][0]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[11][0]~q 
// )))) ) ) ) # ( !\Reg_file|registers[8][0]~q  & ( \Reg_file|registers[10][0]~q  & ( (!\Instruction[13]~input_o  & (\Reg_file|registers[9][0]~q  & (\Instruction[12]~input_o ))) # (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # 
// (\Reg_file|registers[11][0]~q )))) ) ) ) # ( \Reg_file|registers[8][0]~q  & ( !\Reg_file|registers[10][0]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )) # (\Reg_file|registers[9][0]~q ))) # (\Instruction[13]~input_o  & 
// (((\Instruction[12]~input_o  & \Reg_file|registers[11][0]~q )))) ) ) ) # ( !\Reg_file|registers[8][0]~q  & ( !\Reg_file|registers[10][0]~q  & ( (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][0]~q )) # 
// (\Instruction[13]~input_o  & ((\Reg_file|registers[11][0]~q ))))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Reg_file|registers[9][0]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[11][0]~q ),
	.datae(!\Reg_file|registers[8][0]~q ),
	.dataf(!\Reg_file|registers[10][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[0]~1 .extended_lut = "off";
defparam \Reg_file|RD2[0]~1 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Reg_file|RD2[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \Reg_file|RD2[0]~2 (
// Equation(s):
// \Reg_file|RD2[0]~2_combout  = ( \Reg_file|RD2[0]~1_combout  & ( (!\Instruction[14]~input_o  & \Instruction[15]~input_o ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(gnd),
	.datac(!\Instruction[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file|RD2[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[0]~2 .extended_lut = "off";
defparam \Reg_file|RD2[0]~2 .lut_mask = 64'h000000000A0A0A0A;
defparam \Reg_file|RD2[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N39
cyclonev_lcell_comb \Reg_file|RD2[0]~4 (
// Equation(s):
// \Reg_file|RD2[0]~4_combout  = ( \Reg_file|registers[2][0]~q  & ( \Reg_file|registers[1][0]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[0][0]~q ) # (\Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o 
// )) # (\Reg_file|registers[3][0]~q ))) ) ) ) # ( !\Reg_file|registers[2][0]~q  & ( \Reg_file|registers[1][0]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[0][0]~q ) # (\Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & 
// (\Reg_file|registers[3][0]~q  & (\Instruction[12]~input_o ))) ) ) ) # ( \Reg_file|registers[2][0]~q  & ( !\Reg_file|registers[1][0]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o  & \Reg_file|registers[0][0]~q )))) # 
// (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )) # (\Reg_file|registers[3][0]~q ))) ) ) ) # ( !\Reg_file|registers[2][0]~q  & ( !\Reg_file|registers[1][0]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o  & 
// \Reg_file|registers[0][0]~q )))) # (\Instruction[13]~input_o  & (\Reg_file|registers[3][0]~q  & (\Instruction[12]~input_o ))) ) ) )

	.dataa(!\Reg_file|registers[3][0]~q ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[0][0]~q ),
	.datae(!\Reg_file|registers[2][0]~q ),
	.dataf(!\Reg_file|registers[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[0]~4 .extended_lut = "off";
defparam \Reg_file|RD2[0]~4 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Reg_file|RD2[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N3
cyclonev_lcell_comb \Reg_file|RD2[0]~3 (
// Equation(s):
// \Reg_file|RD2[0]~3_combout  = ( \Instruction[13]~input_o  & ( \Reg_file|registers[6][0]~q  & ( (!\Instruction[12]~input_o ) # (\Reg_file|registers[7][0]~q ) ) ) ) # ( !\Instruction[13]~input_o  & ( \Reg_file|registers[6][0]~q  & ( 
// (!\Instruction[12]~input_o  & ((\Reg_file|registers[4][0]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[5][0]~q )) ) ) ) # ( \Instruction[13]~input_o  & ( !\Reg_file|registers[6][0]~q  & ( (\Reg_file|registers[7][0]~q  & 
// \Instruction[12]~input_o ) ) ) ) # ( !\Instruction[13]~input_o  & ( !\Reg_file|registers[6][0]~q  & ( (!\Instruction[12]~input_o  & ((\Reg_file|registers[4][0]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[5][0]~q )) ) ) )

	.dataa(!\Reg_file|registers[7][0]~q ),
	.datab(!\Reg_file|registers[5][0]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[4][0]~q ),
	.datae(!\Instruction[13]~input_o ),
	.dataf(!\Reg_file|registers[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[0]~3 .extended_lut = "off";
defparam \Reg_file|RD2[0]~3 .lut_mask = 64'h03F3050503F3F5F5;
defparam \Reg_file|RD2[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N39
cyclonev_lcell_comb \Reg_file|RD2[0]~5 (
// Equation(s):
// \Reg_file|RD2[0]~5_combout  = ( \Reg_file|RD2[0]~3_combout  & ( (!\Instruction[15]~input_o  & ((\Instruction[14]~input_o ) # (\Reg_file|RD2[0]~4_combout ))) ) ) # ( !\Reg_file|RD2[0]~3_combout  & ( (!\Instruction[15]~input_o  & (\Reg_file|RD2[0]~4_combout 
//  & !\Instruction[14]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|RD2[0]~4_combout ),
	.datad(!\Instruction[14]~input_o ),
	.datae(gnd),
	.dataf(!\Reg_file|RD2[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[0]~5 .extended_lut = "off";
defparam \Reg_file|RD2[0]~5 .lut_mask = 64'h0A000A000AAA0AAA;
defparam \Reg_file|RD2[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N45
cyclonev_lcell_comb \ALUSrc_ins|C[0]~41 (
// Equation(s):
// \ALUSrc_ins|C[0]~41_combout  = ( \Reg_file|RD2[0]~2_combout  & ( \Reg_file|RD2[0]~5_combout  & ( (\CU_Inst|inst_Main_Deco|Mux0~0_combout ) # (\Instruction[0]~input_o ) ) ) ) # ( !\Reg_file|RD2[0]~2_combout  & ( \Reg_file|RD2[0]~5_combout  & ( 
// (\CU_Inst|inst_Main_Deco|Mux0~0_combout ) # (\Instruction[0]~input_o ) ) ) ) # ( \Reg_file|RD2[0]~2_combout  & ( !\Reg_file|RD2[0]~5_combout  & ( (\CU_Inst|inst_Main_Deco|Mux0~0_combout ) # (\Instruction[0]~input_o ) ) ) ) # ( !\Reg_file|RD2[0]~2_combout  
// & ( !\Reg_file|RD2[0]~5_combout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (\Instruction[0]~input_o )) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Reg_file|RD2[0]~194_combout ))) ) ) )

	.dataa(!\Instruction[0]~input_o ),
	.datab(gnd),
	.datac(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datad(!\Reg_file|RD2[0]~194_combout ),
	.datae(!\Reg_file|RD2[0]~2_combout ),
	.dataf(!\Reg_file|RD2[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[0]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[0]~41 .extended_lut = "off";
defparam \ALUSrc_ins|C[0]~41 .lut_mask = 64'h505F5F5F5F5F5F5F;
defparam \ALUSrc_ins|C[0]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \ALU_ins|Add0~130 (
// Equation(s):
// \ALU_ins|Add0~130_cout  = CARRY(( VCC ) + ( (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\Instruction[26]~input_o  & !\Instruction[27]~input_o )) ) + ( !VCC ))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datab(gnd),
	.datac(!\Instruction[26]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ALU_ins|Add0~130_cout ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~130 .extended_lut = "off";
defparam \ALU_ins|Add0~130 .lut_mask = 64'h0000AFFF0000FFFF;
defparam \ALU_ins|Add0~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N33
cyclonev_lcell_comb \ALU_ins|Add0~1 (
// Equation(s):
// \ALU_ins|Add0~1_sumout  = SUM(( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (((!\ALUSrc_ins|C[2]~0_combout  & \ALUSrc_ins|C[0]~41_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ 
// (((!\ALUSrc_ins|C[2]~0_combout  & \ALUSrc_ins|C[0]~41_combout ))))) ) + ( \Reg_file|RD1[0]~200_combout  ) + ( \ALU_ins|Add0~130_cout  ))
// \ALU_ins|Add0~2  = CARRY(( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (((!\ALUSrc_ins|C[2]~0_combout  & \ALUSrc_ins|C[0]~41_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ 
// (((!\ALUSrc_ins|C[2]~0_combout  & \ALUSrc_ins|C[0]~41_combout ))))) ) + ( \Reg_file|RD1[0]~200_combout  ) + ( \ALU_ins|Add0~130_cout  ))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datab(!\CU_Inst|inst_Main_Deco|Decoder0~0_combout ),
	.datac(!\ALUSrc_ins|C[2]~0_combout ),
	.datad(!\ALUSrc_ins|C[0]~41_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[0]~200_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~1_sumout ),
	.cout(\ALU_ins|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~1 .extended_lut = "off";
defparam \ALU_ins|Add0~1 .lut_mask = 64'h0000FF00000044B4;
defparam \ALU_ins|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N9
cyclonev_lcell_comb \MemToReg|C[0]~0 (
// Equation(s):
// \MemToReg|C[0]~0_combout  = ( \ALU_ins|Add0~1_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((\ALU_ins|Mux31~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[0]~input_o )))) ) ) # ( !\ALU_ins|Add0~1_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ((\ALU_ins|Mux31~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[0]~input_o )))) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\readData[0]~input_o ),
	.datac(!\ALU_ins|Mux31~0_combout ),
	.datad(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[0]~0 .extended_lut = "off";
defparam \MemToReg|C[0]~0 .lut_mask = 64'h05330533AF33AF33;
defparam \MemToReg|C[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N33
cyclonev_lcell_comb \Reg_file|registers[14][26]~2 (
// Equation(s):
// \Reg_file|registers[14][26]~2_combout  = ( \rst~input_o  ) # ( !\rst~input_o  & ( (\Instruction[15]~input_o  & (\Reg_file|Decoder0~2_combout  & \Instruction[14]~input_o )) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|Decoder0~2_combout ),
	.datad(!\Instruction[14]~input_o ),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[14][26]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[14][26]~2 .extended_lut = "off";
defparam \Reg_file|registers[14][26]~2 .lut_mask = 64'h00050005FFFFFFFF;
defparam \Reg_file|registers[14][26]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N23
dffeas \Reg_file|registers[14][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][0] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N15
cyclonev_lcell_comb \Reg_file|RD2[0]~0 (
// Equation(s):
// \Reg_file|RD2[0]~0_combout  = ( \Reg_file|registers[12][0]~q  & ( \Reg_file|registers[13][0]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & \Reg_file|registers[14][0]~q )) ) ) ) # ( !\Reg_file|registers[12][0]~q  & ( 
// \Reg_file|registers[13][0]~q  & ( (!\Instruction[13]~input_o  & (\Instruction[12]~input_o )) # (\Instruction[13]~input_o  & (!\Instruction[12]~input_o  & \Reg_file|registers[14][0]~q )) ) ) ) # ( \Reg_file|registers[12][0]~q  & ( 
// !\Reg_file|registers[13][0]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # (\Reg_file|registers[14][0]~q ))) ) ) ) # ( !\Reg_file|registers[12][0]~q  & ( !\Reg_file|registers[13][0]~q  & ( (\Instruction[13]~input_o  & 
// (!\Instruction[12]~input_o  & \Reg_file|registers[14][0]~q )) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(gnd),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[14][0]~q ),
	.datae(!\Reg_file|registers[12][0]~q ),
	.dataf(!\Reg_file|registers[13][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[0]~0 .extended_lut = "off";
defparam \Reg_file|RD2[0]~0 .lut_mask = 64'h0050A0F00A5AAAFA;
defparam \Reg_file|RD2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \Reg_file|RD2[0]~200 (
// Equation(s):
// \Reg_file|RD2[0]~200_combout  = ( !\Instruction[14]~input_o  & ( ((!\Reg_file|Equal2~0_combout  & (\Instruction[15]~input_o  & (\Reg_file|RD2[0]~1_combout ))) # (\Reg_file|Equal2~0_combout  & (((\Instruction[15]~input_o  & \Reg_file|RD2[0]~1_combout )) # 
// (\PC_Register|Q [0])))) # (\Reg_file|RD2[0]~5_combout ) ) ) # ( \Instruction[14]~input_o  & ( ((!\Reg_file|Equal2~0_combout  & (\Instruction[15]~input_o  & (\Reg_file|RD2[0]~0_combout ))) # (\Reg_file|Equal2~0_combout  & (((\PC_Register|Q [0]))))) # 
// (\Reg_file|RD2[0]~5_combout ) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\Reg_file|RD2[0]~0_combout ),
	.datad(!\PC_Register|Q [0]),
	.datae(!\Instruction[14]~input_o ),
	.dataf(!\Reg_file|RD2[0]~5_combout ),
	.datag(!\Reg_file|RD2[0]~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[0]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[0]~200 .extended_lut = "on";
defparam \Reg_file|RD2[0]~200 .lut_mask = 64'h03570257FFFFFFFF;
defparam \Reg_file|RD2[0]~200 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \readData[1]~input (
	.i(readData[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[1]~input_o ));
// synopsys translate_off
defparam \readData[1]~input .bus_hold = "false";
defparam \readData[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \Instruction[1]~input (
	.i(Instruction[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[1]~input_o ));
// synopsys translate_off
defparam \Instruction[1]~input .bus_hold = "false";
defparam \Instruction[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y7_N14
dffeas \Reg_file|registers[14][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][1] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N26
dffeas \Reg_file|registers[12][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][1] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \Reg_file|RD1[1]~9 (
// Equation(s):
// \Reg_file|RD1[1]~9_combout  = ( \Reg_file|registers[12][1]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|registers[14][1]~q )))) # (\Instruction[16]~input_o  & (\Reg_file|registers[13][1]~q  & ((!\Instruction[17]~input_o 
// )))) ) ) # ( !\Reg_file|registers[12][1]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[14][1]~q  & \Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (\Reg_file|registers[13][1]~q  & ((!\Instruction[17]~input_o )))) ) )

	.dataa(!\Reg_file|registers[13][1]~q ),
	.datab(!\Reg_file|registers[14][1]~q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Instruction[17]~input_o ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[1]~9 .extended_lut = "off";
defparam \Reg_file|RD1[1]~9 .lut_mask = 64'h05300530F530F530;
defparam \Reg_file|RD1[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N11
dffeas \PC_Register|Q[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU_Inst|PCSrc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[1] .is_wysiwyg = "true";
defparam \PC_Register|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N26
dffeas \Reg_file|registers[7][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][1] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N35
dffeas \Reg_file|registers[5][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][1] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N44
dffeas \Reg_file|registers[4][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][1] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \Reg_file|registers[6][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][1] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \Reg_file|RD1[1]~5 (
// Equation(s):
// \Reg_file|RD1[1]~5_combout  = ( \Instruction[16]~input_o  & ( \Reg_file|registers[6][1]~q  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[5][1]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[7][1]~q )) ) ) ) # ( 
// !\Instruction[16]~input_o  & ( \Reg_file|registers[6][1]~q  & ( (\Reg_file|registers[4][1]~q ) # (\Instruction[17]~input_o ) ) ) ) # ( \Instruction[16]~input_o  & ( !\Reg_file|registers[6][1]~q  & ( (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[5][1]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[7][1]~q )) ) ) ) # ( !\Instruction[16]~input_o  & ( !\Reg_file|registers[6][1]~q  & ( (!\Instruction[17]~input_o  & \Reg_file|registers[4][1]~q ) ) ) )

	.dataa(!\Reg_file|registers[7][1]~q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[5][1]~q ),
	.datad(!\Reg_file|registers[4][1]~q ),
	.datae(!\Instruction[16]~input_o ),
	.dataf(!\Reg_file|registers[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[1]~5 .extended_lut = "off";
defparam \Reg_file|RD1[1]~5 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \Reg_file|RD1[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N38
dffeas \Reg_file|registers[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][1] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N2
dffeas \Reg_file|registers[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][1] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N11
dffeas \Reg_file|registers[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][1] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N56
dffeas \Reg_file|registers[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][1] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N48
cyclonev_lcell_comb \Reg_file|RD1[1]~6 (
// Equation(s):
// \Reg_file|RD1[1]~6_combout  = ( \Reg_file|registers[0][1]~q  & ( \Reg_file|registers[3][1]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # (\Reg_file|registers[2][1]~q ))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o ) 
// # (\Reg_file|registers[1][1]~q )))) ) ) ) # ( !\Reg_file|registers[0][1]~q  & ( \Reg_file|registers[3][1]~q  & ( (!\Instruction[16]~input_o  & (\Reg_file|registers[2][1]~q  & ((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & 
// (((\Instruction[17]~input_o ) # (\Reg_file|registers[1][1]~q )))) ) ) ) # ( \Reg_file|registers[0][1]~q  & ( !\Reg_file|registers[3][1]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # (\Reg_file|registers[2][1]~q ))) # 
// (\Instruction[16]~input_o  & (((\Reg_file|registers[1][1]~q  & !\Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|registers[0][1]~q  & ( !\Reg_file|registers[3][1]~q  & ( (!\Instruction[16]~input_o  & (\Reg_file|registers[2][1]~q  & 
// ((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((\Reg_file|registers[1][1]~q  & !\Instruction[17]~input_o )))) ) ) )

	.dataa(!\Reg_file|registers[2][1]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[1][1]~q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[0][1]~q ),
	.dataf(!\Reg_file|registers[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[1]~6 .extended_lut = "off";
defparam \Reg_file|RD1[1]~6 .lut_mask = 64'h0344CF440377CF77;
defparam \Reg_file|RD1[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N9
cyclonev_lcell_comb \Reg_file|RD1[1]~7 (
// Equation(s):
// \Reg_file|RD1[1]~7_combout  = ( \Reg_file|RD1[1]~6_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o ) # (\Reg_file|RD1[1]~5_combout ))) ) ) # ( !\Reg_file|RD1[1]~6_combout  & ( (\Instruction[18]~input_o  & (!\Instruction[19]~input_o  
// & \Reg_file|RD1[1]~5_combout )) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Instruction[19]~input_o ),
	.datac(gnd),
	.datad(!\Reg_file|RD1[1]~5_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[1]~7 .extended_lut = "off";
defparam \Reg_file|RD1[1]~7 .lut_mask = 64'h0044004488CC88CC;
defparam \Reg_file|RD1[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N32
dffeas \Reg_file|registers[10][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][1] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N50
dffeas \Reg_file|registers[11][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][1] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N2
dffeas \Reg_file|registers[9][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][1] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N14
dffeas \Reg_file|registers[8][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][1] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N33
cyclonev_lcell_comb \Reg_file|RD1[1]~8 (
// Equation(s):
// \Reg_file|RD1[1]~8_combout  = ( \Reg_file|registers[9][1]~q  & ( \Reg_file|registers[8][1]~q  & ( (!\Instruction[17]~input_o ) # ((!\Instruction[16]~input_o  & (\Reg_file|registers[10][1]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[11][1]~q 
// )))) ) ) ) # ( !\Reg_file|registers[9][1]~q  & ( \Reg_file|registers[8][1]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[10][1]~q )))) # (\Instruction[16]~input_o  & (\Instruction[17]~input_o  & 
// ((\Reg_file|registers[11][1]~q )))) ) ) ) # ( \Reg_file|registers[9][1]~q  & ( !\Reg_file|registers[8][1]~q  & ( (!\Instruction[16]~input_o  & (\Instruction[17]~input_o  & (\Reg_file|registers[10][1]~q ))) # (\Instruction[16]~input_o  & 
// ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[11][1]~q )))) ) ) ) # ( !\Reg_file|registers[9][1]~q  & ( !\Reg_file|registers[8][1]~q  & ( (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[10][1]~q )) # 
// (\Instruction[16]~input_o  & ((\Reg_file|registers[11][1]~q ))))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[10][1]~q ),
	.datad(!\Reg_file|registers[11][1]~q ),
	.datae(!\Reg_file|registers[9][1]~q ),
	.dataf(!\Reg_file|registers[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[1]~8 .extended_lut = "off";
defparam \Reg_file|RD1[1]~8 .lut_mask = 64'h021346578A9BCEDF;
defparam \Reg_file|RD1[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \Reg_file|RD1[1]~196 (
// Equation(s):
// \Reg_file|RD1[1]~196_combout  = ( !\Instruction[18]~input_o  & ( ((!\Instruction[19]~input_o  & (\Reg_file|Equal1~0_combout  & ((\PC_Register|Q [1])))) # (\Instruction[19]~input_o  & (((\Reg_file|Equal1~0_combout  & \PC_Register|Q [1])) # 
// (\Reg_file|RD1[1]~8_combout )))) # (\Reg_file|RD1[1]~7_combout ) ) ) # ( \Instruction[18]~input_o  & ( ((!\Reg_file|Equal1~0_combout  & (\Instruction[19]~input_o  & (\Reg_file|RD1[1]~9_combout ))) # (\Reg_file|Equal1~0_combout  & (((\PC_Register|Q 
// [1]))))) # (\Reg_file|RD1[1]~7_combout ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|Equal1~0_combout ),
	.datac(!\Reg_file|RD1[1]~9_combout ),
	.datad(!\PC_Register|Q [1]),
	.datae(!\Instruction[18]~input_o ),
	.dataf(!\Reg_file|RD1[1]~7_combout ),
	.datag(!\Reg_file|RD1[1]~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[1]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[1]~196 .extended_lut = "on";
defparam \Reg_file|RD1[1]~196 .lut_mask = 64'h05370437FFFFFFFF;
defparam \Reg_file|RD1[1]~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N36
cyclonev_lcell_comb \ALU_ins|Mux30~0 (
// Equation(s):
// \ALU_ins|Mux30~0_combout  = ( \Reg_file|RD2[1]~196_combout  & ( \CU_Inst|inst_Main_Deco|Mux0~0_combout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (\Reg_file|RD1[1]~196_combout  & !\ALUSrc_ins|C[2]~0_combout )) # 
// (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & ((!\ALUSrc_ins|C[2]~0_combout ) # (\Reg_file|RD1[1]~196_combout ))) ) ) ) # ( !\Reg_file|RD2[1]~196_combout  & ( \CU_Inst|inst_Main_Deco|Mux0~0_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// \Reg_file|RD1[1]~196_combout ) ) ) ) # ( \Reg_file|RD2[1]~196_combout  & ( !\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (\Instruction[1]~input_o  & (\Reg_file|RD1[1]~196_combout  & 
// !\ALUSrc_ins|C[2]~0_combout ))) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (((\Instruction[1]~input_o  & !\ALUSrc_ins|C[2]~0_combout )) # (\Reg_file|RD1[1]~196_combout ))) ) ) ) # ( !\Reg_file|RD2[1]~196_combout  & ( 
// !\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (\Instruction[1]~input_o  & (\Reg_file|RD1[1]~196_combout  & !\ALUSrc_ins|C[2]~0_combout ))) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// (((\Instruction[1]~input_o  & !\ALUSrc_ins|C[2]~0_combout )) # (\Reg_file|RD1[1]~196_combout ))) ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datab(!\Instruction[1]~input_o ),
	.datac(!\Reg_file|RD1[1]~196_combout ),
	.datad(!\ALUSrc_ins|C[2]~0_combout ),
	.datae(!\Reg_file|RD2[1]~196_combout ),
	.dataf(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux30~0 .extended_lut = "off";
defparam \ALU_ins|Mux30~0 .lut_mask = 64'h1705170505055F05;
defparam \ALU_ins|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N51
cyclonev_lcell_comb \Reg_file|RD2[1]~7 (
// Equation(s):
// \Reg_file|RD2[1]~7_combout  = ( \Reg_file|registers[9][1]~q  & ( \Reg_file|registers[8][1]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & (\Reg_file|registers[10][1]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[11][1]~q 
// )))) ) ) ) # ( !\Reg_file|registers[9][1]~q  & ( \Reg_file|registers[8][1]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[10][1]~q )))) # (\Instruction[12]~input_o  & (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[11][1]~q )))) ) ) ) # ( \Reg_file|registers[9][1]~q  & ( !\Reg_file|registers[8][1]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o  & (\Reg_file|registers[10][1]~q ))) # (\Instruction[12]~input_o  & 
// ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[11][1]~q )))) ) ) ) # ( !\Reg_file|registers[9][1]~q  & ( !\Reg_file|registers[8][1]~q  & ( (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & (\Reg_file|registers[10][1]~q )) # 
// (\Instruction[12]~input_o  & ((\Reg_file|registers[11][1]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[10][1]~q ),
	.datad(!\Reg_file|registers[11][1]~q ),
	.datae(!\Reg_file|registers[9][1]~q ),
	.dataf(!\Reg_file|registers[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[1]~7 .extended_lut = "off";
defparam \Reg_file|RD2[1]~7 .lut_mask = 64'h021346578A9BCEDF;
defparam \Reg_file|RD2[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \Reg_file|RD2[1]~195 (
// Equation(s):
// \Reg_file|RD2[1]~195_combout  = ( \Reg_file|RD2[1]~6_combout  & ( \Reg_file|RD2[1]~7_combout  & ( (!\Reg_file|Equal2~0_combout  & (((\Instruction[15]~input_o )))) # (\Reg_file|Equal2~0_combout  & (((!\Instruction[14]~input_o  & \Instruction[15]~input_o )) 
// # (\PC_Register|Q [1]))) ) ) ) # ( !\Reg_file|RD2[1]~6_combout  & ( \Reg_file|RD2[1]~7_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|Equal2~0_combout  & \PC_Register|Q [1])) # (\Instruction[15]~input_o ))) # (\Instruction[14]~input_o  & 
// (((\Reg_file|Equal2~0_combout  & \PC_Register|Q [1])))) ) ) ) # ( \Reg_file|RD2[1]~6_combout  & ( !\Reg_file|RD2[1]~7_combout  & ( (!\Reg_file|Equal2~0_combout  & (\Instruction[14]~input_o  & (\Instruction[15]~input_o ))) # (\Reg_file|Equal2~0_combout  & 
// (((\PC_Register|Q [1])))) ) ) ) # ( !\Reg_file|RD2[1]~6_combout  & ( !\Reg_file|RD2[1]~7_combout  & ( (\Reg_file|Equal2~0_combout  & \PC_Register|Q [1]) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\Reg_file|Equal2~0_combout ),
	.datad(!\PC_Register|Q [1]),
	.datae(!\Reg_file|RD2[1]~6_combout ),
	.dataf(!\Reg_file|RD2[1]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[1]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[1]~195 .extended_lut = "off";
defparam \Reg_file|RD2[1]~195 .lut_mask = 64'h000F101F222F323F;
defparam \Reg_file|RD2[1]~195 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N27
cyclonev_lcell_comb \Reg_file|RD2[1]~8 (
// Equation(s):
// \Reg_file|RD2[1]~8_combout  = ( \Instruction[13]~input_o  & ( \Reg_file|registers[6][1]~q  & ( (!\Instruction[12]~input_o ) # (\Reg_file|registers[7][1]~q ) ) ) ) # ( !\Instruction[13]~input_o  & ( \Reg_file|registers[6][1]~q  & ( 
// (!\Instruction[12]~input_o  & (\Reg_file|registers[4][1]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[5][1]~q ))) ) ) ) # ( \Instruction[13]~input_o  & ( !\Reg_file|registers[6][1]~q  & ( (\Reg_file|registers[7][1]~q  & 
// \Instruction[12]~input_o ) ) ) ) # ( !\Instruction[13]~input_o  & ( !\Reg_file|registers[6][1]~q  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[4][1]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[5][1]~q ))) ) ) )

	.dataa(!\Reg_file|registers[7][1]~q ),
	.datab(!\Reg_file|registers[4][1]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[5][1]~q ),
	.datae(!\Instruction[13]~input_o ),
	.dataf(!\Reg_file|registers[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[1]~8 .extended_lut = "off";
defparam \Reg_file|RD2[1]~8 .lut_mask = 64'h303F0505303FF5F5;
defparam \Reg_file|RD2[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N57
cyclonev_lcell_comb \Reg_file|RD2[1]~9 (
// Equation(s):
// \Reg_file|RD2[1]~9_combout  = ( \Reg_file|registers[1][1]~q  & ( \Reg_file|registers[2][1]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[0][1]~q )) # (\Instruction[12]~input_o ))) # (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o ) 
// # ((\Reg_file|registers[3][1]~q )))) ) ) ) # ( !\Reg_file|registers[1][1]~q  & ( \Reg_file|registers[2][1]~q  & ( (!\Instruction[13]~input_o  & (!\Instruction[12]~input_o  & (\Reg_file|registers[0][1]~q ))) # (\Instruction[13]~input_o  & 
// ((!\Instruction[12]~input_o ) # ((\Reg_file|registers[3][1]~q )))) ) ) ) # ( \Reg_file|registers[1][1]~q  & ( !\Reg_file|registers[2][1]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[0][1]~q )) # (\Instruction[12]~input_o ))) # 
// (\Instruction[13]~input_o  & (\Instruction[12]~input_o  & ((\Reg_file|registers[3][1]~q )))) ) ) ) # ( !\Reg_file|registers[1][1]~q  & ( !\Reg_file|registers[2][1]~q  & ( (!\Instruction[13]~input_o  & (!\Instruction[12]~input_o  & 
// (\Reg_file|registers[0][1]~q ))) # (\Instruction[13]~input_o  & (\Instruction[12]~input_o  & ((\Reg_file|registers[3][1]~q )))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Reg_file|registers[0][1]~q ),
	.datad(!\Reg_file|registers[3][1]~q ),
	.datae(!\Reg_file|registers[1][1]~q ),
	.dataf(!\Reg_file|registers[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[1]~9 .extended_lut = "off";
defparam \Reg_file|RD2[1]~9 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Reg_file|RD2[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N45
cyclonev_lcell_comb \Reg_file|RD2[1]~10 (
// Equation(s):
// \Reg_file|RD2[1]~10_combout  = ( \Reg_file|RD2[1]~8_combout  & ( \Reg_file|RD2[1]~9_combout  & ( !\Instruction[15]~input_o  ) ) ) # ( !\Reg_file|RD2[1]~8_combout  & ( \Reg_file|RD2[1]~9_combout  & ( (!\Instruction[14]~input_o  & !\Instruction[15]~input_o 
// ) ) ) ) # ( \Reg_file|RD2[1]~8_combout  & ( !\Reg_file|RD2[1]~9_combout  & ( (\Instruction[14]~input_o  & !\Instruction[15]~input_o ) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(gnd),
	.datac(!\Instruction[15]~input_o ),
	.datad(gnd),
	.datae(!\Reg_file|RD2[1]~8_combout ),
	.dataf(!\Reg_file|RD2[1]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[1]~10 .extended_lut = "off";
defparam \Reg_file|RD2[1]~10 .lut_mask = 64'h00005050A0A0F0F0;
defparam \Reg_file|RD2[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \ALUSrc_ins|C[1]~42 (
// Equation(s):
// \ALUSrc_ins|C[1]~42_combout  = ( \Reg_file|RD2[1]~195_combout  & ( \Reg_file|RD2[1]~10_combout  & ( (!\ALUSrc_ins|C[2]~0_combout  & ((\Instruction[1]~input_o ) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout ))) ) ) ) # ( !\Reg_file|RD2[1]~195_combout  & ( 
// \Reg_file|RD2[1]~10_combout  & ( (!\ALUSrc_ins|C[2]~0_combout  & ((\Instruction[1]~input_o ) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout ))) ) ) ) # ( \Reg_file|RD2[1]~195_combout  & ( !\Reg_file|RD2[1]~10_combout  & ( (!\ALUSrc_ins|C[2]~0_combout  & 
// ((\Instruction[1]~input_o ) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout ))) ) ) ) # ( !\Reg_file|RD2[1]~195_combout  & ( !\Reg_file|RD2[1]~10_combout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (!\ALUSrc_ins|C[2]~0_combout  & \Instruction[1]~input_o )) 
// ) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datab(!\ALUSrc_ins|C[2]~0_combout ),
	.datac(!\Instruction[1]~input_o ),
	.datad(gnd),
	.datae(!\Reg_file|RD2[1]~195_combout ),
	.dataf(!\Reg_file|RD2[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[1]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[1]~42 .extended_lut = "off";
defparam \ALUSrc_ins|C[1]~42 .lut_mask = 64'h08084C4C4C4C4C4C;
defparam \ALUSrc_ins|C[1]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \ALU_ins|Add0~5 (
// Equation(s):
// \ALU_ins|Add0~5_sumout  = SUM(( \Reg_file|RD1[1]~196_combout  ) + ( !\ALUSrc_ins|C[1]~42_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \ALU_ins|Add0~2  ))
// \ALU_ins|Add0~6  = CARRY(( \Reg_file|RD1[1]~196_combout  ) + ( !\ALUSrc_ins|C[1]~42_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \ALU_ins|Add0~2  ))

	.dataa(!\Instruction[26]~input_o ),
	.datab(!\Instruction[27]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\Reg_file|RD1[1]~196_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[1]~42_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~5_sumout ),
	.cout(\ALU_ins|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~5 .extended_lut = "off";
defparam \ALU_ins|Add0~5 .lut_mask = 64'h0000F708000000FF;
defparam \ALU_ins|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N54
cyclonev_lcell_comb \MemToReg|C[1]~1 (
// Equation(s):
// \MemToReg|C[1]~1_combout  = ( \ALU_ins|Mux30~0_combout  & ( \ALU_ins|Add0~5_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) # (\readData[1]~input_o ) ) ) ) # ( !\ALU_ins|Mux30~0_combout  & ( \ALU_ins|Add0~5_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\readData[1]~input_o )) ) ) ) # ( \ALU_ins|Mux30~0_combout  & ( !\ALU_ins|Add0~5_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\readData[1]~input_o )) ) ) ) # ( !\ALU_ins|Mux30~0_combout  & ( !\ALU_ins|Add0~5_sumout  & ( 
// (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & \readData[1]~input_o ) ) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datab(!\readData[1]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datad(gnd),
	.datae(!\ALU_ins|Mux30~0_combout ),
	.dataf(!\ALU_ins|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[1]~1 .extended_lut = "off";
defparam \MemToReg|C[1]~1 .lut_mask = 64'h11111B1BB1B1BBBB;
defparam \MemToReg|C[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N35
dffeas \Reg_file|registers[13][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][1] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N57
cyclonev_lcell_comb \Reg_file|RD2[1]~6 (
// Equation(s):
// \Reg_file|RD2[1]~6_combout  = ( \Reg_file|registers[12][1]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[14][1]~q )))) # (\Instruction[12]~input_o  & (\Reg_file|registers[13][1]~q  & ((!\Instruction[13]~input_o 
// )))) ) ) # ( !\Reg_file|registers[12][1]~q  & ( (!\Instruction[12]~input_o  & (((\Reg_file|registers[14][1]~q  & \Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & (\Reg_file|registers[13][1]~q  & ((!\Instruction[13]~input_o )))) ) )

	.dataa(!\Reg_file|registers[13][1]~q ),
	.datab(!\Reg_file|registers[14][1]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Instruction[13]~input_o ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[1]~6 .extended_lut = "off";
defparam \Reg_file|RD2[1]~6 .lut_mask = 64'h05300530F530F530;
defparam \Reg_file|RD2[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N54
cyclonev_lcell_comb \Reg_file|RD2[1]~196 (
// Equation(s):
// \Reg_file|RD2[1]~196_combout  = ( !\Instruction[14]~input_o  & ( ((!\Reg_file|Equal2~0_combout  & (\Instruction[15]~input_o  & (\Reg_file|RD2[1]~7_combout ))) # (\Reg_file|Equal2~0_combout  & (((\Instruction[15]~input_o  & \Reg_file|RD2[1]~7_combout )) # 
// (\PC_Register|Q [1])))) # (\Reg_file|RD2[1]~10_combout ) ) ) # ( \Instruction[14]~input_o  & ( ((!\Reg_file|Equal2~0_combout  & (\Instruction[15]~input_o  & (\Reg_file|RD2[1]~6_combout ))) # (\Reg_file|Equal2~0_combout  & (((\PC_Register|Q [1]))))) # 
// (\Reg_file|RD2[1]~10_combout ) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\Reg_file|RD2[1]~6_combout ),
	.datad(!\PC_Register|Q [1]),
	.datae(!\Instruction[14]~input_o ),
	.dataf(!\Reg_file|RD2[1]~10_combout ),
	.datag(!\Reg_file|RD2[1]~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[1]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[1]~196 .extended_lut = "on";
defparam \Reg_file|RD2[1]~196 .lut_mask = 64'h03570257FFFFFFFF;
defparam \Reg_file|RD2[1]~196 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \readData[2]~input (
	.i(readData[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[2]~input_o ));
// synopsys translate_off
defparam \readData[2]~input .bus_hold = "false";
defparam \readData[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \Instruction[2]~input (
	.i(Instruction[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[2]~input_o ));
// synopsys translate_off
defparam \Instruction[2]~input .bus_hold = "false";
defparam \Instruction[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N0
cyclonev_lcell_comb \PCPlus4|Add0~1 (
// Equation(s):
// \PCPlus4|Add0~1_sumout  = SUM(( \PC_Register|Q [2] ) + ( VCC ) + ( !VCC ))
// \PCPlus4|Add0~2  = CARRY(( \PC_Register|Q [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~1_sumout ),
	.cout(\PCPlus4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~1 .extended_lut = "off";
defparam \PCPlus4|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \PCPlus4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N2
dffeas \PC_Register|Q[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~1_sumout ),
	.asdata(\MemToReg|C[2]~2_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[2] .is_wysiwyg = "true";
defparam \PC_Register|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N14
dffeas \Reg_file|registers[14][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][2] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N59
dffeas \Reg_file|registers[13][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][2] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N53
dffeas \Reg_file|registers[12][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][2] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \Reg_file|RD2[2]~14 (
// Equation(s):
// \Reg_file|RD2[2]~14_combout  = ( \Reg_file|registers[13][2]~q  & ( \Reg_file|registers[12][2]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & \Reg_file|registers[14][2]~q )) ) ) ) # ( !\Reg_file|registers[13][2]~q  & ( 
// \Reg_file|registers[12][2]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # (\Reg_file|registers[14][2]~q ))) ) ) ) # ( \Reg_file|registers[13][2]~q  & ( !\Reg_file|registers[12][2]~q  & ( (!\Instruction[12]~input_o  & 
// (\Instruction[13]~input_o  & \Reg_file|registers[14][2]~q )) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) ) ) ) # ( !\Reg_file|registers[13][2]~q  & ( !\Reg_file|registers[12][2]~q  & ( (!\Instruction[12]~input_o  & 
// (\Instruction[13]~input_o  & \Reg_file|registers[14][2]~q )) ) ) )

	.dataa(gnd),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[14][2]~q ),
	.datae(!\Reg_file|registers[13][2]~q ),
	.dataf(!\Reg_file|registers[12][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[2]~14 .extended_lut = "off";
defparam \Reg_file|RD2[2]~14 .lut_mask = 64'h000C303CC0CCF0FC;
defparam \Reg_file|RD2[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N32
dffeas \Reg_file|registers[10][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][2] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N38
dffeas \Reg_file|registers[9][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][2] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N29
dffeas \Reg_file|registers[11][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][2] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N40
dffeas \Reg_file|registers[8][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][2] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N33
cyclonev_lcell_comb \Reg_file|RD2[2]~15 (
// Equation(s):
// \Reg_file|RD2[2]~15_combout  = ( \Reg_file|registers[11][2]~q  & ( \Reg_file|registers[8][2]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o ) # ((\Reg_file|registers[9][2]~q )))) # (\Instruction[13]~input_o  & 
// (((\Reg_file|registers[10][2]~q )) # (\Instruction[12]~input_o ))) ) ) ) # ( !\Reg_file|registers[11][2]~q  & ( \Reg_file|registers[8][2]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o ) # ((\Reg_file|registers[9][2]~q )))) # 
// (\Instruction[13]~input_o  & (!\Instruction[12]~input_o  & (\Reg_file|registers[10][2]~q ))) ) ) ) # ( \Reg_file|registers[11][2]~q  & ( !\Reg_file|registers[8][2]~q  & ( (!\Instruction[13]~input_o  & (\Instruction[12]~input_o  & 
// ((\Reg_file|registers[9][2]~q )))) # (\Instruction[13]~input_o  & (((\Reg_file|registers[10][2]~q )) # (\Instruction[12]~input_o ))) ) ) ) # ( !\Reg_file|registers[11][2]~q  & ( !\Reg_file|registers[8][2]~q  & ( (!\Instruction[13]~input_o  & 
// (\Instruction[12]~input_o  & ((\Reg_file|registers[9][2]~q )))) # (\Instruction[13]~input_o  & (!\Instruction[12]~input_o  & (\Reg_file|registers[10][2]~q ))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Reg_file|registers[10][2]~q ),
	.datad(!\Reg_file|registers[9][2]~q ),
	.datae(!\Reg_file|registers[11][2]~q ),
	.dataf(!\Reg_file|registers[8][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[2]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[2]~15 .extended_lut = "off";
defparam \Reg_file|RD2[2]~15 .lut_mask = 64'h042615378CAE9DBF;
defparam \Reg_file|RD2[2]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \Reg_file|RD2[2]~16 (
// Equation(s):
// \Reg_file|RD2[2]~16_combout  = ( \Reg_file|RD2[2]~14_combout  & ( \Reg_file|RD2[2]~15_combout  & ( (!\Reg_file|Equal2~0_combout  & (\Instruction[15]~input_o )) # (\Reg_file|Equal2~0_combout  & (((\Instruction[15]~input_o  & !\Instruction[14]~input_o )) # 
// (\PC_Register|Q [2]))) ) ) ) # ( !\Reg_file|RD2[2]~14_combout  & ( \Reg_file|RD2[2]~15_combout  & ( (!\Instruction[15]~input_o  & (\PC_Register|Q [2] & (\Reg_file|Equal2~0_combout ))) # (\Instruction[15]~input_o  & ((!\Instruction[14]~input_o ) # 
// ((\PC_Register|Q [2] & \Reg_file|Equal2~0_combout )))) ) ) ) # ( \Reg_file|RD2[2]~14_combout  & ( !\Reg_file|RD2[2]~15_combout  & ( (!\Reg_file|Equal2~0_combout  & (\Instruction[15]~input_o  & ((\Instruction[14]~input_o )))) # (\Reg_file|Equal2~0_combout  
// & (((\PC_Register|Q [2])))) ) ) ) # ( !\Reg_file|RD2[2]~14_combout  & ( !\Reg_file|RD2[2]~15_combout  & ( (\PC_Register|Q [2] & \Reg_file|Equal2~0_combout ) ) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\PC_Register|Q [2]),
	.datac(!\Reg_file|Equal2~0_combout ),
	.datad(!\Instruction[14]~input_o ),
	.datae(!\Reg_file|RD2[2]~14_combout ),
	.dataf(!\Reg_file|RD2[2]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[2]~16 .extended_lut = "off";
defparam \Reg_file|RD2[2]~16 .lut_mask = 64'h0303035357035753;
defparam \Reg_file|RD2[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N6
cyclonev_lcell_comb \ALUSrc_ins|C[2]~1 (
// Equation(s):
// \ALUSrc_ins|C[2]~1_combout  = ( !\Instruction[27]~input_o  & ( (\Instruction[25]~input_o ) # (\Instruction[26]~input_o ) ) )

	.dataa(!\Instruction[26]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Instruction[25]~input_o ),
	.datae(gnd),
	.dataf(!\Instruction[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[2]~1 .extended_lut = "off";
defparam \ALUSrc_ins|C[2]~1 .lut_mask = 64'h55FF55FF00000000;
defparam \ALUSrc_ins|C[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N21
cyclonev_lcell_comb \ALUSrc_ins|C[2]~2 (
// Equation(s):
// \ALUSrc_ins|C[2]~2_combout  = ( \ALUSrc_ins|C[2]~0_combout  & ( \Reg_file|RD2[2]~13_combout  & ( ((\Instruction[2]~input_o  & \ALUSrc_ins|C[2]~1_combout )) # (\Instruction[0]~input_o ) ) ) ) # ( !\ALUSrc_ins|C[2]~0_combout  & ( \Reg_file|RD2[2]~13_combout 
//  & ( (!\ALUSrc_ins|C[2]~1_combout ) # (\Instruction[2]~input_o ) ) ) ) # ( \ALUSrc_ins|C[2]~0_combout  & ( !\Reg_file|RD2[2]~13_combout  & ( ((\Instruction[2]~input_o  & \ALUSrc_ins|C[2]~1_combout )) # (\Instruction[0]~input_o ) ) ) ) # ( 
// !\ALUSrc_ins|C[2]~0_combout  & ( !\Reg_file|RD2[2]~13_combout  & ( (!\ALUSrc_ins|C[2]~1_combout  & ((\Reg_file|RD2[2]~16_combout ))) # (\ALUSrc_ins|C[2]~1_combout  & (\Instruction[2]~input_o )) ) ) )

	.dataa(!\Instruction[0]~input_o ),
	.datab(!\Instruction[2]~input_o ),
	.datac(!\Reg_file|RD2[2]~16_combout ),
	.datad(!\ALUSrc_ins|C[2]~1_combout ),
	.datae(!\ALUSrc_ins|C[2]~0_combout ),
	.dataf(!\Reg_file|RD2[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[2]~2 .extended_lut = "off";
defparam \ALUSrc_ins|C[2]~2 .lut_mask = 64'h0F335577FF335577;
defparam \ALUSrc_ins|C[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N57
cyclonev_lcell_comb \Reg_file|RD1[2]~14 (
// Equation(s):
// \Reg_file|RD1[2]~14_combout  = ( \Reg_file|registers[12][2]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[14][2]~q )))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[13][2]~q )))) ) ) # ( !\Reg_file|registers[12][2]~q  & ( (!\Instruction[16]~input_o  & (\Instruction[17]~input_o  & (\Reg_file|registers[14][2]~q ))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[13][2]~q )))) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[14][2]~q ),
	.datad(!\Reg_file|registers[13][2]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[2]~14 .extended_lut = "off";
defparam \Reg_file|RD1[2]~14 .lut_mask = 64'h024602468ACE8ACE;
defparam \Reg_file|RD1[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N6
cyclonev_lcell_comb \Reg_file|registers[0][2]~feeder (
// Equation(s):
// \Reg_file|registers[0][2]~feeder_combout  = ( \MemToReg|C[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[0][2]~feeder .extended_lut = "off";
defparam \Reg_file|registers[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N8
dffeas \Reg_file|registers[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][2] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N48
cyclonev_lcell_comb \Reg_file|registers[2][2]~feeder (
// Equation(s):
// \Reg_file|registers[2][2]~feeder_combout  = ( \MemToReg|C[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[2][2]~feeder .extended_lut = "off";
defparam \Reg_file|registers[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N50
dffeas \Reg_file|registers[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][2] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N56
dffeas \Reg_file|registers[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][2] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N27
cyclonev_lcell_comb \Reg_file|RD1[2]~11 (
// Equation(s):
// \Reg_file|RD1[2]~11_combout  = ( \Reg_file|registers[1][2]~q  & ( \Reg_file|registers[3][2]~q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|registers[0][2]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[2][2]~q )))) # (\Instruction[16]~input_o 
// ) ) ) ) # ( !\Reg_file|registers[1][2]~q  & ( \Reg_file|registers[3][2]~q  & ( (!\Instruction[17]~input_o  & (\Reg_file|registers[0][2]~q  & (!\Instruction[16]~input_o ))) # (\Instruction[17]~input_o  & (((\Reg_file|registers[2][2]~q ) # 
// (\Instruction[16]~input_o )))) ) ) ) # ( \Reg_file|registers[1][2]~q  & ( !\Reg_file|registers[3][2]~q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|registers[0][2]~q ))) # (\Instruction[17]~input_o  & 
// (((!\Instruction[16]~input_o  & \Reg_file|registers[2][2]~q )))) ) ) ) # ( !\Reg_file|registers[1][2]~q  & ( !\Reg_file|registers[3][2]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[0][2]~q )) # 
// (\Instruction[17]~input_o  & ((\Reg_file|registers[2][2]~q ))))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[0][2]~q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[2][2]~q ),
	.datae(!\Reg_file|registers[1][2]~q ),
	.dataf(!\Reg_file|registers[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[2]~11 .extended_lut = "off";
defparam \Reg_file|RD1[2]~11 .lut_mask = 64'h20702A7A25752F7F;
defparam \Reg_file|RD1[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N20
dffeas \Reg_file|registers[7][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][2] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N40
dffeas \Reg_file|registers[5][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][2] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N58
dffeas \Reg_file|registers[4][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][2] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N48
cyclonev_lcell_comb \Reg_file|registers[6][2]~feeder (
// Equation(s):
// \Reg_file|registers[6][2]~feeder_combout  = ( \MemToReg|C[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[6][2]~feeder .extended_lut = "off";
defparam \Reg_file|registers[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N50
dffeas \Reg_file|registers[6][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][2] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N3
cyclonev_lcell_comb \Reg_file|RD1[2]~10 (
// Equation(s):
// \Reg_file|RD1[2]~10_combout  = ( \Reg_file|registers[4][2]~q  & ( \Reg_file|registers[6][2]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & ((\Reg_file|registers[5][2]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[7][2]~q 
// ))) ) ) ) # ( !\Reg_file|registers[4][2]~q  & ( \Reg_file|registers[6][2]~q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|registers[5][2]~q  & \Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # 
// (\Reg_file|registers[7][2]~q ))) ) ) ) # ( \Reg_file|registers[4][2]~q  & ( !\Reg_file|registers[6][2]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|registers[5][2]~q )))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[7][2]~q  & ((\Instruction[16]~input_o )))) ) ) ) # ( !\Reg_file|registers[4][2]~q  & ( !\Reg_file|registers[6][2]~q  & ( (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[5][2]~q ))) # 
// (\Instruction[17]~input_o  & (\Reg_file|registers[7][2]~q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[7][2]~q ),
	.datac(!\Reg_file|registers[5][2]~q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|registers[4][2]~q ),
	.dataf(!\Reg_file|registers[6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[2]~10 .extended_lut = "off";
defparam \Reg_file|RD1[2]~10 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Reg_file|RD1[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N18
cyclonev_lcell_comb \Reg_file|RD1[2]~12 (
// Equation(s):
// \Reg_file|RD1[2]~12_combout  = ( \Reg_file|RD1[2]~11_combout  & ( \Reg_file|RD1[2]~10_combout  & ( !\Instruction[19]~input_o  ) ) ) # ( !\Reg_file|RD1[2]~11_combout  & ( \Reg_file|RD1[2]~10_combout  & ( (\Instruction[18]~input_o  & 
// !\Instruction[19]~input_o ) ) ) ) # ( \Reg_file|RD1[2]~11_combout  & ( !\Reg_file|RD1[2]~10_combout  & ( (!\Instruction[18]~input_o  & !\Instruction[19]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\Instruction[18]~input_o ),
	.datac(gnd),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|RD1[2]~11_combout ),
	.dataf(!\Reg_file|RD1[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[2]~12 .extended_lut = "off";
defparam \Reg_file|RD1[2]~12 .lut_mask = 64'h0000CC003300FF00;
defparam \Reg_file|RD1[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N9
cyclonev_lcell_comb \Reg_file|RD1[2]~13 (
// Equation(s):
// \Reg_file|RD1[2]~13_combout  = ( \Reg_file|registers[11][2]~q  & ( \Reg_file|registers[8][2]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # ((\Reg_file|registers[9][2]~q )))) # (\Instruction[17]~input_o  & 
// (((\Reg_file|registers[10][2]~q )) # (\Instruction[16]~input_o ))) ) ) ) # ( !\Reg_file|registers[11][2]~q  & ( \Reg_file|registers[8][2]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # ((\Reg_file|registers[9][2]~q )))) # 
// (\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & (\Reg_file|registers[10][2]~q ))) ) ) ) # ( \Reg_file|registers[11][2]~q  & ( !\Reg_file|registers[8][2]~q  & ( (!\Instruction[17]~input_o  & (\Instruction[16]~input_o  & 
// ((\Reg_file|registers[9][2]~q )))) # (\Instruction[17]~input_o  & (((\Reg_file|registers[10][2]~q )) # (\Instruction[16]~input_o ))) ) ) ) # ( !\Reg_file|registers[11][2]~q  & ( !\Reg_file|registers[8][2]~q  & ( (!\Instruction[17]~input_o  & 
// (\Instruction[16]~input_o  & ((\Reg_file|registers[9][2]~q )))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & (\Reg_file|registers[10][2]~q ))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[10][2]~q ),
	.datad(!\Reg_file|registers[9][2]~q ),
	.datae(!\Reg_file|registers[11][2]~q ),
	.dataf(!\Reg_file|registers[8][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[2]~13 .extended_lut = "off";
defparam \Reg_file|RD1[2]~13 .lut_mask = 64'h042615378CAE9DBF;
defparam \Reg_file|RD1[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \Reg_file|RD1[2]~192 (
// Equation(s):
// \Reg_file|RD1[2]~192_combout  = ( !\Instruction[18]~input_o  & ( ((!\Instruction[19]~input_o  & (\PC_Register|Q [2] & ((\Reg_file|Equal1~0_combout )))) # (\Instruction[19]~input_o  & (((\PC_Register|Q [2] & \Reg_file|Equal1~0_combout )) # 
// (\Reg_file|RD1[2]~13_combout )))) # (\Reg_file|RD1[2]~12_combout ) ) ) # ( \Instruction[18]~input_o  & ( ((!\Reg_file|Equal1~0_combout  & (\Instruction[19]~input_o  & ((\Reg_file|RD1[2]~14_combout )))) # (\Reg_file|Equal1~0_combout  & (((\PC_Register|Q 
// [2]))))) # (\Reg_file|RD1[2]~12_combout ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\PC_Register|Q [2]),
	.datac(!\Reg_file|RD1[2]~14_combout ),
	.datad(!\Reg_file|Equal1~0_combout ),
	.datae(!\Instruction[18]~input_o ),
	.dataf(!\Reg_file|RD1[2]~12_combout ),
	.datag(!\Reg_file|RD1[2]~13_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[2]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[2]~192 .extended_lut = "on";
defparam \Reg_file|RD1[2]~192 .lut_mask = 64'h05370533FFFFFFFF;
defparam \Reg_file|RD1[2]~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N39
cyclonev_lcell_comb \ALU_ins|Add0~9 (
// Equation(s):
// \ALU_ins|Add0~9_sumout  = SUM(( \Reg_file|RD1[2]~192_combout  ) + ( !\ALUSrc_ins|C[2]~2_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \ALU_ins|Add0~6  ))
// \ALU_ins|Add0~10  = CARRY(( \Reg_file|RD1[2]~192_combout  ) + ( !\ALUSrc_ins|C[2]~2_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \ALU_ins|Add0~6  ))

	.dataa(!\Instruction[26]~input_o ),
	.datab(!\Instruction[27]~input_o ),
	.datac(!\ALUSrc_ins|C[2]~2_combout ),
	.datad(!\Reg_file|RD1[2]~192_combout ),
	.datae(gnd),
	.dataf(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~9_sumout ),
	.cout(\ALU_ins|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~9 .extended_lut = "off";
defparam \ALU_ins|Add0~9 .lut_mask = 64'h0000F078000000FF;
defparam \ALU_ins|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N18
cyclonev_lcell_comb \ALU_ins|Mux29~0 (
// Equation(s):
// \ALU_ins|Mux29~0_combout  = ( \ALU_ins|Add0~9_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (\ALUSrc_ins|C[2]~2_combout  & \Reg_file|RD1[2]~192_combout )) # 
// (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & ((\Reg_file|RD1[2]~192_combout ) # (\ALUSrc_ins|C[2]~2_combout )))) ) ) # ( !\ALU_ins|Add0~9_sumout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// (\ALUSrc_ins|C[2]~2_combout  & \Reg_file|RD1[2]~192_combout )) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & ((\Reg_file|RD1[2]~192_combout ) # (\ALUSrc_ins|C[2]~2_combout ))))) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datac(!\ALUSrc_ins|C[2]~2_combout ),
	.datad(!\Reg_file|RD1[2]~192_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux29~0 .extended_lut = "off";
defparam \ALU_ins|Mux29~0 .lut_mask = 64'h01150115ABBFABBF;
defparam \ALU_ins|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N0
cyclonev_lcell_comb \MemToReg|C[2]~2 (
// Equation(s):
// \MemToReg|C[2]~2_combout  = ( \readData[2]~input_o  & ( \ALU_ins|Mux29~0_combout  ) ) # ( !\readData[2]~input_o  & ( \ALU_ins|Mux29~0_combout  & ( !\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  ) ) ) # ( \readData[2]~input_o  & ( !\ALU_ins|Mux29~0_combout  
// & ( \CU_Inst|inst_Main_Deco|MemtoReg~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\readData[2]~input_o ),
	.dataf(!\ALU_ins|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[2]~2 .extended_lut = "off";
defparam \MemToReg|C[2]~2 .lut_mask = 64'h00003333CCCCFFFF;
defparam \MemToReg|C[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N42
cyclonev_lcell_comb \Reg_file|registers[3][2]~feeder (
// Equation(s):
// \Reg_file|registers[3][2]~feeder_combout  = ( \MemToReg|C[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[3][2]~feeder .extended_lut = "off";
defparam \Reg_file|registers[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N44
dffeas \Reg_file|registers[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][2] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N33
cyclonev_lcell_comb \Reg_file|RD2[2]~12 (
// Equation(s):
// \Reg_file|RD2[2]~12_combout  = ( \Reg_file|registers[1][2]~q  & ( \Reg_file|registers[0][2]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & ((\Reg_file|registers[2][2]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[3][2]~q 
// ))) ) ) ) # ( !\Reg_file|registers[1][2]~q  & ( \Reg_file|registers[0][2]~q  & ( (!\Instruction[13]~input_o  & (!\Instruction[12]~input_o )) # (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & ((\Reg_file|registers[2][2]~q ))) # 
// (\Instruction[12]~input_o  & (\Reg_file|registers[3][2]~q )))) ) ) ) # ( \Reg_file|registers[1][2]~q  & ( !\Reg_file|registers[0][2]~q  & ( (!\Instruction[13]~input_o  & (\Instruction[12]~input_o )) # (\Instruction[13]~input_o  & 
// ((!\Instruction[12]~input_o  & ((\Reg_file|registers[2][2]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[3][2]~q )))) ) ) ) # ( !\Reg_file|registers[1][2]~q  & ( !\Reg_file|registers[0][2]~q  & ( (\Instruction[13]~input_o  & 
// ((!\Instruction[12]~input_o  & ((\Reg_file|registers[2][2]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[3][2]~q )))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Reg_file|registers[3][2]~q ),
	.datad(!\Reg_file|registers[2][2]~q ),
	.datae(!\Reg_file|registers[1][2]~q ),
	.dataf(!\Reg_file|registers[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[2]~12 .extended_lut = "off";
defparam \Reg_file|RD2[2]~12 .lut_mask = 64'h0145236789CDABEF;
defparam \Reg_file|RD2[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N21
cyclonev_lcell_comb \Reg_file|RD2[2]~11 (
// Equation(s):
// \Reg_file|RD2[2]~11_combout  = ( \Reg_file|registers[5][2]~q  & ( \Reg_file|registers[6][2]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o )) # (\Reg_file|registers[4][2]~q ))) # (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o 
// ) # (\Reg_file|registers[7][2]~q )))) ) ) ) # ( !\Reg_file|registers[5][2]~q  & ( \Reg_file|registers[6][2]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o )) # (\Reg_file|registers[4][2]~q ))) # (\Instruction[12]~input_o  & 
// (((\Instruction[13]~input_o  & \Reg_file|registers[7][2]~q )))) ) ) ) # ( \Reg_file|registers[5][2]~q  & ( !\Reg_file|registers[6][2]~q  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[4][2]~q  & (!\Instruction[13]~input_o ))) # 
// (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[7][2]~q )))) ) ) ) # ( !\Reg_file|registers[5][2]~q  & ( !\Reg_file|registers[6][2]~q  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[4][2]~q  & 
// (!\Instruction[13]~input_o ))) # (\Instruction[12]~input_o  & (((\Instruction[13]~input_o  & \Reg_file|registers[7][2]~q )))) ) ) )

	.dataa(!\Reg_file|registers[4][2]~q ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[7][2]~q ),
	.datae(!\Reg_file|registers[5][2]~q ),
	.dataf(!\Reg_file|registers[6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[2]~11 .extended_lut = "off";
defparam \Reg_file|RD2[2]~11 .lut_mask = 64'h404370734C4F7C7F;
defparam \Reg_file|RD2[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \Reg_file|RD2[2]~13 (
// Equation(s):
// \Reg_file|RD2[2]~13_combout  = ( \Reg_file|RD2[2]~12_combout  & ( \Reg_file|RD2[2]~11_combout  & ( !\Instruction[15]~input_o  ) ) ) # ( !\Reg_file|RD2[2]~12_combout  & ( \Reg_file|RD2[2]~11_combout  & ( (\Instruction[14]~input_o  & 
// !\Instruction[15]~input_o ) ) ) ) # ( \Reg_file|RD2[2]~12_combout  & ( !\Reg_file|RD2[2]~11_combout  & ( (!\Instruction[14]~input_o  & !\Instruction[15]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Instruction[15]~input_o ),
	.datad(gnd),
	.datae(!\Reg_file|RD2[2]~12_combout ),
	.dataf(!\Reg_file|RD2[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[2]~13 .extended_lut = "off";
defparam \Reg_file|RD2[2]~13 .lut_mask = 64'h0000C0C03030F0F0;
defparam \Reg_file|RD2[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \Reg_file|RD2[2]~17 (
// Equation(s):
// \Reg_file|RD2[2]~17_combout  = ( \Reg_file|RD2[2]~16_combout  ) # ( !\Reg_file|RD2[2]~16_combout  & ( \Reg_file|RD2[2]~13_combout  ) )

	.dataa(gnd),
	.datab(!\Reg_file|RD2[2]~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file|RD2[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[2]~17 .extended_lut = "off";
defparam \Reg_file|RD2[2]~17 .lut_mask = 64'h33333333FFFFFFFF;
defparam \Reg_file|RD2[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N3
cyclonev_lcell_comb \PCPlus4|Add0~5 (
// Equation(s):
// \PCPlus4|Add0~5_sumout  = SUM(( \PC_Register|Q [3] ) + ( GND ) + ( \PCPlus4|Add0~2  ))
// \PCPlus4|Add0~6  = CARRY(( \PC_Register|Q [3] ) + ( GND ) + ( \PCPlus4|Add0~2  ))

	.dataa(!\PC_Register|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~5_sumout ),
	.cout(\PCPlus4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~5 .extended_lut = "off";
defparam \PCPlus4|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N18
cyclonev_io_ibuf \readData[3]~input (
	.i(readData[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[3]~input_o ));
// synopsys translate_off
defparam \readData[3]~input .bus_hold = "false";
defparam \readData[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \Instruction[3]~input (
	.i(Instruction[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[3]~input_o ));
// synopsys translate_off
defparam \Instruction[3]~input .bus_hold = "false";
defparam \Instruction[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y7_N38
dffeas \Reg_file|registers[5][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][3] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N14
dffeas \Reg_file|registers[7][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][3] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N47
dffeas \Reg_file|registers[4][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][3] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \Reg_file|registers[6][3]~feeder (
// Equation(s):
// \Reg_file|registers[6][3]~feeder_combout  = ( \MemToReg|C[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[6][3]~feeder .extended_lut = "off";
defparam \Reg_file|registers[6][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N44
dffeas \Reg_file|registers[6][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][3] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N15
cyclonev_lcell_comb \Reg_file|RD2[3]~18 (
// Equation(s):
// \Reg_file|RD2[3]~18_combout  = ( \Reg_file|registers[4][3]~q  & ( \Reg_file|registers[6][3]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & (\Reg_file|registers[5][3]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[7][3]~q 
// )))) ) ) ) # ( !\Reg_file|registers[4][3]~q  & ( \Reg_file|registers[6][3]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[5][3]~q )) # 
// (\Instruction[13]~input_o  & ((\Reg_file|registers[7][3]~q ))))) ) ) ) # ( \Reg_file|registers[4][3]~q  & ( !\Reg_file|registers[6][3]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & 
// ((!\Instruction[13]~input_o  & (\Reg_file|registers[5][3]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[7][3]~q ))))) ) ) ) # ( !\Reg_file|registers[4][3]~q  & ( !\Reg_file|registers[6][3]~q  & ( (\Instruction[12]~input_o  & 
// ((!\Instruction[13]~input_o  & (\Reg_file|registers[5][3]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[7][3]~q ))))) ) ) )

	.dataa(!\Reg_file|registers[5][3]~q ),
	.datab(!\Reg_file|registers[7][3]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[4][3]~q ),
	.dataf(!\Reg_file|registers[6][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[3]~18 .extended_lut = "off";
defparam \Reg_file|RD2[3]~18 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Reg_file|RD2[3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N26
dffeas \Reg_file|registers[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][3] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N5
dffeas \Reg_file|registers[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][3] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N52
dffeas \Reg_file|registers[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][3] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N44
dffeas \Reg_file|registers[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][3] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \Reg_file|RD2[3]~19 (
// Equation(s):
// \Reg_file|RD2[3]~19_combout  = ( \Reg_file|registers[0][3]~q  & ( \Reg_file|registers[2][3]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & ((\Reg_file|registers[1][3]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[3][3]~q 
// ))) ) ) ) # ( !\Reg_file|registers[0][3]~q  & ( \Reg_file|registers[2][3]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[1][3]~q ))) # 
// (\Instruction[13]~input_o  & (\Reg_file|registers[3][3]~q )))) ) ) ) # ( \Reg_file|registers[0][3]~q  & ( !\Reg_file|registers[2][3]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & 
// ((!\Instruction[13]~input_o  & ((\Reg_file|registers[1][3]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[3][3]~q )))) ) ) ) # ( !\Reg_file|registers[0][3]~q  & ( !\Reg_file|registers[2][3]~q  & ( (\Instruction[12]~input_o  & 
// ((!\Instruction[13]~input_o  & ((\Reg_file|registers[1][3]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[3][3]~q )))) ) ) )

	.dataa(!\Reg_file|registers[3][3]~q ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Reg_file|registers[1][3]~q ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[0][3]~q ),
	.dataf(!\Reg_file|registers[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[3]~19 .extended_lut = "off";
defparam \Reg_file|RD2[3]~19 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Reg_file|RD2[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N51
cyclonev_lcell_comb \Reg_file|RD2[3]~20 (
// Equation(s):
// \Reg_file|RD2[3]~20_combout  = ( \Reg_file|RD2[3]~19_combout  & ( (!\Instruction[15]~input_o  & ((!\Instruction[14]~input_o ) # (\Reg_file|RD2[3]~18_combout ))) ) ) # ( !\Reg_file|RD2[3]~19_combout  & ( (\Instruction[14]~input_o  & 
// (!\Instruction[15]~input_o  & \Reg_file|RD2[3]~18_combout )) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\Reg_file|RD2[3]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file|RD2[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[3]~20 .extended_lut = "off";
defparam \Reg_file|RD2[3]~20 .lut_mask = 64'h040404048C8C8C8C;
defparam \Reg_file|RD2[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \ALUSrc_ins|C[3]~3 (
// Equation(s):
// \ALUSrc_ins|C[3]~3_combout  = ( \ALUSrc_ins|C[2]~1_combout  & ( \Reg_file|RD2[3]~20_combout  & ( ((\ALUSrc_ins|C[2]~0_combout  & \Instruction[1]~input_o )) # (\Instruction[3]~input_o ) ) ) ) # ( !\ALUSrc_ins|C[2]~1_combout  & ( \Reg_file|RD2[3]~20_combout 
//  & ( (!\ALUSrc_ins|C[2]~0_combout ) # (\Instruction[1]~input_o ) ) ) ) # ( \ALUSrc_ins|C[2]~1_combout  & ( !\Reg_file|RD2[3]~20_combout  & ( ((\ALUSrc_ins|C[2]~0_combout  & \Instruction[1]~input_o )) # (\Instruction[3]~input_o ) ) ) ) # ( 
// !\ALUSrc_ins|C[2]~1_combout  & ( !\Reg_file|RD2[3]~20_combout  & ( (!\ALUSrc_ins|C[2]~0_combout  & ((\Reg_file|RD2[3]~23_combout ))) # (\ALUSrc_ins|C[2]~0_combout  & (\Instruction[1]~input_o )) ) ) )

	.dataa(!\Instruction[3]~input_o ),
	.datab(!\ALUSrc_ins|C[2]~0_combout ),
	.datac(!\Instruction[1]~input_o ),
	.datad(!\Reg_file|RD2[3]~23_combout ),
	.datae(!\ALUSrc_ins|C[2]~1_combout ),
	.dataf(!\Reg_file|RD2[3]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[3]~3 .extended_lut = "off";
defparam \ALUSrc_ins|C[3]~3 .lut_mask = 64'h03CF5757CFCF5757;
defparam \ALUSrc_ins|C[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N20
dffeas \Reg_file|registers[12][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][3] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N56
dffeas \Reg_file|registers[13][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][3] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N17
dffeas \Reg_file|registers[14][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][3] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N54
cyclonev_lcell_comb \Reg_file|RD1[3]~19 (
// Equation(s):
// \Reg_file|RD1[3]~19_combout  = ( \Reg_file|registers[14][3]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[12][3]~q )) # (\Instruction[17]~input_o ))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & ((\Reg_file|registers[13][3]~q 
// )))) ) ) # ( !\Reg_file|registers[14][3]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[12][3]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[13][3]~q ))))) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[12][3]~q ),
	.datad(!\Reg_file|registers[13][3]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[14][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[3]~19 .extended_lut = "off";
defparam \Reg_file|RD1[3]~19 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \Reg_file|RD1[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N57
cyclonev_lcell_comb \Reg_file|RD1[3]~15 (
// Equation(s):
// \Reg_file|RD1[3]~15_combout  = ( \Reg_file|registers[4][3]~q  & ( \Reg_file|registers[6][3]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & (\Reg_file|registers[5][3]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[7][3]~q 
// )))) ) ) ) # ( !\Reg_file|registers[4][3]~q  & ( \Reg_file|registers[6][3]~q  & ( (!\Instruction[17]~input_o  & (\Reg_file|registers[5][3]~q  & ((\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # 
// (\Reg_file|registers[7][3]~q )))) ) ) ) # ( \Reg_file|registers[4][3]~q  & ( !\Reg_file|registers[6][3]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|registers[5][3]~q ))) # (\Instruction[17]~input_o  & 
// (((\Reg_file|registers[7][3]~q  & \Instruction[16]~input_o )))) ) ) ) # ( !\Reg_file|registers[4][3]~q  & ( !\Reg_file|registers[6][3]~q  & ( (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[5][3]~q )) # 
// (\Instruction[17]~input_o  & ((\Reg_file|registers[7][3]~q ))))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[5][3]~q ),
	.datac(!\Reg_file|registers[7][3]~q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|registers[4][3]~q ),
	.dataf(!\Reg_file|registers[6][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[3]~15 .extended_lut = "off";
defparam \Reg_file|RD1[3]~15 .lut_mask = 64'h0027AA275527FF27;
defparam \Reg_file|RD1[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N15
cyclonev_lcell_comb \Reg_file|RD1[3]~16 (
// Equation(s):
// \Reg_file|RD1[3]~16_combout  = ( \Reg_file|registers[0][3]~q  & ( \Reg_file|registers[1][3]~q  & ( (!\Instruction[17]~input_o ) # ((!\Instruction[16]~input_o  & (\Reg_file|registers[2][3]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[3][3]~q 
// )))) ) ) ) # ( !\Reg_file|registers[0][3]~q  & ( \Reg_file|registers[1][3]~q  & ( (!\Instruction[17]~input_o  & (\Instruction[16]~input_o )) # (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[2][3]~q )) # 
// (\Instruction[16]~input_o  & ((\Reg_file|registers[3][3]~q ))))) ) ) ) # ( \Reg_file|registers[0][3]~q  & ( !\Reg_file|registers[1][3]~q  & ( (!\Instruction[17]~input_o  & (!\Instruction[16]~input_o )) # (\Instruction[17]~input_o  & 
// ((!\Instruction[16]~input_o  & (\Reg_file|registers[2][3]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[3][3]~q ))))) ) ) ) # ( !\Reg_file|registers[0][3]~q  & ( !\Reg_file|registers[1][3]~q  & ( (\Instruction[17]~input_o  & 
// ((!\Instruction[16]~input_o  & (\Reg_file|registers[2][3]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[3][3]~q ))))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[2][3]~q ),
	.datad(!\Reg_file|registers[3][3]~q ),
	.datae(!\Reg_file|registers[0][3]~q ),
	.dataf(!\Reg_file|registers[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[3]~16 .extended_lut = "off";
defparam \Reg_file|RD1[3]~16 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Reg_file|RD1[3]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N51
cyclonev_lcell_comb \Reg_file|RD1[3]~17 (
// Equation(s):
// \Reg_file|RD1[3]~17_combout  = ( \Reg_file|RD1[3]~16_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o ) # (\Reg_file|RD1[3]~15_combout ))) ) ) # ( !\Reg_file|RD1[3]~16_combout  & ( (\Instruction[18]~input_o  & 
// (!\Instruction[19]~input_o  & \Reg_file|RD1[3]~15_combout )) ) )

	.dataa(gnd),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|RD1[3]~15_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[3]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[3]~17 .extended_lut = "off";
defparam \Reg_file|RD1[3]~17 .lut_mask = 64'h00300030C0F0C0F0;
defparam \Reg_file|RD1[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N32
dffeas \Reg_file|registers[9][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][3] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N50
dffeas \Reg_file|registers[11][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][3] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N2
dffeas \Reg_file|registers[10][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][3] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N44
dffeas \Reg_file|registers[8][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][3] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N33
cyclonev_lcell_comb \Reg_file|RD1[3]~18 (
// Equation(s):
// \Reg_file|RD1[3]~18_combout  = ( \Reg_file|registers[10][3]~q  & ( \Reg_file|registers[8][3]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & (\Reg_file|registers[9][3]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[11][3]~q 
// )))) ) ) ) # ( !\Reg_file|registers[10][3]~q  & ( \Reg_file|registers[8][3]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|registers[9][3]~q ))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o  & 
// \Reg_file|registers[11][3]~q )))) ) ) ) # ( \Reg_file|registers[10][3]~q  & ( !\Reg_file|registers[8][3]~q  & ( (!\Instruction[17]~input_o  & (\Reg_file|registers[9][3]~q  & (\Instruction[16]~input_o ))) # (\Instruction[17]~input_o  & 
// (((!\Instruction[16]~input_o ) # (\Reg_file|registers[11][3]~q )))) ) ) ) # ( !\Reg_file|registers[10][3]~q  & ( !\Reg_file|registers[8][3]~q  & ( (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[9][3]~q )) # 
// (\Instruction[17]~input_o  & ((\Reg_file|registers[11][3]~q ))))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[9][3]~q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[11][3]~q ),
	.datae(!\Reg_file|registers[10][3]~q ),
	.dataf(!\Reg_file|registers[8][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[3]~18 .extended_lut = "off";
defparam \Reg_file|RD1[3]~18 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Reg_file|RD1[3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N24
cyclonev_lcell_comb \Reg_file|RD1[3]~188 (
// Equation(s):
// \Reg_file|RD1[3]~188_combout  = ( !\Instruction[18]~input_o  & ( ((!\PC_Register|Q [3] & (((\Reg_file|RD1[3]~18_combout  & \Instruction[19]~input_o )) # (\Reg_file|Equal1~0_combout ))) # (\PC_Register|Q [3] & (((\Reg_file|RD1[3]~18_combout  & 
// \Instruction[19]~input_o ))))) # (\Reg_file|RD1[3]~17_combout ) ) ) # ( \Instruction[18]~input_o  & ( ((!\Reg_file|Equal1~0_combout  & (((\Reg_file|RD1[3]~19_combout  & \Instruction[19]~input_o )))) # (\Reg_file|Equal1~0_combout  & (!\PC_Register|Q [3]))) 
// # (\Reg_file|RD1[3]~17_combout ) ) )

	.dataa(!\PC_Register|Q [3]),
	.datab(!\Reg_file|Equal1~0_combout ),
	.datac(!\Reg_file|RD1[3]~19_combout ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Instruction[18]~input_o ),
	.dataf(!\Reg_file|RD1[3]~17_combout ),
	.datag(!\Reg_file|RD1[3]~18_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[3]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[3]~188 .extended_lut = "on";
defparam \Reg_file|RD1[3]~188 .lut_mask = 64'h222F222EFFFFFFFF;
defparam \Reg_file|RD1[3]~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \ALU_ins|Add0~13 (
// Equation(s):
// \ALU_ins|Add0~13_sumout  = SUM(( \Reg_file|RD1[3]~188_combout  ) + ( !\ALUSrc_ins|C[3]~3_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \ALU_ins|Add0~10  ))
// \ALU_ins|Add0~14  = CARRY(( \Reg_file|RD1[3]~188_combout  ) + ( !\ALUSrc_ins|C[3]~3_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \ALU_ins|Add0~10  ))

	.dataa(!\Instruction[26]~input_o ),
	.datab(!\Instruction[27]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\Reg_file|RD1[3]~188_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[3]~3_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~13_sumout ),
	.cout(\ALU_ins|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~13 .extended_lut = "off";
defparam \ALU_ins|Add0~13 .lut_mask = 64'h0000F708000000FF;
defparam \ALU_ins|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \ALU_ins|Mux28~0 (
// Equation(s):
// \ALU_ins|Mux28~0_combout  = ( \ALU_ins|Add0~13_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (\ALUSrc_ins|C[3]~3_combout  & \Reg_file|RD1[3]~188_combout )) # 
// (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & ((\Reg_file|RD1[3]~188_combout ) # (\ALUSrc_ins|C[3]~3_combout )))) ) ) # ( !\ALU_ins|Add0~13_sumout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// (\ALUSrc_ins|C[3]~3_combout  & \Reg_file|RD1[3]~188_combout )) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & ((\Reg_file|RD1[3]~188_combout ) # (\ALUSrc_ins|C[3]~3_combout ))))) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datac(!\ALUSrc_ins|C[3]~3_combout ),
	.datad(!\Reg_file|RD1[3]~188_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux28~0 .extended_lut = "off";
defparam \ALU_ins|Mux28~0 .lut_mask = 64'h01150115ABBFABBF;
defparam \ALU_ins|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N9
cyclonev_lcell_comb \MemToReg|C[3]~3 (
// Equation(s):
// \MemToReg|C[3]~3_combout  = ( \ALU_ins|Mux28~0_combout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) # (\readData[3]~input_o ) ) ) # ( !\ALU_ins|Mux28~0_combout  & ( (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & \readData[3]~input_o ) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datab(gnd),
	.datac(!\readData[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_ins|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[3]~3 .extended_lut = "off";
defparam \MemToReg|C[3]~3 .lut_mask = 64'h05050505AFAFAFAF;
defparam \MemToReg|C[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N5
dffeas \PC_Register|Q[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~5_sumout ),
	.asdata(\MemToReg|C[3]~3_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[3] .is_wysiwyg = "true";
defparam \PC_Register|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N3
cyclonev_lcell_comb \Reg_file|RD2[3]~22 (
// Equation(s):
// \Reg_file|RD2[3]~22_combout  = ( \Reg_file|registers[10][3]~q  & ( \Reg_file|registers[8][3]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][3]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[11][3]~q 
// )))) ) ) ) # ( !\Reg_file|registers[10][3]~q  & ( \Reg_file|registers[8][3]~q  & ( (!\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) # (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][3]~q )) # 
// (\Instruction[13]~input_o  & ((\Reg_file|registers[11][3]~q ))))) ) ) ) # ( \Reg_file|registers[10][3]~q  & ( !\Reg_file|registers[8][3]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o )) # (\Instruction[12]~input_o  & 
// ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][3]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[11][3]~q ))))) ) ) ) # ( !\Reg_file|registers[10][3]~q  & ( !\Reg_file|registers[8][3]~q  & ( (\Instruction[12]~input_o  & 
// ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][3]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[11][3]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[9][3]~q ),
	.datad(!\Reg_file|registers[11][3]~q ),
	.datae(!\Reg_file|registers[10][3]~q ),
	.dataf(!\Reg_file|registers[8][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[3]~22 .extended_lut = "off";
defparam \Reg_file|RD2[3]~22 .lut_mask = 64'h041526378C9DAEBF;
defparam \Reg_file|RD2[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N15
cyclonev_lcell_comb \Reg_file|RD2[3]~21 (
// Equation(s):
// \Reg_file|RD2[3]~21_combout  = ( \Reg_file|registers[14][3]~q  & ( \Reg_file|registers[12][3]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & \Reg_file|registers[13][3]~q )) ) ) ) # ( !\Reg_file|registers[14][3]~q  & ( 
// \Reg_file|registers[12][3]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o ) # (\Reg_file|registers[13][3]~q ))) ) ) ) # ( \Reg_file|registers[14][3]~q  & ( !\Reg_file|registers[12][3]~q  & ( (!\Instruction[12]~input_o  & 
// (\Instruction[13]~input_o )) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & \Reg_file|registers[13][3]~q )) ) ) ) # ( !\Reg_file|registers[14][3]~q  & ( !\Reg_file|registers[12][3]~q  & ( (\Instruction[12]~input_o  & 
// (!\Instruction[13]~input_o  & \Reg_file|registers[13][3]~q )) ) ) )

	.dataa(gnd),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[13][3]~q ),
	.datae(!\Reg_file|registers[14][3]~q ),
	.dataf(!\Reg_file|registers[12][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[3]~21 .extended_lut = "off";
defparam \Reg_file|RD2[3]~21 .lut_mask = 64'h00300C3CC0F0CCFC;
defparam \Reg_file|RD2[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N3
cyclonev_lcell_comb \Reg_file|RD2[3]~23 (
// Equation(s):
// \Reg_file|RD2[3]~23_combout  = ( \Reg_file|RD2[3]~22_combout  & ( \Reg_file|RD2[3]~21_combout  & ( (!\Reg_file|Equal2~0_combout  & (\Instruction[15]~input_o )) # (\Reg_file|Equal2~0_combout  & ((!\PC_Register|Q [3]) # ((\Instruction[15]~input_o  & 
// !\Instruction[14]~input_o )))) ) ) ) # ( !\Reg_file|RD2[3]~22_combout  & ( \Reg_file|RD2[3]~21_combout  & ( (!\Reg_file|Equal2~0_combout  & (\Instruction[15]~input_o  & ((\Instruction[14]~input_o )))) # (\Reg_file|Equal2~0_combout  & (((!\PC_Register|Q 
// [3])))) ) ) ) # ( \Reg_file|RD2[3]~22_combout  & ( !\Reg_file|RD2[3]~21_combout  & ( (!\Reg_file|Equal2~0_combout  & (\Instruction[15]~input_o  & ((!\Instruction[14]~input_o )))) # (\Reg_file|Equal2~0_combout  & ((!\PC_Register|Q [3]) # 
// ((\Instruction[15]~input_o  & !\Instruction[14]~input_o )))) ) ) ) # ( !\Reg_file|RD2[3]~22_combout  & ( !\Reg_file|RD2[3]~21_combout  & ( (\Reg_file|Equal2~0_combout  & !\PC_Register|Q [3]) ) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\PC_Register|Q [3]),
	.datad(!\Instruction[14]~input_o ),
	.datae(!\Reg_file|RD2[3]~22_combout ),
	.dataf(!\Reg_file|RD2[3]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[3]~23 .extended_lut = "off";
defparam \Reg_file|RD2[3]~23 .lut_mask = 64'h5050735050727372;
defparam \Reg_file|RD2[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N9
cyclonev_lcell_comb \Reg_file|RD2[3]~24 (
// Equation(s):
// \Reg_file|RD2[3]~24_combout  = ( \Reg_file|RD2[3]~23_combout  & ( \Reg_file|RD2[3]~20_combout  ) ) # ( !\Reg_file|RD2[3]~23_combout  & ( \Reg_file|RD2[3]~20_combout  ) ) # ( \Reg_file|RD2[3]~23_combout  & ( !\Reg_file|RD2[3]~20_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Reg_file|RD2[3]~23_combout ),
	.dataf(!\Reg_file|RD2[3]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[3]~24 .extended_lut = "off";
defparam \Reg_file|RD2[3]~24 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \Reg_file|RD2[3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \readData[4]~input (
	.i(readData[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[4]~input_o ));
// synopsys translate_off
defparam \readData[4]~input .bus_hold = "false";
defparam \readData[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \Instruction[4]~input (
	.i(Instruction[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[4]~input_o ));
// synopsys translate_off
defparam \Instruction[4]~input .bus_hold = "false";
defparam \Instruction[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N12
cyclonev_lcell_comb \ALUSrc_ins|C[4]~4 (
// Equation(s):
// \ALUSrc_ins|C[4]~4_combout  = ( \Instruction[27]~input_o  & ( (!\Instruction[26]~input_o  & \Instruction[2]~input_o ) ) ) # ( !\Instruction[27]~input_o  & ( (\Instruction[4]~input_o  & ((\Instruction[25]~input_o ) # (\Instruction[26]~input_o ))) ) )

	.dataa(!\Instruction[26]~input_o ),
	.datab(!\Instruction[25]~input_o ),
	.datac(!\Instruction[2]~input_o ),
	.datad(!\Instruction[4]~input_o ),
	.datae(gnd),
	.dataf(!\Instruction[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[4]~4 .extended_lut = "off";
defparam \ALUSrc_ins|C[4]~4 .lut_mask = 64'h007700770A0A0A0A;
defparam \ALUSrc_ins|C[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N50
dffeas \Reg_file|registers[7][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][4] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N57
cyclonev_lcell_comb \Reg_file|registers[4][4]~feeder (
// Equation(s):
// \Reg_file|registers[4][4]~feeder_combout  = ( \MemToReg|C[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[4][4]~feeder .extended_lut = "off";
defparam \Reg_file|registers[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N58
dffeas \Reg_file|registers[4][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][4] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N36
cyclonev_lcell_comb \Reg_file|registers[5][4]~feeder (
// Equation(s):
// \Reg_file|registers[5][4]~feeder_combout  = ( \MemToReg|C[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[5][4]~feeder .extended_lut = "off";
defparam \Reg_file|registers[5][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N37
dffeas \Reg_file|registers[5][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][4] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N24
cyclonev_lcell_comb \Reg_file|registers[6][4]~feeder (
// Equation(s):
// \Reg_file|registers[6][4]~feeder_combout  = ( \MemToReg|C[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[6][4]~feeder .extended_lut = "off";
defparam \Reg_file|registers[6][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N26
dffeas \Reg_file|registers[6][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][4] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N51
cyclonev_lcell_comb \Reg_file|RD2[4]~28 (
// Equation(s):
// \Reg_file|RD2[4]~28_combout  = ( \Reg_file|registers[5][4]~q  & ( \Reg_file|registers[6][4]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[4][4]~q ) # (\Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o 
// )) # (\Reg_file|registers[7][4]~q ))) ) ) ) # ( !\Reg_file|registers[5][4]~q  & ( \Reg_file|registers[6][4]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o  & \Reg_file|registers[4][4]~q )))) # (\Instruction[13]~input_o  & 
// (((!\Instruction[12]~input_o )) # (\Reg_file|registers[7][4]~q ))) ) ) ) # ( \Reg_file|registers[5][4]~q  & ( !\Reg_file|registers[6][4]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[4][4]~q ) # (\Instruction[12]~input_o )))) # 
// (\Instruction[13]~input_o  & (\Reg_file|registers[7][4]~q  & (\Instruction[12]~input_o ))) ) ) ) # ( !\Reg_file|registers[5][4]~q  & ( !\Reg_file|registers[6][4]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o  & 
// \Reg_file|registers[4][4]~q )))) # (\Instruction[13]~input_o  & (\Reg_file|registers[7][4]~q  & (\Instruction[12]~input_o ))) ) ) )

	.dataa(!\Reg_file|registers[7][4]~q ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[4][4]~q ),
	.datae(!\Reg_file|registers[5][4]~q ),
	.dataf(!\Reg_file|registers[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[4]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[4]~28 .extended_lut = "off";
defparam \Reg_file|RD2[4]~28 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Reg_file|RD2[4]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \Reg_file|registers[14][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][4] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N36
cyclonev_lcell_comb \Reg_file|registers[13][4]~feeder (
// Equation(s):
// \Reg_file|registers[13][4]~feeder_combout  = ( \MemToReg|C[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[13][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[13][4]~feeder .extended_lut = "off";
defparam \Reg_file|registers[13][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[13][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N38
dffeas \Reg_file|registers[13][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][4] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N48
cyclonev_lcell_comb \Reg_file|registers[12][4]~feeder (
// Equation(s):
// \Reg_file|registers[12][4]~feeder_combout  = ( \MemToReg|C[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[12][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[12][4]~feeder .extended_lut = "off";
defparam \Reg_file|registers[12][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[12][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N50
dffeas \Reg_file|registers[12][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][4] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N0
cyclonev_lcell_comb \Reg_file|RD2[4]~27 (
// Equation(s):
// \Reg_file|RD2[4]~27_combout  = ( \Reg_file|registers[12][4]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # (\Reg_file|registers[13][4]~q )))) # (\Instruction[13]~input_o  & (\Reg_file|registers[14][4]~q  & 
// ((!\Instruction[12]~input_o )))) ) ) # ( !\Reg_file|registers[12][4]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[13][4]~q  & \Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & (\Reg_file|registers[14][4]~q  & 
// ((!\Instruction[12]~input_o )))) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Reg_file|registers[14][4]~q ),
	.datac(!\Reg_file|registers[13][4]~q ),
	.datad(!\Instruction[12]~input_o ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[4]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[4]~27 .extended_lut = "off";
defparam \Reg_file|RD2[4]~27 .lut_mask = 64'h110A110ABB0ABB0A;
defparam \Reg_file|RD2[4]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N14
dffeas \Reg_file|registers[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][4] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N25
dffeas \Reg_file|registers[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][4] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N56
dffeas \Reg_file|registers[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][4] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N41
dffeas \Reg_file|registers[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][4] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N21
cyclonev_lcell_comb \Reg_file|RD2[4]~29 (
// Equation(s):
// \Reg_file|RD2[4]~29_combout  = ( \Reg_file|registers[1][4]~q  & ( \Reg_file|registers[3][4]~q  & ( ((!\Instruction[13]~input_o  & ((\Reg_file|registers[0][4]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[2][4]~q ))) # (\Instruction[12]~input_o 
// ) ) ) ) # ( !\Reg_file|registers[1][4]~q  & ( \Reg_file|registers[3][4]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[0][4]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[2][4]~q )))) # 
// (\Instruction[12]~input_o  & (((\Instruction[13]~input_o )))) ) ) ) # ( \Reg_file|registers[1][4]~q  & ( !\Reg_file|registers[3][4]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[0][4]~q ))) # 
// (\Instruction[13]~input_o  & (\Reg_file|registers[2][4]~q )))) # (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )))) ) ) ) # ( !\Reg_file|registers[1][4]~q  & ( !\Reg_file|registers[3][4]~q  & ( (!\Instruction[12]~input_o  & 
// ((!\Instruction[13]~input_o  & ((\Reg_file|registers[0][4]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[2][4]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[2][4]~q ),
	.datac(!\Reg_file|registers[0][4]~q ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[1][4]~q ),
	.dataf(!\Reg_file|registers[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[4]~29 .extended_lut = "off";
defparam \Reg_file|RD2[4]~29 .lut_mask = 64'h0A225F220A775F77;
defparam \Reg_file|RD2[4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N36
cyclonev_lcell_comb \Reg_file|RD2[4]~30 (
// Equation(s):
// \Reg_file|RD2[4]~30_combout  = ( \Reg_file|RD2[4]~27_combout  & ( \Reg_file|RD2[4]~29_combout  & ( (!\Reg_file|Equal2~0_combout  & ((!\Instruction[14]~input_o  & ((!\Instruction[15]~input_o ))) # (\Instruction[14]~input_o  & ((\Instruction[15]~input_o ) # 
// (\Reg_file|RD2[4]~28_combout ))))) ) ) ) # ( !\Reg_file|RD2[4]~27_combout  & ( \Reg_file|RD2[4]~29_combout  & ( (!\Reg_file|Equal2~0_combout  & (!\Instruction[15]~input_o  & ((!\Instruction[14]~input_o ) # (\Reg_file|RD2[4]~28_combout )))) ) ) ) # ( 
// \Reg_file|RD2[4]~27_combout  & ( !\Reg_file|RD2[4]~29_combout  & ( (!\Reg_file|Equal2~0_combout  & (\Instruction[14]~input_o  & ((\Instruction[15]~input_o ) # (\Reg_file|RD2[4]~28_combout )))) ) ) ) # ( !\Reg_file|RD2[4]~27_combout  & ( 
// !\Reg_file|RD2[4]~29_combout  & ( (!\Reg_file|Equal2~0_combout  & (\Instruction[14]~input_o  & (\Reg_file|RD2[4]~28_combout  & !\Instruction[15]~input_o ))) ) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Reg_file|RD2[4]~28_combout ),
	.datad(!\Instruction[15]~input_o ),
	.datae(!\Reg_file|RD2[4]~27_combout ),
	.dataf(!\Reg_file|RD2[4]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[4]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[4]~30 .extended_lut = "off";
defparam \Reg_file|RD2[4]~30 .lut_mask = 64'h020002228A008A22;
defparam \Reg_file|RD2[4]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N8
dffeas \PC_Register|Q[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~9_sumout ),
	.asdata(\MemToReg|C[4]~4_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[4] .is_wysiwyg = "true";
defparam \PC_Register|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \PCPlus4|Add0~9 (
// Equation(s):
// \PCPlus4|Add0~9_sumout  = SUM(( \PC_Register|Q [4] ) + ( GND ) + ( \PCPlus4|Add0~6  ))
// \PCPlus4|Add0~10  = CARRY(( \PC_Register|Q [4] ) + ( GND ) + ( \PCPlus4|Add0~6  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~9_sumout ),
	.cout(\PCPlus4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~9 .extended_lut = "off";
defparam \PCPlus4|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N0
cyclonev_lcell_comb \PCPlus8|Add0~118 (
// Equation(s):
// \PCPlus8|Add0~118_cout  = CARRY(( \PCPlus4|Add0~1_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\PCPlus8|Add0~118_cout ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~118 .extended_lut = "off";
defparam \PCPlus8|Add0~118 .lut_mask = 64'h00000000000000FF;
defparam \PCPlus8|Add0~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N3
cyclonev_lcell_comb \PCPlus8|Add0~114 (
// Equation(s):
// \PCPlus8|Add0~114_cout  = CARRY(( \PCPlus4|Add0~5_sumout  ) + ( GND ) + ( \PCPlus8|Add0~118_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~118_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\PCPlus8|Add0~114_cout ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~114 .extended_lut = "off";
defparam \PCPlus8|Add0~114 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N6
cyclonev_lcell_comb \PCPlus8|Add0~1 (
// Equation(s):
// \PCPlus8|Add0~1_sumout  = SUM(( \PCPlus4|Add0~9_sumout  ) + ( GND ) + ( \PCPlus8|Add0~114_cout  ))
// \PCPlus8|Add0~2  = CARRY(( \PCPlus4|Add0~9_sumout  ) + ( GND ) + ( \PCPlus8|Add0~114_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~1_sumout ),
	.cout(\PCPlus8|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~1 .extended_lut = "off";
defparam \PCPlus8|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N24
cyclonev_lcell_comb \ALUSrc_ins|C[4]~5 (
// Equation(s):
// \ALUSrc_ins|C[4]~5_combout  = ( \Reg_file|RD2[4]~30_combout  & ( \PCPlus8|Add0~1_sumout  & ( (\CU_Inst|inst_Main_Deco|Mux0~0_combout ) # (\ALUSrc_ins|C[4]~4_combout ) ) ) ) # ( !\Reg_file|RD2[4]~30_combout  & ( \PCPlus8|Add0~1_sumout  & ( 
// ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Reg_file|RD2[4]~26_combout ) # (\Reg_file|Equal2~0_combout )))) # (\ALUSrc_ins|C[4]~4_combout ) ) ) ) # ( \Reg_file|RD2[4]~30_combout  & ( !\PCPlus8|Add0~1_sumout  & ( (\CU_Inst|inst_Main_Deco|Mux0~0_combout 
// ) # (\ALUSrc_ins|C[4]~4_combout ) ) ) ) # ( !\Reg_file|RD2[4]~30_combout  & ( !\PCPlus8|Add0~1_sumout  & ( ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & \Reg_file|RD2[4]~26_combout )) # (\ALUSrc_ins|C[4]~4_combout ) ) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(!\ALUSrc_ins|C[4]~4_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datad(!\Reg_file|RD2[4]~26_combout ),
	.datae(!\Reg_file|RD2[4]~30_combout ),
	.dataf(!\PCPlus8|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[4]~5 .extended_lut = "off";
defparam \ALUSrc_ins|C[4]~5 .lut_mask = 64'h333F3F3F373F3F3F;
defparam \ALUSrc_ins|C[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N12
cyclonev_lcell_comb \Reg_file|registers[9][4]~feeder (
// Equation(s):
// \Reg_file|registers[9][4]~feeder_combout  = ( \MemToReg|C[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[9][4]~feeder .extended_lut = "off";
defparam \Reg_file|registers[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \Reg_file|registers[9][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][4] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N29
dffeas \Reg_file|registers[11][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][4] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N42
cyclonev_lcell_comb \Reg_file|registers[10][4]~feeder (
// Equation(s):
// \Reg_file|registers[10][4]~feeder_combout  = ( \MemToReg|C[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[10][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[10][4]~feeder .extended_lut = "off";
defparam \Reg_file|registers[10][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[10][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N44
dffeas \Reg_file|registers[10][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][4] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N24
cyclonev_lcell_comb \Reg_file|RD1[4]~20 (
// Equation(s):
// \Reg_file|RD1[4]~20_combout  = ( \Reg_file|registers[11][4]~q  & ( \Reg_file|registers[10][4]~q  & ( ((!\Instruction[16]~input_o  & (\Reg_file|registers[8][4]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[9][4]~q )))) # 
// (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|registers[11][4]~q  & ( \Reg_file|registers[10][4]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[8][4]~q )) # (\Instruction[17]~input_o ))) # (\Instruction[16]~input_o  & 
// (!\Instruction[17]~input_o  & ((\Reg_file|registers[9][4]~q )))) ) ) ) # ( \Reg_file|registers[11][4]~q  & ( !\Reg_file|registers[10][4]~q  & ( (!\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & (\Reg_file|registers[8][4]~q ))) # 
// (\Instruction[16]~input_o  & (((\Reg_file|registers[9][4]~q )) # (\Instruction[17]~input_o ))) ) ) ) # ( !\Reg_file|registers[11][4]~q  & ( !\Reg_file|registers[10][4]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & 
// (\Reg_file|registers[8][4]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[9][4]~q ))))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[8][4]~q ),
	.datad(!\Reg_file|registers[9][4]~q ),
	.datae(!\Reg_file|registers[11][4]~q ),
	.dataf(!\Reg_file|registers[10][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[4]~20 .extended_lut = "off";
defparam \Reg_file|RD1[4]~20 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Reg_file|RD1[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N21
cyclonev_lcell_comb \Reg_file|RD1[4]~23 (
// Equation(s):
// \Reg_file|RD1[4]~23_combout  = ( \Reg_file|registers[7][4]~q  & ( \Reg_file|registers[5][4]~q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|registers[4][4]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[6][4]~q ))) # (\Instruction[16]~input_o 
// ) ) ) ) # ( !\Reg_file|registers[7][4]~q  & ( \Reg_file|registers[5][4]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[4][4]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[6][4]~q )))) # 
// (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( \Reg_file|registers[7][4]~q  & ( !\Reg_file|registers[5][4]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[4][4]~q ))) # 
// (\Instruction[17]~input_o  & (\Reg_file|registers[6][4]~q )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|registers[7][4]~q  & ( !\Reg_file|registers[5][4]~q  & ( (!\Instruction[16]~input_o  & 
// ((!\Instruction[17]~input_o  & ((\Reg_file|registers[4][4]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[6][4]~q )))) ) ) )

	.dataa(!\Reg_file|registers[6][4]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[4][4]~q ),
	.datae(!\Reg_file|registers[7][4]~q ),
	.dataf(!\Reg_file|registers[5][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[4]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[4]~23 .extended_lut = "off";
defparam \Reg_file|RD1[4]~23 .lut_mask = 64'h04C407C734F437F7;
defparam \Reg_file|RD1[4]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N12
cyclonev_lcell_comb \Reg_file|RD1[4]~22 (
// Equation(s):
// \Reg_file|RD1[4]~22_combout  = ( \Reg_file|registers[14][4]~q  & ( \Reg_file|registers[12][4]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & \Reg_file|registers[13][4]~q )) ) ) ) # ( !\Reg_file|registers[14][4]~q  & ( 
// \Reg_file|registers[12][4]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # (\Reg_file|registers[13][4]~q ))) ) ) ) # ( \Reg_file|registers[14][4]~q  & ( !\Reg_file|registers[12][4]~q  & ( (!\Instruction[16]~input_o  & 
// (\Instruction[17]~input_o )) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & \Reg_file|registers[13][4]~q )) ) ) ) # ( !\Reg_file|registers[14][4]~q  & ( !\Reg_file|registers[12][4]~q  & ( (\Instruction[16]~input_o  & 
// (!\Instruction[17]~input_o  & \Reg_file|registers[13][4]~q )) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[13][4]~q ),
	.datad(gnd),
	.datae(!\Reg_file|registers[14][4]~q ),
	.dataf(!\Reg_file|registers[12][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[4]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[4]~22 .extended_lut = "off";
defparam \Reg_file|RD1[4]~22 .lut_mask = 64'h040426268C8CAEAE;
defparam \Reg_file|RD1[4]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N57
cyclonev_lcell_comb \Reg_file|RD1[4]~21 (
// Equation(s):
// \Reg_file|RD1[4]~21_combout  = ( \Reg_file|registers[1][4]~q  & ( \Reg_file|registers[3][4]~q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|registers[0][4]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[2][4]~q ))) # (\Instruction[16]~input_o 
// ) ) ) ) # ( !\Reg_file|registers[1][4]~q  & ( \Reg_file|registers[3][4]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[0][4]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[2][4]~q )))) # 
// (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) ) ) ) # ( \Reg_file|registers[1][4]~q  & ( !\Reg_file|registers[3][4]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[0][4]~q ))) # 
// (\Instruction[17]~input_o  & (\Reg_file|registers[2][4]~q )))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|registers[1][4]~q  & ( !\Reg_file|registers[3][4]~q  & ( (!\Instruction[16]~input_o  & 
// ((!\Instruction[17]~input_o  & ((\Reg_file|registers[0][4]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[2][4]~q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[2][4]~q ),
	.datac(!\Reg_file|registers[0][4]~q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[1][4]~q ),
	.dataf(!\Reg_file|registers[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[4]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[4]~21 .extended_lut = "off";
defparam \Reg_file|RD1[4]~21 .lut_mask = 64'h0A225F220A775F77;
defparam \Reg_file|RD1[4]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \Reg_file|RD1[4]~24 (
// Equation(s):
// \Reg_file|RD1[4]~24_combout  = ( \Reg_file|RD1[4]~22_combout  & ( \Reg_file|RD1[4]~21_combout  & ( ((!\Instruction[18]~input_o ) # (\Reg_file|RD1[4]~23_combout )) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|RD1[4]~22_combout  & ( 
// \Reg_file|RD1[4]~21_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o ) # (\Reg_file|RD1[4]~23_combout ))) ) ) ) # ( \Reg_file|RD1[4]~22_combout  & ( !\Reg_file|RD1[4]~21_combout  & ( ((\Instruction[18]~input_o  & 
// \Reg_file|RD1[4]~23_combout )) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|RD1[4]~22_combout  & ( !\Reg_file|RD1[4]~21_combout  & ( (!\Instruction[19]~input_o  & (\Instruction[18]~input_o  & \Reg_file|RD1[4]~23_combout )) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|RD1[4]~23_combout ),
	.datad(gnd),
	.datae(!\Reg_file|RD1[4]~22_combout ),
	.dataf(!\Reg_file|RD1[4]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[4]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[4]~24 .extended_lut = "off";
defparam \Reg_file|RD1[4]~24 .lut_mask = 64'h020257578A8ADFDF;
defparam \Reg_file|RD1[4]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N27
cyclonev_lcell_comb \Reg_file|RD1[4]~25 (
// Equation(s):
// \Reg_file|RD1[4]~25_combout  = ( \Reg_file|RD1[4]~24_combout  & ( \PCPlus8|Add0~1_sumout  & ( (!\Instruction[19]~input_o ) # (((\Instruction[18]~input_o ) # (\Reg_file|RD1[4]~20_combout )) # (\Reg_file|Equal1~0_combout )) ) ) ) # ( 
// !\Reg_file|RD1[4]~24_combout  & ( \PCPlus8|Add0~1_sumout  & ( ((\Instruction[19]~input_o  & (\Reg_file|RD1[4]~20_combout  & !\Instruction[18]~input_o ))) # (\Reg_file|Equal1~0_combout ) ) ) ) # ( \Reg_file|RD1[4]~24_combout  & ( !\PCPlus8|Add0~1_sumout  & 
// ( (!\Instruction[19]~input_o  & (!\Reg_file|Equal1~0_combout )) # (\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|RD1[4]~20_combout ))) # (\Instruction[18]~input_o  & (!\Reg_file|Equal1~0_combout )))) ) ) ) # ( 
// !\Reg_file|RD1[4]~24_combout  & ( !\PCPlus8|Add0~1_sumout  & ( (\Instruction[19]~input_o  & (\Reg_file|RD1[4]~20_combout  & !\Instruction[18]~input_o )) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|Equal1~0_combout ),
	.datac(!\Reg_file|RD1[4]~20_combout ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|RD1[4]~24_combout ),
	.dataf(!\PCPlus8|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[4]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[4]~25 .extended_lut = "off";
defparam \Reg_file|RD1[4]~25 .lut_mask = 64'h05008DCC3733BFFF;
defparam \Reg_file|RD1[4]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N45
cyclonev_lcell_comb \ALU_ins|Add0~17 (
// Equation(s):
// \ALU_ins|Add0~17_sumout  = SUM(( \Reg_file|RD1[4]~25_combout  ) + ( !\ALUSrc_ins|C[4]~5_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \ALU_ins|Add0~14  ))
// \ALU_ins|Add0~18  = CARRY(( \Reg_file|RD1[4]~25_combout  ) + ( !\ALUSrc_ins|C[4]~5_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \ALU_ins|Add0~14  ))

	.dataa(!\Instruction[26]~input_o ),
	.datab(!\Instruction[27]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\Reg_file|RD1[4]~25_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[4]~5_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~17_sumout ),
	.cout(\ALU_ins|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~17 .extended_lut = "off";
defparam \ALU_ins|Add0~17 .lut_mask = 64'h0000F708000000FF;
defparam \ALU_ins|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N30
cyclonev_lcell_comb \ALU_ins|Mux27~0 (
// Equation(s):
// \ALU_ins|Mux27~0_combout  = ( \ALU_ins|Add0~17_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((!\ALUSrc_ins|C[4]~5_combout  & (\Reg_file|RD1[4]~25_combout  & \CU_Inst|inst_ALU_Deco|ALUControl~1_combout )) # (\ALUSrc_ins|C[4]~5_combout  & 
// ((\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) # (\Reg_file|RD1[4]~25_combout )))) ) ) # ( !\ALU_ins|Add0~17_sumout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ((!\ALUSrc_ins|C[4]~5_combout  & (\Reg_file|RD1[4]~25_combout  & 
// \CU_Inst|inst_ALU_Deco|ALUControl~1_combout )) # (\ALUSrc_ins|C[4]~5_combout  & ((\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) # (\Reg_file|RD1[4]~25_combout ))))) ) )

	.dataa(!\ALUSrc_ins|C[4]~5_combout ),
	.datab(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datac(!\Reg_file|RD1[4]~25_combout ),
	.datad(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux27~0 .extended_lut = "off";
defparam \ALU_ins|Mux27~0 .lut_mask = 64'h01130113CDDFCDDF;
defparam \ALU_ins|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N15
cyclonev_lcell_comb \MemToReg|C[4]~4 (
// Equation(s):
// \MemToReg|C[4]~4_combout  = ( \ALU_ins|Mux27~0_combout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) # (\readData[4]~input_o ) ) ) # ( !\ALU_ins|Mux27~0_combout  & ( (\readData[4]~input_o  & \CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) ) )

	.dataa(!\readData[4]~input_o ),
	.datab(gnd),
	.datac(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_ins|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[4]~4 .extended_lut = "off";
defparam \MemToReg|C[4]~4 .lut_mask = 64'h05050505F5F5F5F5;
defparam \MemToReg|C[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N56
dffeas \Reg_file|registers[8][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][4] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N18
cyclonev_lcell_comb \Reg_file|RD2[4]~25 (
// Equation(s):
// \Reg_file|RD2[4]~25_combout  = ( \Reg_file|registers[11][4]~q  & ( \Reg_file|registers[9][4]~q  & ( ((!\Instruction[13]~input_o  & (\Reg_file|registers[8][4]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[10][4]~q )))) # 
// (\Instruction[12]~input_o ) ) ) ) # ( !\Reg_file|registers[11][4]~q  & ( \Reg_file|registers[9][4]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[8][4]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[10][4]~q ))))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) ) ) ) # ( \Reg_file|registers[11][4]~q  & ( !\Reg_file|registers[9][4]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// (\Reg_file|registers[8][4]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[10][4]~q ))))) # (\Instruction[12]~input_o  & (\Instruction[13]~input_o )) ) ) ) # ( !\Reg_file|registers[11][4]~q  & ( !\Reg_file|registers[9][4]~q  & ( 
// (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[8][4]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[10][4]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[8][4]~q ),
	.datad(!\Reg_file|registers[10][4]~q ),
	.datae(!\Reg_file|registers[11][4]~q ),
	.dataf(!\Reg_file|registers[9][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[4]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[4]~25 .extended_lut = "off";
defparam \Reg_file|RD2[4]~25 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Reg_file|RD2[4]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N0
cyclonev_lcell_comb \Reg_file|RD2[4]~26 (
// Equation(s):
// \Reg_file|RD2[4]~26_combout  = ( \Reg_file|RD2[4]~25_combout  & ( (\Instruction[15]~input_o  & !\Instruction[14]~input_o ) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file|RD2[4]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[4]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[4]~26 .extended_lut = "off";
defparam \Reg_file|RD2[4]~26 .lut_mask = 64'h0000000044444444;
defparam \Reg_file|RD2[4]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \Reg_file|RD2[4]~31 (
// Equation(s):
// \Reg_file|RD2[4]~31_combout  = ( \PCPlus8|Add0~1_sumout  & ( \Reg_file|RD2[4]~30_combout  ) ) # ( !\PCPlus8|Add0~1_sumout  & ( \Reg_file|RD2[4]~30_combout  ) ) # ( \PCPlus8|Add0~1_sumout  & ( !\Reg_file|RD2[4]~30_combout  & ( (\Reg_file|RD2[4]~26_combout 
// ) # (\Reg_file|Equal2~0_combout ) ) ) ) # ( !\PCPlus8|Add0~1_sumout  & ( !\Reg_file|RD2[4]~30_combout  & ( \Reg_file|RD2[4]~26_combout  ) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(!\Reg_file|RD2[4]~26_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PCPlus8|Add0~1_sumout ),
	.dataf(!\Reg_file|RD2[4]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[4]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[4]~31 .extended_lut = "off";
defparam \Reg_file|RD2[4]~31 .lut_mask = 64'h33337777FFFFFFFF;
defparam \Reg_file|RD2[4]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N23
dffeas \Reg_file|registers[8][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][5] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N44
dffeas \Reg_file|registers[11][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][5] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N23
dffeas \Reg_file|registers[9][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][5] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N56
dffeas \Reg_file|registers[10][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][5] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N57
cyclonev_lcell_comb \Reg_file|RD1[5]~28 (
// Equation(s):
// \Reg_file|RD1[5]~28_combout  = ( \Reg_file|registers[10][5]~q  & ( \Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[9][5]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[11][5]~q )) ) ) ) # ( 
// !\Reg_file|registers[10][5]~q  & ( \Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[9][5]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[11][5]~q )) ) ) ) # ( \Reg_file|registers[10][5]~q  & ( 
// !\Instruction[16]~input_o  & ( (\Reg_file|registers[8][5]~q ) # (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|registers[10][5]~q  & ( !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & \Reg_file|registers[8][5]~q ) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[8][5]~q ),
	.datac(!\Reg_file|registers[11][5]~q ),
	.datad(!\Reg_file|registers[9][5]~q ),
	.datae(!\Reg_file|registers[10][5]~q ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[5]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[5]~28 .extended_lut = "off";
defparam \Reg_file|RD1[5]~28 .lut_mask = 64'h2222777705AF05AF;
defparam \Reg_file|RD1[5]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N2
dffeas \Reg_file|registers[14][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][5] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N8
dffeas \Reg_file|registers[13][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][5] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N38
dffeas \Reg_file|registers[12][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][5] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N6
cyclonev_lcell_comb \Reg_file|RD1[5]~29 (
// Equation(s):
// \Reg_file|RD1[5]~29_combout  = ( \Reg_file|registers[12][5]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[14][5]~q )))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[13][5]~q )))) ) ) # ( !\Reg_file|registers[12][5]~q  & ( (!\Instruction[16]~input_o  & (\Instruction[17]~input_o  & (\Reg_file|registers[14][5]~q ))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[13][5]~q )))) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[14][5]~q ),
	.datad(!\Reg_file|registers[13][5]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[5]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[5]~29 .extended_lut = "off";
defparam \Reg_file|RD1[5]~29 .lut_mask = 64'h024602468ACE8ACE;
defparam \Reg_file|RD1[5]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N8
dffeas \Reg_file|registers[7][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][5] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N53
dffeas \Reg_file|registers[4][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][5] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N27
cyclonev_lcell_comb \Reg_file|registers[6][5]~feeder (
// Equation(s):
// \Reg_file|registers[6][5]~feeder_combout  = ( \MemToReg|C[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[6][5]~feeder .extended_lut = "off";
defparam \Reg_file|registers[6][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \Reg_file|registers[6][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][5] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N31
dffeas \Reg_file|registers[5][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][5] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \Reg_file|RD1[5]~26 (
// Equation(s):
// \Reg_file|RD1[5]~26_combout  = ( \Reg_file|registers[6][5]~q  & ( \Reg_file|registers[5][5]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o ) # (\Reg_file|registers[4][5]~q )))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o 
// )) # (\Reg_file|registers[7][5]~q ))) ) ) ) # ( !\Reg_file|registers[6][5]~q  & ( \Reg_file|registers[5][5]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[4][5]~q  & !\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & 
// (((!\Instruction[17]~input_o )) # (\Reg_file|registers[7][5]~q ))) ) ) ) # ( \Reg_file|registers[6][5]~q  & ( !\Reg_file|registers[5][5]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o ) # (\Reg_file|registers[4][5]~q )))) # 
// (\Instruction[16]~input_o  & (\Reg_file|registers[7][5]~q  & ((\Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|registers[6][5]~q  & ( !\Reg_file|registers[5][5]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[4][5]~q  & 
// !\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (\Reg_file|registers[7][5]~q  & ((\Instruction[17]~input_o )))) ) ) )

	.dataa(!\Reg_file|registers[7][5]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[4][5]~q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[6][5]~q ),
	.dataf(!\Reg_file|registers[5][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[5]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[5]~26 .extended_lut = "off";
defparam \Reg_file|RD1[5]~26 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Reg_file|RD1[5]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N14
dffeas \Reg_file|registers[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][5] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N5
dffeas \Reg_file|registers[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][5] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N59
dffeas \Reg_file|registers[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][5] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N48
cyclonev_lcell_comb \Reg_file|registers[3][5]~feeder (
// Equation(s):
// \Reg_file|registers[3][5]~feeder_combout  = ( \MemToReg|C[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[3][5]~feeder .extended_lut = "off";
defparam \Reg_file|registers[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N50
dffeas \Reg_file|registers[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][5] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N33
cyclonev_lcell_comb \Reg_file|RD1[5]~27 (
// Equation(s):
// \Reg_file|RD1[5]~27_combout  = ( \Reg_file|registers[1][5]~q  & ( \Reg_file|registers[3][5]~q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|registers[0][5]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[2][5]~q ))) # (\Instruction[16]~input_o 
// ) ) ) ) # ( !\Reg_file|registers[1][5]~q  & ( \Reg_file|registers[3][5]~q  & ( (!\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & ((\Reg_file|registers[0][5]~q )))) # (\Instruction[17]~input_o  & (((\Reg_file|registers[2][5]~q )) # 
// (\Instruction[16]~input_o ))) ) ) ) # ( \Reg_file|registers[1][5]~q  & ( !\Reg_file|registers[3][5]~q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|registers[0][5]~q )) # (\Instruction[16]~input_o ))) # (\Instruction[17]~input_o  & 
// (!\Instruction[16]~input_o  & (\Reg_file|registers[2][5]~q ))) ) ) ) # ( !\Reg_file|registers[1][5]~q  & ( !\Reg_file|registers[3][5]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[0][5]~q ))) # 
// (\Instruction[17]~input_o  & (\Reg_file|registers[2][5]~q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[2][5]~q ),
	.datad(!\Reg_file|registers[0][5]~q ),
	.datae(!\Reg_file|registers[1][5]~q ),
	.dataf(!\Reg_file|registers[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[5]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[5]~27 .extended_lut = "off";
defparam \Reg_file|RD1[5]~27 .lut_mask = 64'h048C26AE159D37BF;
defparam \Reg_file|RD1[5]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N36
cyclonev_lcell_comb \Reg_file|RD1[5]~30 (
// Equation(s):
// \Reg_file|RD1[5]~30_combout  = ( \Reg_file|RD1[5]~26_combout  & ( \Reg_file|RD1[5]~27_combout  & ( (!\Instruction[19]~input_o ) # ((!\Instruction[18]~input_o  & (\Reg_file|RD1[5]~28_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[5]~29_combout 
// )))) ) ) ) # ( !\Reg_file|RD1[5]~26_combout  & ( \Reg_file|RD1[5]~27_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )) # (\Reg_file|RD1[5]~28_combout ))) # (\Instruction[18]~input_o  & (((\Reg_file|RD1[5]~29_combout  & 
// \Instruction[19]~input_o )))) ) ) ) # ( \Reg_file|RD1[5]~26_combout  & ( !\Reg_file|RD1[5]~27_combout  & ( (!\Instruction[18]~input_o  & (\Reg_file|RD1[5]~28_combout  & ((\Instruction[19]~input_o )))) # (\Instruction[18]~input_o  & 
// (((!\Instruction[19]~input_o ) # (\Reg_file|RD1[5]~29_combout )))) ) ) ) # ( !\Reg_file|RD1[5]~26_combout  & ( !\Reg_file|RD1[5]~27_combout  & ( (\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|RD1[5]~28_combout )) # 
// (\Instruction[18]~input_o  & ((\Reg_file|RD1[5]~29_combout ))))) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Reg_file|RD1[5]~28_combout ),
	.datac(!\Reg_file|RD1[5]~29_combout ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|RD1[5]~26_combout ),
	.dataf(!\Reg_file|RD1[5]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[5]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[5]~30 .extended_lut = "off";
defparam \Reg_file|RD1[5]~30 .lut_mask = 64'h00275527AA27FF27;
defparam \Reg_file|RD1[5]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N6
cyclonev_lcell_comb \Reg_file|RD1[5]~31 (
// Equation(s):
// \Reg_file|RD1[5]~31_combout  = ( \PCPlus8|Add0~5_sumout  & ( (\Reg_file|RD1[5]~30_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~5_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[5]~30_combout ) ) )

	.dataa(gnd),
	.datab(!\Reg_file|Equal1~0_combout ),
	.datac(gnd),
	.datad(!\Reg_file|RD1[5]~30_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[5]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[5]~31 .extended_lut = "off";
defparam \Reg_file|RD1[5]~31 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \Reg_file|RD1[5]~31 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \Instruction[5]~input (
	.i(Instruction[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[5]~input_o ));
// synopsys translate_off
defparam \Instruction[5]~input .bus_hold = "false";
defparam \Instruction[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N36
cyclonev_lcell_comb \ALUSrc_ins|C[5]~6 (
// Equation(s):
// \ALUSrc_ins|C[5]~6_combout  = ( \Instruction[25]~input_o  & ( \Instruction[5]~input_o  & ( (!\Instruction[27]~input_o ) # ((\Instruction[3]~input_o  & !\Instruction[26]~input_o )) ) ) ) # ( !\Instruction[25]~input_o  & ( \Instruction[5]~input_o  & ( 
// (!\Instruction[27]~input_o  & ((\Instruction[26]~input_o ))) # (\Instruction[27]~input_o  & (\Instruction[3]~input_o  & !\Instruction[26]~input_o )) ) ) ) # ( \Instruction[25]~input_o  & ( !\Instruction[5]~input_o  & ( (\Instruction[27]~input_o  & 
// (\Instruction[3]~input_o  & !\Instruction[26]~input_o )) ) ) ) # ( !\Instruction[25]~input_o  & ( !\Instruction[5]~input_o  & ( (\Instruction[27]~input_o  & (\Instruction[3]~input_o  & !\Instruction[26]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\Instruction[27]~input_o ),
	.datac(!\Instruction[3]~input_o ),
	.datad(!\Instruction[26]~input_o ),
	.datae(!\Instruction[25]~input_o ),
	.dataf(!\Instruction[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[5]~6 .extended_lut = "off";
defparam \ALUSrc_ins|C[5]~6 .lut_mask = 64'h0300030003CCCFCC;
defparam \ALUSrc_ins|C[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N24
cyclonev_lcell_comb \Reg_file|RD2[5]~33 (
// Equation(s):
// \Reg_file|RD2[5]~33_combout  = ( \Reg_file|registers[13][5]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[12][5]~q )) # (\Instruction[12]~input_o ))) # (\Instruction[13]~input_o  & (!\Instruction[12]~input_o  & ((\Reg_file|registers[14][5]~q 
// )))) ) ) # ( !\Reg_file|registers[13][5]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[12][5]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[14][5]~q ))))) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Reg_file|registers[12][5]~q ),
	.datad(!\Reg_file|registers[14][5]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[13][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[5]~33 .extended_lut = "off";
defparam \Reg_file|RD2[5]~33 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \Reg_file|RD2[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N45
cyclonev_lcell_comb \Reg_file|RD2[5]~32 (
// Equation(s):
// \Reg_file|RD2[5]~32_combout  = ( \Reg_file|registers[10][5]~q  & ( \Reg_file|registers[11][5]~q  & ( ((!\Instruction[12]~input_o  & ((\Reg_file|registers[8][5]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[9][5]~q ))) # 
// (\Instruction[13]~input_o ) ) ) ) # ( !\Reg_file|registers[10][5]~q  & ( \Reg_file|registers[11][5]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & ((\Reg_file|registers[8][5]~q ))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[9][5]~q )))) # (\Instruction[13]~input_o  & (((\Instruction[12]~input_o )))) ) ) ) # ( \Reg_file|registers[10][5]~q  & ( !\Reg_file|registers[11][5]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[8][5]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[9][5]~q )))) # (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )))) ) ) ) # ( !\Reg_file|registers[10][5]~q  & ( !\Reg_file|registers[11][5]~q  & ( 
// (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & ((\Reg_file|registers[8][5]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[9][5]~q )))) ) ) )

	.dataa(!\Reg_file|registers[9][5]~q ),
	.datab(!\Reg_file|registers[8][5]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Reg_file|registers[10][5]~q ),
	.dataf(!\Reg_file|registers[11][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[5]~32 .extended_lut = "off";
defparam \Reg_file|RD2[5]~32 .lut_mask = 64'h30503F50305F3F5F;
defparam \Reg_file|RD2[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N9
cyclonev_lcell_comb \Reg_file|RD2[5]~34 (
// Equation(s):
// \Reg_file|RD2[5]~34_combout  = ( \Reg_file|registers[6][5]~q  & ( \Reg_file|registers[5][5]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[4][5]~q ) # (\Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o 
// )) # (\Reg_file|registers[7][5]~q ))) ) ) ) # ( !\Reg_file|registers[6][5]~q  & ( \Reg_file|registers[5][5]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[4][5]~q ) # (\Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & 
// (\Reg_file|registers[7][5]~q  & (\Instruction[12]~input_o ))) ) ) ) # ( \Reg_file|registers[6][5]~q  & ( !\Reg_file|registers[5][5]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o  & \Reg_file|registers[4][5]~q )))) # 
// (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )) # (\Reg_file|registers[7][5]~q ))) ) ) ) # ( !\Reg_file|registers[6][5]~q  & ( !\Reg_file|registers[5][5]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o  & 
// \Reg_file|registers[4][5]~q )))) # (\Instruction[13]~input_o  & (\Reg_file|registers[7][5]~q  & (\Instruction[12]~input_o ))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Reg_file|registers[7][5]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[4][5]~q ),
	.datae(!\Reg_file|registers[6][5]~q ),
	.dataf(!\Reg_file|registers[5][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[5]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[5]~34 .extended_lut = "off";
defparam \Reg_file|RD2[5]~34 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Reg_file|RD2[5]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N24
cyclonev_lcell_comb \Reg_file|RD2[5]~35 (
// Equation(s):
// \Reg_file|RD2[5]~35_combout  = ( \Reg_file|registers[1][5]~q  & ( \Reg_file|registers[3][5]~q  & ( ((!\Instruction[13]~input_o  & ((\Reg_file|registers[0][5]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[2][5]~q ))) # (\Instruction[12]~input_o 
// ) ) ) ) # ( !\Reg_file|registers[1][5]~q  & ( \Reg_file|registers[3][5]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[0][5]~q  & !\Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & (((\Instruction[12]~input_o )) # 
// (\Reg_file|registers[2][5]~q ))) ) ) ) # ( \Reg_file|registers[1][5]~q  & ( !\Reg_file|registers[3][5]~q  & ( (!\Instruction[13]~input_o  & (((\Instruction[12]~input_o ) # (\Reg_file|registers[0][5]~q )))) # (\Instruction[13]~input_o  & 
// (\Reg_file|registers[2][5]~q  & ((!\Instruction[12]~input_o )))) ) ) ) # ( !\Reg_file|registers[1][5]~q  & ( !\Reg_file|registers[3][5]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[0][5]~q ))) # 
// (\Instruction[13]~input_o  & (\Reg_file|registers[2][5]~q )))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Reg_file|registers[2][5]~q ),
	.datac(!\Reg_file|registers[0][5]~q ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Reg_file|registers[1][5]~q ),
	.dataf(!\Reg_file|registers[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[5]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[5]~35 .extended_lut = "off";
defparam \Reg_file|RD2[5]~35 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \Reg_file|RD2[5]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N18
cyclonev_lcell_comb \Reg_file|RD2[5]~36 (
// Equation(s):
// \Reg_file|RD2[5]~36_combout  = ( \Reg_file|RD2[5]~34_combout  & ( \Reg_file|RD2[5]~35_combout  & ( (!\Instruction[15]~input_o ) # ((!\Instruction[14]~input_o  & ((\Reg_file|RD2[5]~32_combout ))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[5]~33_combout 
// ))) ) ) ) # ( !\Reg_file|RD2[5]~34_combout  & ( \Reg_file|RD2[5]~35_combout  & ( (!\Instruction[14]~input_o  & (((!\Instruction[15]~input_o ) # (\Reg_file|RD2[5]~32_combout )))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[5]~33_combout  & 
// (\Instruction[15]~input_o ))) ) ) ) # ( \Reg_file|RD2[5]~34_combout  & ( !\Reg_file|RD2[5]~35_combout  & ( (!\Instruction[14]~input_o  & (((\Instruction[15]~input_o  & \Reg_file|RD2[5]~32_combout )))) # (\Instruction[14]~input_o  & 
// (((!\Instruction[15]~input_o )) # (\Reg_file|RD2[5]~33_combout ))) ) ) ) # ( !\Reg_file|RD2[5]~34_combout  & ( !\Reg_file|RD2[5]~35_combout  & ( (\Instruction[15]~input_o  & ((!\Instruction[14]~input_o  & ((\Reg_file|RD2[5]~32_combout ))) # 
// (\Instruction[14]~input_o  & (\Reg_file|RD2[5]~33_combout )))) ) ) )

	.dataa(!\Reg_file|RD2[5]~33_combout ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Instruction[15]~input_o ),
	.datad(!\Reg_file|RD2[5]~32_combout ),
	.datae(!\Reg_file|RD2[5]~34_combout ),
	.dataf(!\Reg_file|RD2[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[5]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[5]~36 .extended_lut = "off";
defparam \Reg_file|RD2[5]~36 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Reg_file|RD2[5]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \ALUSrc_ins|C[5]~7 (
// Equation(s):
// \ALUSrc_ins|C[5]~7_combout  = ( \Reg_file|RD2[5]~36_combout  & ( ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((!\Reg_file|Equal2~0_combout ) # (\PCPlus8|Add0~5_sumout )))) # (\ALUSrc_ins|C[5]~6_combout ) ) ) # ( !\Reg_file|RD2[5]~36_combout  & ( 
// ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (\Reg_file|Equal2~0_combout  & \PCPlus8|Add0~5_sumout ))) # (\ALUSrc_ins|C[5]~6_combout ) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datab(!\ALUSrc_ins|C[5]~6_combout ),
	.datac(!\Reg_file|Equal2~0_combout ),
	.datad(!\PCPlus8|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD2[5]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[5]~7 .extended_lut = "off";
defparam \ALUSrc_ins|C[5]~7 .lut_mask = 64'h3337333773777377;
defparam \ALUSrc_ins|C[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N3
cyclonev_lcell_comb \ALU_ins|Mux26~0 (
// Equation(s):
// \ALU_ins|Mux26~0_combout  = ( \ALUSrc_ins|C[5]~7_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) # (\Reg_file|RD1[5]~31_combout ) ) ) # ( !\ALUSrc_ins|C[5]~7_combout  & ( (\Reg_file|RD1[5]~31_combout  & 
// \CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|RD1[5]~31_combout ),
	.datad(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux26~0 .extended_lut = "off";
defparam \ALU_ins|Mux26~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \ALU_ins|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N35
cyclonev_io_ibuf \readData[5]~input (
	.i(readData[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[5]~input_o ));
// synopsys translate_off
defparam \readData[5]~input .bus_hold = "false";
defparam \readData[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb \ALU_ins|Add0~21 (
// Equation(s):
// \ALU_ins|Add0~21_sumout  = SUM(( \Reg_file|RD1[5]~31_combout  ) + ( !\ALUSrc_ins|C[5]~7_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \ALU_ins|Add0~18  ))
// \ALU_ins|Add0~22  = CARRY(( \Reg_file|RD1[5]~31_combout  ) + ( !\ALUSrc_ins|C[5]~7_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \ALU_ins|Add0~18  ))

	.dataa(!\Instruction[26]~input_o ),
	.datab(!\Instruction[27]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\Reg_file|RD1[5]~31_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[5]~7_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~21_sumout ),
	.cout(\ALU_ins|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~21 .extended_lut = "off";
defparam \ALU_ins|Add0~21 .lut_mask = 64'h0000F708000000FF;
defparam \ALU_ins|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N24
cyclonev_lcell_comb \MemToReg|C[5]~5 (
// Equation(s):
// \MemToReg|C[5]~5_combout  = ( \ALU_ins|Add0~21_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((\ALU_ins|Mux26~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[5]~input_o )))) ) ) # ( !\ALU_ins|Add0~21_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & (\ALU_ins|Mux26~0_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[5]~input_o )))) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\ALU_ins|Mux26~0_combout ),
	.datac(!\readData[5]~input_o ),
	.datad(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[5]~5 .extended_lut = "off";
defparam \MemToReg|C[5]~5 .lut_mask = 64'h110F110FBB0FBB0F;
defparam \MemToReg|C[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N11
dffeas \PC_Register|Q[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~13_sumout ),
	.asdata(\MemToReg|C[5]~5_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[5] .is_wysiwyg = "true";
defparam \PC_Register|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N9
cyclonev_lcell_comb \PCPlus4|Add0~13 (
// Equation(s):
// \PCPlus4|Add0~13_sumout  = SUM(( \PC_Register|Q [5] ) + ( GND ) + ( \PCPlus4|Add0~10  ))
// \PCPlus4|Add0~14  = CARRY(( \PC_Register|Q [5] ) + ( GND ) + ( \PCPlus4|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~13_sumout ),
	.cout(\PCPlus4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~13 .extended_lut = "off";
defparam \PCPlus4|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N9
cyclonev_lcell_comb \PCPlus8|Add0~5 (
// Equation(s):
// \PCPlus8|Add0~5_sumout  = SUM(( \PCPlus4|Add0~13_sumout  ) + ( GND ) + ( \PCPlus8|Add0~2  ))
// \PCPlus8|Add0~6  = CARRY(( \PCPlus4|Add0~13_sumout  ) + ( GND ) + ( \PCPlus8|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~5_sumout ),
	.cout(\PCPlus8|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~5 .extended_lut = "off";
defparam \PCPlus8|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N48
cyclonev_lcell_comb \Reg_file|RD2[5]~37 (
// Equation(s):
// \Reg_file|RD2[5]~37_combout  = ( \Reg_file|RD2[5]~36_combout  & ( (!\Reg_file|Equal2~0_combout ) # (\PCPlus8|Add0~5_sumout ) ) ) # ( !\Reg_file|RD2[5]~36_combout  & ( (\PCPlus8|Add0~5_sumout  & \Reg_file|Equal2~0_combout ) ) )

	.dataa(!\PCPlus8|Add0~5_sumout ),
	.datab(gnd),
	.datac(!\Reg_file|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file|RD2[5]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[5]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[5]~37 .extended_lut = "off";
defparam \Reg_file|RD2[5]~37 .lut_mask = 64'h05050505F5F5F5F5;
defparam \Reg_file|RD2[5]~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \readData[6]~input (
	.i(readData[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[6]~input_o ));
// synopsys translate_off
defparam \readData[6]~input .bus_hold = "false";
defparam \readData[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \Instruction[6]~input (
	.i(Instruction[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[6]~input_o ));
// synopsys translate_off
defparam \Instruction[6]~input .bus_hold = "false";
defparam \Instruction[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N15
cyclonev_lcell_comb \ALUSrc_ins|C[6]~8 (
// Equation(s):
// \ALUSrc_ins|C[6]~8_combout  = ( \Instruction[27]~input_o  & ( (!\Instruction[26]~input_o  & \Instruction[4]~input_o ) ) ) # ( !\Instruction[27]~input_o  & ( (\Instruction[6]~input_o  & ((\Instruction[25]~input_o ) # (\Instruction[26]~input_o ))) ) )

	.dataa(!\Instruction[26]~input_o ),
	.datab(!\Instruction[25]~input_o ),
	.datac(!\Instruction[6]~input_o ),
	.datad(!\Instruction[4]~input_o ),
	.datae(gnd),
	.dataf(!\Instruction[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[6]~8 .extended_lut = "off";
defparam \ALUSrc_ins|C[6]~8 .lut_mask = 64'h0707070700AA00AA;
defparam \ALUSrc_ins|C[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N14
dffeas \PC_Register|Q[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~17_sumout ),
	.asdata(\MemToReg|C[6]~6_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[6] .is_wysiwyg = "true";
defparam \PC_Register|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \PCPlus4|Add0~17 (
// Equation(s):
// \PCPlus4|Add0~17_sumout  = SUM(( \PC_Register|Q [6] ) + ( GND ) + ( \PCPlus4|Add0~14  ))
// \PCPlus4|Add0~18  = CARRY(( \PC_Register|Q [6] ) + ( GND ) + ( \PCPlus4|Add0~14  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~17_sumout ),
	.cout(\PCPlus4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~17 .extended_lut = "off";
defparam \PCPlus4|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N12
cyclonev_lcell_comb \PCPlus8|Add0~9 (
// Equation(s):
// \PCPlus8|Add0~9_sumout  = SUM(( \PCPlus4|Add0~17_sumout  ) + ( GND ) + ( \PCPlus8|Add0~6  ))
// \PCPlus8|Add0~10  = CARRY(( \PCPlus4|Add0~17_sumout  ) + ( GND ) + ( \PCPlus8|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~9_sumout ),
	.cout(\PCPlus8|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~9 .extended_lut = "off";
defparam \PCPlus8|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N48
cyclonev_lcell_comb \ALUSrc_ins|C[6]~9 (
// Equation(s):
// \ALUSrc_ins|C[6]~9_combout  = ( \Reg_file|RD2[6]~42_combout  & ( \PCPlus8|Add0~9_sumout  & ( (\ALUSrc_ins|C[6]~8_combout ) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout ) ) ) ) # ( !\Reg_file|RD2[6]~42_combout  & ( \PCPlus8|Add0~9_sumout  & ( 
// ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & \Reg_file|Equal2~0_combout )) # (\ALUSrc_ins|C[6]~8_combout ) ) ) ) # ( \Reg_file|RD2[6]~42_combout  & ( !\PCPlus8|Add0~9_sumout  & ( ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & !\Reg_file|Equal2~0_combout )) # 
// (\ALUSrc_ins|C[6]~8_combout ) ) ) ) # ( !\Reg_file|RD2[6]~42_combout  & ( !\PCPlus8|Add0~9_sumout  & ( \ALUSrc_ins|C[6]~8_combout  ) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datac(!\Reg_file|Equal2~0_combout ),
	.datad(!\ALUSrc_ins|C[6]~8_combout ),
	.datae(!\Reg_file|RD2[6]~42_combout ),
	.dataf(!\PCPlus8|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[6]~9 .extended_lut = "off";
defparam \ALUSrc_ins|C[6]~9 .lut_mask = 64'h00FF30FF03FF33FF;
defparam \ALUSrc_ins|C[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N8
dffeas \Reg_file|registers[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][6] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N32
dffeas \Reg_file|registers[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][6] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N38
dffeas \Reg_file|registers[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][6] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N20
dffeas \Reg_file|registers[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][6] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N51
cyclonev_lcell_comb \Reg_file|RD1[6]~33 (
// Equation(s):
// \Reg_file|RD1[6]~33_combout  = ( \Reg_file|registers[1][6]~q  & ( \Reg_file|registers[2][6]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[0][6]~q )) # (\Instruction[17]~input_o ))) # (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) 
// # ((\Reg_file|registers[3][6]~q )))) ) ) ) # ( !\Reg_file|registers[1][6]~q  & ( \Reg_file|registers[2][6]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[0][6]~q )) # (\Instruction[17]~input_o ))) # (\Instruction[16]~input_o  & 
// (\Instruction[17]~input_o  & ((\Reg_file|registers[3][6]~q )))) ) ) ) # ( \Reg_file|registers[1][6]~q  & ( !\Reg_file|registers[2][6]~q  & ( (!\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & (\Reg_file|registers[0][6]~q ))) # 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[3][6]~q )))) ) ) ) # ( !\Reg_file|registers[1][6]~q  & ( !\Reg_file|registers[2][6]~q  & ( (!\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & 
// (\Reg_file|registers[0][6]~q ))) # (\Instruction[16]~input_o  & (\Instruction[17]~input_o  & ((\Reg_file|registers[3][6]~q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[0][6]~q ),
	.datad(!\Reg_file|registers[3][6]~q ),
	.datae(!\Reg_file|registers[1][6]~q ),
	.dataf(!\Reg_file|registers[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[6]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[6]~33 .extended_lut = "off";
defparam \Reg_file|RD1[6]~33 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Reg_file|RD1[6]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N51
cyclonev_lcell_comb \Reg_file|registers[6][6]~feeder (
// Equation(s):
// \Reg_file|registers[6][6]~feeder_combout  = ( \MemToReg|C[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[6][6]~feeder .extended_lut = "off";
defparam \Reg_file|registers[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N53
dffeas \Reg_file|registers[6][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][6] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N18
cyclonev_lcell_comb \Reg_file|registers[4][6]~feeder (
// Equation(s):
// \Reg_file|registers[4][6]~feeder_combout  = ( \MemToReg|C[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[4][6]~feeder .extended_lut = "off";
defparam \Reg_file|registers[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N20
dffeas \Reg_file|registers[4][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][6] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N59
dffeas \Reg_file|registers[5][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][6] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N38
dffeas \Reg_file|registers[7][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][6] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N57
cyclonev_lcell_comb \Reg_file|RD1[6]~32 (
// Equation(s):
// \Reg_file|RD1[6]~32_combout  = ( \Reg_file|registers[5][6]~q  & ( \Reg_file|registers[7][6]~q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|registers[4][6]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[6][6]~q ))) # (\Instruction[16]~input_o 
// ) ) ) ) # ( !\Reg_file|registers[5][6]~q  & ( \Reg_file|registers[7][6]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o  & \Reg_file|registers[4][6]~q )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # 
// (\Reg_file|registers[6][6]~q ))) ) ) ) # ( \Reg_file|registers[5][6]~q  & ( !\Reg_file|registers[7][6]~q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|registers[4][6]~q ) # (\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[6][6]~q  & (!\Instruction[16]~input_o ))) ) ) ) # ( !\Reg_file|registers[5][6]~q  & ( !\Reg_file|registers[7][6]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[4][6]~q ))) # 
// (\Instruction[17]~input_o  & (\Reg_file|registers[6][6]~q )))) ) ) )

	.dataa(!\Reg_file|registers[6][6]~q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[4][6]~q ),
	.datae(!\Reg_file|registers[5][6]~q ),
	.dataf(!\Reg_file|registers[7][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[6]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[6]~32 .extended_lut = "off";
defparam \Reg_file|RD1[6]~32 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Reg_file|RD1[6]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N41
dffeas \Reg_file|registers[10][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][6] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N44
dffeas \Reg_file|registers[11][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][6] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N39
cyclonev_lcell_comb \Reg_file|registers[9][6]~feeder (
// Equation(s):
// \Reg_file|registers[9][6]~feeder_combout  = ( \MemToReg|C[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[9][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[9][6]~feeder .extended_lut = "off";
defparam \Reg_file|registers[9][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[9][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N40
dffeas \Reg_file|registers[9][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][6] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \Reg_file|registers[8][6]~feeder (
// Equation(s):
// \Reg_file|registers[8][6]~feeder_combout  = ( \MemToReg|C[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[8][6]~feeder .extended_lut = "off";
defparam \Reg_file|registers[8][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N2
dffeas \Reg_file|registers[8][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][6] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N21
cyclonev_lcell_comb \Reg_file|RD1[6]~34 (
// Equation(s):
// \Reg_file|RD1[6]~34_combout  = ( \Reg_file|registers[9][6]~q  & ( \Reg_file|registers[8][6]~q  & ( (!\Instruction[17]~input_o ) # ((!\Instruction[16]~input_o  & (\Reg_file|registers[10][6]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[11][6]~q 
// )))) ) ) ) # ( !\Reg_file|registers[9][6]~q  & ( \Reg_file|registers[8][6]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[10][6]~q )) # 
// (\Instruction[16]~input_o  & ((\Reg_file|registers[11][6]~q ))))) ) ) ) # ( \Reg_file|registers[9][6]~q  & ( !\Reg_file|registers[8][6]~q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & 
// ((!\Instruction[16]~input_o  & (\Reg_file|registers[10][6]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[11][6]~q ))))) ) ) ) # ( !\Reg_file|registers[9][6]~q  & ( !\Reg_file|registers[8][6]~q  & ( (\Instruction[17]~input_o  & 
// ((!\Instruction[16]~input_o  & (\Reg_file|registers[10][6]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[11][6]~q ))))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[10][6]~q ),
	.datac(!\Reg_file|registers[11][6]~q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|registers[9][6]~q ),
	.dataf(!\Reg_file|registers[8][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[6]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[6]~34 .extended_lut = "off";
defparam \Reg_file|RD1[6]~34 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Reg_file|RD1[6]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N54
cyclonev_lcell_comb \Reg_file|registers[12][6]~feeder (
// Equation(s):
// \Reg_file|registers[12][6]~feeder_combout  = ( \MemToReg|C[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[12][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[12][6]~feeder .extended_lut = "off";
defparam \Reg_file|registers[12][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[12][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N56
dffeas \Reg_file|registers[12][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][6] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N24
cyclonev_lcell_comb \Reg_file|registers[13][6]~feeder (
// Equation(s):
// \Reg_file|registers[13][6]~feeder_combout  = ( \MemToReg|C[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[13][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[13][6]~feeder .extended_lut = "off";
defparam \Reg_file|registers[13][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[13][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N26
dffeas \Reg_file|registers[13][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][6] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N30
cyclonev_lcell_comb \Reg_file|RD1[6]~35 (
// Equation(s):
// \Reg_file|RD1[6]~35_combout  = ( \Reg_file|registers[12][6]~q  & ( \Reg_file|registers[13][6]~q  & ( (!\Instruction[17]~input_o ) # ((\Reg_file|registers[14][6]~q  & !\Instruction[16]~input_o )) ) ) ) # ( !\Reg_file|registers[12][6]~q  & ( 
// \Reg_file|registers[13][6]~q  & ( (!\Instruction[17]~input_o  & ((\Instruction[16]~input_o ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[14][6]~q  & !\Instruction[16]~input_o )) ) ) ) # ( \Reg_file|registers[12][6]~q  & ( 
// !\Reg_file|registers[13][6]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # (\Reg_file|registers[14][6]~q ))) ) ) ) # ( !\Reg_file|registers[12][6]~q  & ( !\Reg_file|registers[13][6]~q  & ( (\Instruction[17]~input_o  & 
// (\Reg_file|registers[14][6]~q  & !\Instruction[16]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[14][6]~q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|registers[12][6]~q ),
	.dataf(!\Reg_file|registers[13][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[6]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[6]~35 .extended_lut = "off";
defparam \Reg_file|RD1[6]~35 .lut_mask = 64'h0300CF0003CCCFCC;
defparam \Reg_file|RD1[6]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N9
cyclonev_lcell_comb \Reg_file|RD1[6]~36 (
// Equation(s):
// \Reg_file|RD1[6]~36_combout  = ( \Reg_file|RD1[6]~34_combout  & ( \Reg_file|RD1[6]~35_combout  & ( ((!\Instruction[18]~input_o  & (\Reg_file|RD1[6]~33_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[6]~32_combout )))) # (\Instruction[19]~input_o 
// ) ) ) ) # ( !\Reg_file|RD1[6]~34_combout  & ( \Reg_file|RD1[6]~35_combout  & ( (!\Instruction[18]~input_o  & (\Reg_file|RD1[6]~33_combout  & (!\Instruction[19]~input_o ))) # (\Instruction[18]~input_o  & (((\Reg_file|RD1[6]~32_combout ) # 
// (\Instruction[19]~input_o )))) ) ) ) # ( \Reg_file|RD1[6]~34_combout  & ( !\Reg_file|RD1[6]~35_combout  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o )) # (\Reg_file|RD1[6]~33_combout ))) # (\Instruction[18]~input_o  & 
// (((!\Instruction[19]~input_o  & \Reg_file|RD1[6]~32_combout )))) ) ) ) # ( !\Reg_file|RD1[6]~34_combout  & ( !\Reg_file|RD1[6]~35_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|RD1[6]~33_combout )) # 
// (\Instruction[18]~input_o  & ((\Reg_file|RD1[6]~32_combout ))))) ) ) )

	.dataa(!\Reg_file|RD1[6]~33_combout ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|RD1[6]~32_combout ),
	.datae(!\Reg_file|RD1[6]~34_combout ),
	.dataf(!\Reg_file|RD1[6]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[6]~36 .extended_lut = "off";
defparam \Reg_file|RD1[6]~36 .lut_mask = 64'h40704C7C43734F7F;
defparam \Reg_file|RD1[6]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N3
cyclonev_lcell_comb \Reg_file|RD1[6]~37 (
// Equation(s):
// \Reg_file|RD1[6]~37_combout  = ( \PCPlus8|Add0~9_sumout  & ( (\Reg_file|RD1[6]~36_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~9_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[6]~36_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(!\Reg_file|RD1[6]~36_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[6]~37 .extended_lut = "off";
defparam \Reg_file|RD1[6]~37 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Reg_file|RD1[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N30
cyclonev_lcell_comb \ALU_ins|Mux25~0 (
// Equation(s):
// \ALU_ins|Mux25~0_combout  = ( \Reg_file|RD1[6]~37_combout  & ( (\ALUSrc_ins|C[6]~9_combout ) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) ) # ( !\Reg_file|RD1[6]~37_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// \ALUSrc_ins|C[6]~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datad(!\ALUSrc_ins|C[6]~9_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux25~0 .extended_lut = "off";
defparam \ALU_ins|Mux25~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \ALU_ins|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N51
cyclonev_lcell_comb \ALU_ins|Add0~25 (
// Equation(s):
// \ALU_ins|Add0~25_sumout  = SUM(( \Reg_file|RD1[6]~37_combout  ) + ( !\ALUSrc_ins|C[6]~9_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \ALU_ins|Add0~22  ))
// \ALU_ins|Add0~26  = CARRY(( \Reg_file|RD1[6]~37_combout  ) + ( !\ALUSrc_ins|C[6]~9_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \ALU_ins|Add0~22  ))

	.dataa(!\Instruction[26]~input_o ),
	.datab(!\Instruction[27]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\Reg_file|RD1[6]~37_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[6]~9_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~25_sumout ),
	.cout(\ALU_ins|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~25 .extended_lut = "off";
defparam \ALU_ins|Add0~25 .lut_mask = 64'h0000F708000000FF;
defparam \ALU_ins|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N33
cyclonev_lcell_comb \MemToReg|C[6]~6 (
// Equation(s):
// \MemToReg|C[6]~6_combout  = ( \ALU_ins|Add0~25_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((\ALU_ins|Mux25~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[6]~input_o )))) ) ) # ( !\ALU_ins|Add0~25_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ((\ALU_ins|Mux25~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[6]~input_o )))) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datac(!\readData[6]~input_o ),
	.datad(!\ALU_ins|Mux25~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[6]~6 .extended_lut = "off";
defparam \MemToReg|C[6]~6 .lut_mask = 64'h034703478BCF8BCF;
defparam \MemToReg|C[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N23
dffeas \Reg_file|registers[14][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][6] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N18
cyclonev_lcell_comb \Reg_file|RD2[6]~39 (
// Equation(s):
// \Reg_file|RD2[6]~39_combout  = ( \Reg_file|registers[13][6]~q  & ( \Reg_file|registers[12][6]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & \Reg_file|registers[14][6]~q )) ) ) ) # ( !\Reg_file|registers[13][6]~q  & ( 
// \Reg_file|registers[12][6]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # (\Reg_file|registers[14][6]~q ))) ) ) ) # ( \Reg_file|registers[13][6]~q  & ( !\Reg_file|registers[12][6]~q  & ( (!\Instruction[13]~input_o  & 
// (\Instruction[12]~input_o )) # (\Instruction[13]~input_o  & (!\Instruction[12]~input_o  & \Reg_file|registers[14][6]~q )) ) ) ) # ( !\Reg_file|registers[13][6]~q  & ( !\Reg_file|registers[12][6]~q  & ( (\Instruction[13]~input_o  & 
// (!\Instruction[12]~input_o  & \Reg_file|registers[14][6]~q )) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Reg_file|registers[14][6]~q ),
	.datad(gnd),
	.datae(!\Reg_file|registers[13][6]~q ),
	.dataf(!\Reg_file|registers[12][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[6]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[6]~39 .extended_lut = "off";
defparam \Reg_file|RD2[6]~39 .lut_mask = 64'h040426268C8CAEAE;
defparam \Reg_file|RD2[6]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N33
cyclonev_lcell_comb \Reg_file|RD2[6]~41 (
// Equation(s):
// \Reg_file|RD2[6]~41_combout  = ( \Reg_file|registers[1][6]~q  & ( \Reg_file|registers[3][6]~q  & ( ((!\Instruction[13]~input_o  & (\Reg_file|registers[0][6]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[2][6]~q )))) # (\Instruction[12]~input_o 
// ) ) ) ) # ( !\Reg_file|registers[1][6]~q  & ( \Reg_file|registers[3][6]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[0][6]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[2][6]~q ))))) # 
// (\Instruction[12]~input_o  & (\Instruction[13]~input_o )) ) ) ) # ( \Reg_file|registers[1][6]~q  & ( !\Reg_file|registers[3][6]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[0][6]~q )) # (\Instruction[13]~input_o 
//  & ((\Reg_file|registers[2][6]~q ))))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) ) ) ) # ( !\Reg_file|registers[1][6]~q  & ( !\Reg_file|registers[3][6]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// (\Reg_file|registers[0][6]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[2][6]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[0][6]~q ),
	.datad(!\Reg_file|registers[2][6]~q ),
	.datae(!\Reg_file|registers[1][6]~q ),
	.dataf(!\Reg_file|registers[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[6]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[6]~41 .extended_lut = "off";
defparam \Reg_file|RD2[6]~41 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Reg_file|RD2[6]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N39
cyclonev_lcell_comb \Reg_file|RD2[6]~40 (
// Equation(s):
// \Reg_file|RD2[6]~40_combout  = ( \Reg_file|registers[6][6]~q  & ( \Reg_file|registers[4][6]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & (\Reg_file|registers[5][6]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[7][6]~q 
// )))) ) ) ) # ( !\Reg_file|registers[6][6]~q  & ( \Reg_file|registers[4][6]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o ) # ((\Reg_file|registers[5][6]~q )))) # (\Instruction[13]~input_o  & (\Instruction[12]~input_o  & 
// ((\Reg_file|registers[7][6]~q )))) ) ) ) # ( \Reg_file|registers[6][6]~q  & ( !\Reg_file|registers[4][6]~q  & ( (!\Instruction[13]~input_o  & (\Instruction[12]~input_o  & (\Reg_file|registers[5][6]~q ))) # (\Instruction[13]~input_o  & 
// ((!\Instruction[12]~input_o ) # ((\Reg_file|registers[7][6]~q )))) ) ) ) # ( !\Reg_file|registers[6][6]~q  & ( !\Reg_file|registers[4][6]~q  & ( (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[5][6]~q )) # 
// (\Instruction[13]~input_o  & ((\Reg_file|registers[7][6]~q ))))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Reg_file|registers[5][6]~q ),
	.datad(!\Reg_file|registers[7][6]~q ),
	.datae(!\Reg_file|registers[6][6]~q ),
	.dataf(!\Reg_file|registers[4][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[6]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[6]~40 .extended_lut = "off";
defparam \Reg_file|RD2[6]~40 .lut_mask = 64'h021346578A9BCEDF;
defparam \Reg_file|RD2[6]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N45
cyclonev_lcell_comb \Reg_file|RD2[6]~38 (
// Equation(s):
// \Reg_file|RD2[6]~38_combout  = ( \Reg_file|registers[9][6]~q  & ( \Reg_file|registers[8][6]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & ((\Reg_file|registers[10][6]~q ))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[11][6]~q ))) ) ) ) # ( !\Reg_file|registers[9][6]~q  & ( \Reg_file|registers[8][6]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[10][6]~q )))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[11][6]~q  & ((\Instruction[13]~input_o )))) ) ) ) # ( \Reg_file|registers[9][6]~q  & ( !\Reg_file|registers[8][6]~q  & ( (!\Instruction[12]~input_o  & (((\Reg_file|registers[10][6]~q  & \Instruction[13]~input_o )))) # 
// (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )) # (\Reg_file|registers[11][6]~q ))) ) ) ) # ( !\Reg_file|registers[9][6]~q  & ( !\Reg_file|registers[8][6]~q  & ( (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[10][6]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[11][6]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[11][6]~q ),
	.datac(!\Reg_file|registers[10][6]~q ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[9][6]~q ),
	.dataf(!\Reg_file|registers[8][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[6]~38 .extended_lut = "off";
defparam \Reg_file|RD2[6]~38 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \Reg_file|RD2[6]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N42
cyclonev_lcell_comb \Reg_file|RD2[6]~42 (
// Equation(s):
// \Reg_file|RD2[6]~42_combout  = ( \Reg_file|RD2[6]~40_combout  & ( \Reg_file|RD2[6]~38_combout  & ( (!\Instruction[14]~input_o  & (((\Instruction[15]~input_o ) # (\Reg_file|RD2[6]~41_combout )))) # (\Instruction[14]~input_o  & (((!\Instruction[15]~input_o 
// )) # (\Reg_file|RD2[6]~39_combout ))) ) ) ) # ( !\Reg_file|RD2[6]~40_combout  & ( \Reg_file|RD2[6]~38_combout  & ( (!\Instruction[14]~input_o  & (((\Instruction[15]~input_o ) # (\Reg_file|RD2[6]~41_combout )))) # (\Instruction[14]~input_o  & 
// (\Reg_file|RD2[6]~39_combout  & ((\Instruction[15]~input_o )))) ) ) ) # ( \Reg_file|RD2[6]~40_combout  & ( !\Reg_file|RD2[6]~38_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|RD2[6]~41_combout  & !\Instruction[15]~input_o )))) # 
// (\Instruction[14]~input_o  & (((!\Instruction[15]~input_o )) # (\Reg_file|RD2[6]~39_combout ))) ) ) ) # ( !\Reg_file|RD2[6]~40_combout  & ( !\Reg_file|RD2[6]~38_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|RD2[6]~41_combout  & 
// !\Instruction[15]~input_o )))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[6]~39_combout  & ((\Instruction[15]~input_o )))) ) ) )

	.dataa(!\Reg_file|RD2[6]~39_combout ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Reg_file|RD2[6]~41_combout ),
	.datad(!\Instruction[15]~input_o ),
	.datae(!\Reg_file|RD2[6]~40_combout ),
	.dataf(!\Reg_file|RD2[6]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[6]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[6]~42 .extended_lut = "off";
defparam \Reg_file|RD2[6]~42 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \Reg_file|RD2[6]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N33
cyclonev_lcell_comb \Reg_file|RD2[6]~43 (
// Equation(s):
// \Reg_file|RD2[6]~43_combout  = ( \PCPlus8|Add0~9_sumout  & ( (\Reg_file|Equal2~0_combout ) # (\Reg_file|RD2[6]~42_combout ) ) ) # ( !\PCPlus8|Add0~9_sumout  & ( (\Reg_file|RD2[6]~42_combout  & !\Reg_file|Equal2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|RD2[6]~42_combout ),
	.datad(!\Reg_file|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[6]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[6]~43 .extended_lut = "off";
defparam \Reg_file|RD2[6]~43 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Reg_file|RD2[6]~43 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \readData[7]~input (
	.i(readData[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[7]~input_o ));
// synopsys translate_off
defparam \readData[7]~input .bus_hold = "false";
defparam \readData[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \Instruction[7]~input (
	.i(Instruction[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[7]~input_o ));
// synopsys translate_off
defparam \Instruction[7]~input .bus_hold = "false";
defparam \Instruction[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N18
cyclonev_lcell_comb \ALUSrc_ins|C[7]~10 (
// Equation(s):
// \ALUSrc_ins|C[7]~10_combout  = ( \Instruction[25]~input_o  & ( \Instruction[5]~input_o  & ( (!\Instruction[27]~input_o  & (\Instruction[7]~input_o )) # (\Instruction[27]~input_o  & ((!\Instruction[26]~input_o ))) ) ) ) # ( !\Instruction[25]~input_o  & ( 
// \Instruction[5]~input_o  & ( (!\Instruction[27]~input_o  & (\Instruction[7]~input_o  & \Instruction[26]~input_o )) # (\Instruction[27]~input_o  & ((!\Instruction[26]~input_o ))) ) ) ) # ( \Instruction[25]~input_o  & ( !\Instruction[5]~input_o  & ( 
// (!\Instruction[27]~input_o  & \Instruction[7]~input_o ) ) ) ) # ( !\Instruction[25]~input_o  & ( !\Instruction[5]~input_o  & ( (!\Instruction[27]~input_o  & (\Instruction[7]~input_o  & \Instruction[26]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\Instruction[27]~input_o ),
	.datac(!\Instruction[7]~input_o ),
	.datad(!\Instruction[26]~input_o ),
	.datae(!\Instruction[25]~input_o ),
	.dataf(!\Instruction[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[7]~10 .extended_lut = "off";
defparam \ALUSrc_ins|C[7]~10 .lut_mask = 64'h000C0C0C330C3F0C;
defparam \ALUSrc_ins|C[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N32
dffeas \Reg_file|registers[11][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][7] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N14
dffeas \Reg_file|registers[10][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][7] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N53
dffeas \Reg_file|registers[8][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][7] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N33
cyclonev_lcell_comb \Reg_file|registers[9][7]~feeder (
// Equation(s):
// \Reg_file|registers[9][7]~feeder_combout  = ( \MemToReg|C[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[9][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[9][7]~feeder .extended_lut = "off";
defparam \Reg_file|registers[9][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N34
dffeas \Reg_file|registers[9][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][7] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N51
cyclonev_lcell_comb \Reg_file|RD2[7]~44 (
// Equation(s):
// \Reg_file|RD2[7]~44_combout  = ( \Reg_file|registers[8][7]~q  & ( \Reg_file|registers[9][7]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & ((\Reg_file|registers[10][7]~q ))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[11][7]~q ))) ) ) ) # ( !\Reg_file|registers[8][7]~q  & ( \Reg_file|registers[9][7]~q  & ( (!\Instruction[12]~input_o  & (((\Reg_file|registers[10][7]~q  & \Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & 
// (((!\Instruction[13]~input_o )) # (\Reg_file|registers[11][7]~q ))) ) ) ) # ( \Reg_file|registers[8][7]~q  & ( !\Reg_file|registers[9][7]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[10][7]~q )))) # 
// (\Instruction[12]~input_o  & (\Reg_file|registers[11][7]~q  & ((\Instruction[13]~input_o )))) ) ) ) # ( !\Reg_file|registers[8][7]~q  & ( !\Reg_file|registers[9][7]~q  & ( (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[10][7]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[11][7]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[11][7]~q ),
	.datac(!\Reg_file|registers[10][7]~q ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[8][7]~q ),
	.dataf(!\Reg_file|registers[9][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[7]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[7]~44 .extended_lut = "off";
defparam \Reg_file|RD2[7]~44 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Reg_file|RD2[7]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N14
dffeas \Reg_file|registers[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][7] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N32
dffeas \Reg_file|registers[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][7] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N5
dffeas \Reg_file|registers[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][7] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N19
dffeas \Reg_file|registers[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][7] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N15
cyclonev_lcell_comb \Reg_file|RD2[7]~46 (
// Equation(s):
// \Reg_file|RD2[7]~46_combout  = ( \Reg_file|registers[0][7]~q  & ( \Reg_file|registers[1][7]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & ((\Reg_file|registers[2][7]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[3][7]~q 
// ))) ) ) ) # ( !\Reg_file|registers[0][7]~q  & ( \Reg_file|registers[1][7]~q  & ( (!\Instruction[13]~input_o  & (((\Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & ((\Reg_file|registers[2][7]~q ))) # 
// (\Instruction[12]~input_o  & (\Reg_file|registers[3][7]~q )))) ) ) ) # ( \Reg_file|registers[0][7]~q  & ( !\Reg_file|registers[1][7]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & 
// ((!\Instruction[12]~input_o  & ((\Reg_file|registers[2][7]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[3][7]~q )))) ) ) ) # ( !\Reg_file|registers[0][7]~q  & ( !\Reg_file|registers[1][7]~q  & ( (\Instruction[13]~input_o  & 
// ((!\Instruction[12]~input_o  & ((\Reg_file|registers[2][7]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[3][7]~q )))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Reg_file|registers[3][7]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[2][7]~q ),
	.datae(!\Reg_file|registers[0][7]~q ),
	.dataf(!\Reg_file|registers[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[7]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[7]~46 .extended_lut = "off";
defparam \Reg_file|RD2[7]~46 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Reg_file|RD2[7]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N20
dffeas \Reg_file|registers[5][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][7] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N26
dffeas \Reg_file|registers[6][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][7] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N2
dffeas \Reg_file|registers[7][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][7] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N15
cyclonev_lcell_comb \Reg_file|registers[4][7]~feeder (
// Equation(s):
// \Reg_file|registers[4][7]~feeder_combout  = ( \MemToReg|C[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[4][7]~feeder .extended_lut = "off";
defparam \Reg_file|registers[4][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N17
dffeas \Reg_file|registers[4][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][7] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N57
cyclonev_lcell_comb \Reg_file|RD2[7]~47 (
// Equation(s):
// \Reg_file|RD2[7]~47_combout  = ( \Reg_file|registers[7][7]~q  & ( \Reg_file|registers[4][7]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[6][7]~q )))) # (\Instruction[12]~input_o  & (((\Instruction[13]~input_o 
// )) # (\Reg_file|registers[5][7]~q ))) ) ) ) # ( !\Reg_file|registers[7][7]~q  & ( \Reg_file|registers[4][7]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[6][7]~q )))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[5][7]~q  & (!\Instruction[13]~input_o ))) ) ) ) # ( \Reg_file|registers[7][7]~q  & ( !\Reg_file|registers[4][7]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o  & \Reg_file|registers[6][7]~q )))) # 
// (\Instruction[12]~input_o  & (((\Instruction[13]~input_o )) # (\Reg_file|registers[5][7]~q ))) ) ) ) # ( !\Reg_file|registers[7][7]~q  & ( !\Reg_file|registers[4][7]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o  & 
// \Reg_file|registers[6][7]~q )))) # (\Instruction[12]~input_o  & (\Reg_file|registers[5][7]~q  & (!\Instruction[13]~input_o ))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[5][7]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[6][7]~q ),
	.datae(!\Reg_file|registers[7][7]~q ),
	.dataf(!\Reg_file|registers[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[7]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[7]~47 .extended_lut = "off";
defparam \Reg_file|RD2[7]~47 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Reg_file|RD2[7]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N44
dffeas \Reg_file|registers[12][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][7] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N5
dffeas \Reg_file|registers[14][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][7] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N9
cyclonev_lcell_comb \Reg_file|registers[13][7]~feeder (
// Equation(s):
// \Reg_file|registers[13][7]~feeder_combout  = ( \MemToReg|C[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[13][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[13][7]~feeder .extended_lut = "off";
defparam \Reg_file|registers[13][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[13][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N11
dffeas \Reg_file|registers[13][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][7] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N33
cyclonev_lcell_comb \Reg_file|RD2[7]~45 (
// Equation(s):
// \Reg_file|RD2[7]~45_combout  = ( \Reg_file|registers[13][7]~q  & ( (!\Instruction[13]~input_o  & (((\Instruction[12]~input_o )) # (\Reg_file|registers[12][7]~q ))) # (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o  & \Reg_file|registers[14][7]~q 
// )))) ) ) # ( !\Reg_file|registers[13][7]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[12][7]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[14][7]~q ))))) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Reg_file|registers[12][7]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[14][7]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[13][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[7]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[7]~45 .extended_lut = "off";
defparam \Reg_file|RD2[7]~45 .lut_mask = 64'h207020702A7A2A7A;
defparam \Reg_file|RD2[7]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N6
cyclonev_lcell_comb \Reg_file|RD2[7]~48 (
// Equation(s):
// \Reg_file|RD2[7]~48_combout  = ( \Reg_file|RD2[7]~47_combout  & ( \Reg_file|RD2[7]~45_combout  & ( ((!\Instruction[15]~input_o  & ((\Reg_file|RD2[7]~46_combout ))) # (\Instruction[15]~input_o  & (\Reg_file|RD2[7]~44_combout ))) # (\Instruction[14]~input_o 
// ) ) ) ) # ( !\Reg_file|RD2[7]~47_combout  & ( \Reg_file|RD2[7]~45_combout  & ( (!\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & ((\Reg_file|RD2[7]~46_combout ))) # (\Instruction[15]~input_o  & (\Reg_file|RD2[7]~44_combout )))) # 
// (\Instruction[14]~input_o  & (\Instruction[15]~input_o )) ) ) ) # ( \Reg_file|RD2[7]~47_combout  & ( !\Reg_file|RD2[7]~45_combout  & ( (!\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & ((\Reg_file|RD2[7]~46_combout ))) # 
// (\Instruction[15]~input_o  & (\Reg_file|RD2[7]~44_combout )))) # (\Instruction[14]~input_o  & (!\Instruction[15]~input_o )) ) ) ) # ( !\Reg_file|RD2[7]~47_combout  & ( !\Reg_file|RD2[7]~45_combout  & ( (!\Instruction[14]~input_o  & 
// ((!\Instruction[15]~input_o  & ((\Reg_file|RD2[7]~46_combout ))) # (\Instruction[15]~input_o  & (\Reg_file|RD2[7]~44_combout )))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\Reg_file|RD2[7]~44_combout ),
	.datad(!\Reg_file|RD2[7]~46_combout ),
	.datae(!\Reg_file|RD2[7]~47_combout ),
	.dataf(!\Reg_file|RD2[7]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[7]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[7]~48 .extended_lut = "off";
defparam \Reg_file|RD2[7]~48 .lut_mask = 64'h028A46CE139B57DF;
defparam \Reg_file|RD2[7]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N36
cyclonev_lcell_comb \ALUSrc_ins|C[7]~11 (
// Equation(s):
// \ALUSrc_ins|C[7]~11_combout  = ( \PCPlus8|Add0~13_sumout  & ( ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Reg_file|RD2[7]~48_combout ) # (\Reg_file|Equal2~0_combout )))) # (\ALUSrc_ins|C[7]~10_combout ) ) ) # ( !\PCPlus8|Add0~13_sumout  & ( 
// ((!\Reg_file|Equal2~0_combout  & (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & \Reg_file|RD2[7]~48_combout ))) # (\ALUSrc_ins|C[7]~10_combout ) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datac(!\ALUSrc_ins|C[7]~10_combout ),
	.datad(!\Reg_file|RD2[7]~48_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[7]~11 .extended_lut = "off";
defparam \ALUSrc_ins|C[7]~11 .lut_mask = 64'h0F2F0F2F1F3F1F3F;
defparam \ALUSrc_ins|C[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N42
cyclonev_lcell_comb \Reg_file|RD1[7]~41 (
// Equation(s):
// \Reg_file|RD1[7]~41_combout  = ( \Reg_file|registers[1][7]~q  & ( \Reg_file|registers[3][7]~q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|registers[0][7]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[2][7]~q )))) # (\Instruction[16]~input_o 
// ) ) ) ) # ( !\Reg_file|registers[1][7]~q  & ( \Reg_file|registers[3][7]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[0][7]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[2][7]~q ))))) # 
// (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) ) ) ) # ( \Reg_file|registers[1][7]~q  & ( !\Reg_file|registers[3][7]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[0][7]~q )) # 
// (\Instruction[17]~input_o  & ((\Reg_file|registers[2][7]~q ))))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|registers[1][7]~q  & ( !\Reg_file|registers[3][7]~q  & ( (!\Instruction[16]~input_o  & 
// ((!\Instruction[17]~input_o  & (\Reg_file|registers[0][7]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[2][7]~q ))))) ) ) )

	.dataa(!\Reg_file|registers[0][7]~q ),
	.datab(!\Reg_file|registers[2][7]~q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[1][7]~q ),
	.dataf(!\Reg_file|registers[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[7]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[7]~41 .extended_lut = "off";
defparam \Reg_file|RD1[7]~41 .lut_mask = 64'h50305F30503F5F3F;
defparam \Reg_file|RD1[7]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N21
cyclonev_lcell_comb \Reg_file|RD1[7]~39 (
// Equation(s):
// \Reg_file|RD1[7]~39_combout  = ( \Reg_file|registers[7][7]~q  & ( \Reg_file|registers[4][7]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|registers[5][7]~q ))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o 
// ) # (\Reg_file|registers[6][7]~q )))) ) ) ) # ( !\Reg_file|registers[7][7]~q  & ( \Reg_file|registers[4][7]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|registers[5][7]~q ))) # (\Instruction[17]~input_o  & 
// (((\Reg_file|registers[6][7]~q  & !\Instruction[16]~input_o )))) ) ) ) # ( \Reg_file|registers[7][7]~q  & ( !\Reg_file|registers[4][7]~q  & ( (!\Instruction[17]~input_o  & (\Reg_file|registers[5][7]~q  & ((\Instruction[16]~input_o )))) # 
// (\Instruction[17]~input_o  & (((\Instruction[16]~input_o ) # (\Reg_file|registers[6][7]~q )))) ) ) ) # ( !\Reg_file|registers[7][7]~q  & ( !\Reg_file|registers[4][7]~q  & ( (!\Instruction[17]~input_o  & (\Reg_file|registers[5][7]~q  & 
// ((\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (((\Reg_file|registers[6][7]~q  & !\Instruction[16]~input_o )))) ) ) )

	.dataa(!\Reg_file|registers[5][7]~q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[6][7]~q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|registers[7][7]~q ),
	.dataf(!\Reg_file|registers[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[7]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[7]~39 .extended_lut = "off";
defparam \Reg_file|RD1[7]~39 .lut_mask = 64'h03440377CF44CF77;
defparam \Reg_file|RD1[7]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N15
cyclonev_lcell_comb \Reg_file|RD1[7]~40 (
// Equation(s):
// \Reg_file|RD1[7]~40_combout  = ( \Reg_file|registers[8][7]~q  & ( \Reg_file|registers[9][7]~q  & ( (!\Instruction[17]~input_o ) # ((!\Instruction[16]~input_o  & (\Reg_file|registers[10][7]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[11][7]~q 
// )))) ) ) ) # ( !\Reg_file|registers[8][7]~q  & ( \Reg_file|registers[9][7]~q  & ( (!\Instruction[16]~input_o  & (\Reg_file|registers[10][7]~q  & ((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # 
// (\Reg_file|registers[11][7]~q )))) ) ) ) # ( \Reg_file|registers[8][7]~q  & ( !\Reg_file|registers[9][7]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # (\Reg_file|registers[10][7]~q ))) # (\Instruction[16]~input_o  & 
// (((\Reg_file|registers[11][7]~q  & \Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|registers[8][7]~q  & ( !\Reg_file|registers[9][7]~q  & ( (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[10][7]~q )) # 
// (\Instruction[16]~input_o  & ((\Reg_file|registers[11][7]~q ))))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[10][7]~q ),
	.datac(!\Reg_file|registers[11][7]~q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[8][7]~q ),
	.dataf(!\Reg_file|registers[9][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[7]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[7]~40 .extended_lut = "off";
defparam \Reg_file|RD1[7]~40 .lut_mask = 64'h0027AA275527FF27;
defparam \Reg_file|RD1[7]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N51
cyclonev_lcell_comb \Reg_file|RD1[7]~38 (
// Equation(s):
// \Reg_file|RD1[7]~38_combout  = ( \Reg_file|registers[14][7]~q  & ( \Reg_file|registers[12][7]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & \Reg_file|registers[13][7]~q )) ) ) ) # ( !\Reg_file|registers[14][7]~q  & ( 
// \Reg_file|registers[12][7]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # (\Reg_file|registers[13][7]~q ))) ) ) ) # ( \Reg_file|registers[14][7]~q  & ( !\Reg_file|registers[12][7]~q  & ( (!\Instruction[17]~input_o  & 
// (\Reg_file|registers[13][7]~q  & \Instruction[16]~input_o )) # (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ))) ) ) ) # ( !\Reg_file|registers[14][7]~q  & ( !\Reg_file|registers[12][7]~q  & ( (!\Instruction[17]~input_o  & 
// (\Reg_file|registers[13][7]~q  & \Instruction[16]~input_o )) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|registers[13][7]~q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|registers[14][7]~q ),
	.dataf(!\Reg_file|registers[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[7]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[7]~38 .extended_lut = "off";
defparam \Reg_file|RD1[7]~38 .lut_mask = 64'h000A550AAA0AFF0A;
defparam \Reg_file|RD1[7]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N45
cyclonev_lcell_comb \Reg_file|RD1[7]~42 (
// Equation(s):
// \Reg_file|RD1[7]~42_combout  = ( \Reg_file|RD1[7]~40_combout  & ( \Reg_file|RD1[7]~38_combout  & ( ((!\Instruction[18]~input_o  & (\Reg_file|RD1[7]~41_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[7]~39_combout )))) # (\Instruction[19]~input_o 
// ) ) ) ) # ( !\Reg_file|RD1[7]~40_combout  & ( \Reg_file|RD1[7]~38_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|RD1[7]~41_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[7]~39_combout ))))) # 
// (\Instruction[19]~input_o  & (\Instruction[18]~input_o )) ) ) ) # ( \Reg_file|RD1[7]~40_combout  & ( !\Reg_file|RD1[7]~38_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|RD1[7]~41_combout )) # (\Instruction[18]~input_o 
//  & ((\Reg_file|RD1[7]~39_combout ))))) # (\Instruction[19]~input_o  & (!\Instruction[18]~input_o )) ) ) ) # ( !\Reg_file|RD1[7]~40_combout  & ( !\Reg_file|RD1[7]~38_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & 
// (\Reg_file|RD1[7]~41_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[7]~39_combout ))))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|RD1[7]~41_combout ),
	.datad(!\Reg_file|RD1[7]~39_combout ),
	.datae(!\Reg_file|RD1[7]~40_combout ),
	.dataf(!\Reg_file|RD1[7]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[7]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[7]~42 .extended_lut = "off";
defparam \Reg_file|RD1[7]~42 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Reg_file|RD1[7]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N24
cyclonev_lcell_comb \Reg_file|RD1[7]~43 (
// Equation(s):
// \Reg_file|RD1[7]~43_combout  = ( \Reg_file|RD1[7]~42_combout  & ( \PCPlus8|Add0~13_sumout  ) ) # ( !\Reg_file|RD1[7]~42_combout  & ( \PCPlus8|Add0~13_sumout  & ( \Reg_file|Equal1~0_combout  ) ) ) # ( \Reg_file|RD1[7]~42_combout  & ( 
// !\PCPlus8|Add0~13_sumout  & ( !\Reg_file|Equal1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\Reg_file|RD1[7]~42_combout ),
	.dataf(!\PCPlus8|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[7]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[7]~43 .extended_lut = "off";
defparam \Reg_file|RD1[7]~43 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \Reg_file|RD1[7]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N27
cyclonev_lcell_comb \ALU_ins|Mux24~0 (
// Equation(s):
// \ALU_ins|Mux24~0_combout  = (!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (\ALUSrc_ins|C[7]~11_combout  & \Reg_file|RD1[7]~43_combout )) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & ((\Reg_file|RD1[7]~43_combout ) # (\ALUSrc_ins|C[7]~11_combout 
// )))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datab(gnd),
	.datac(!\ALUSrc_ins|C[7]~11_combout ),
	.datad(!\Reg_file|RD1[7]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux24~0 .extended_lut = "off";
defparam \ALU_ins|Mux24~0 .lut_mask = 64'h055F055F055F055F;
defparam \ALU_ins|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \ALU_ins|Add0~29 (
// Equation(s):
// \ALU_ins|Add0~29_sumout  = SUM(( \Reg_file|RD1[7]~43_combout  ) + ( !\ALUSrc_ins|C[7]~11_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \ALU_ins|Add0~26  ))
// \ALU_ins|Add0~30  = CARRY(( \Reg_file|RD1[7]~43_combout  ) + ( !\ALUSrc_ins|C[7]~11_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \ALU_ins|Add0~26  ))

	.dataa(!\Instruction[26]~input_o ),
	.datab(!\Instruction[27]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\Reg_file|RD1[7]~43_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[7]~11_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~29_sumout ),
	.cout(\ALU_ins|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~29 .extended_lut = "off";
defparam \ALU_ins|Add0~29 .lut_mask = 64'h0000F708000000FF;
defparam \ALU_ins|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N3
cyclonev_lcell_comb \MemToReg|C[7]~7 (
// Equation(s):
// \MemToReg|C[7]~7_combout  = ( \ALU_ins|Add0~29_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((\ALU_ins|Mux24~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[7]~input_o )))) ) ) # ( !\ALU_ins|Add0~29_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ((\ALU_ins|Mux24~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[7]~input_o )))) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datac(!\readData[7]~input_o ),
	.datad(!\ALU_ins|Mux24~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[7]~7 .extended_lut = "off";
defparam \MemToReg|C[7]~7 .lut_mask = 64'h034703478BCF8BCF;
defparam \MemToReg|C[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N17
dffeas \PC_Register|Q[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~21_sumout ),
	.asdata(\MemToReg|C[7]~7_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[7] .is_wysiwyg = "true";
defparam \PC_Register|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N15
cyclonev_lcell_comb \PCPlus4|Add0~21 (
// Equation(s):
// \PCPlus4|Add0~21_sumout  = SUM(( \PC_Register|Q [7] ) + ( GND ) + ( \PCPlus4|Add0~18  ))
// \PCPlus4|Add0~22  = CARRY(( \PC_Register|Q [7] ) + ( GND ) + ( \PCPlus4|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~21_sumout ),
	.cout(\PCPlus4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~21 .extended_lut = "off";
defparam \PCPlus4|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N15
cyclonev_lcell_comb \PCPlus8|Add0~13 (
// Equation(s):
// \PCPlus8|Add0~13_sumout  = SUM(( \PCPlus4|Add0~21_sumout  ) + ( GND ) + ( \PCPlus8|Add0~10  ))
// \PCPlus8|Add0~14  = CARRY(( \PCPlus4|Add0~21_sumout  ) + ( GND ) + ( \PCPlus8|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~13_sumout ),
	.cout(\PCPlus8|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~13 .extended_lut = "off";
defparam \PCPlus8|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N36
cyclonev_lcell_comb \Reg_file|RD2[7]~49 (
// Equation(s):
// \Reg_file|RD2[7]~49_combout  = ( \PCPlus8|Add0~13_sumout  & ( \Reg_file|RD2[7]~48_combout  ) ) # ( !\PCPlus8|Add0~13_sumout  & ( \Reg_file|RD2[7]~48_combout  & ( !\Reg_file|Equal2~0_combout  ) ) ) # ( \PCPlus8|Add0~13_sumout  & ( 
// !\Reg_file|RD2[7]~48_combout  & ( \Reg_file|Equal2~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal2~0_combout ),
	.datad(gnd),
	.datae(!\PCPlus8|Add0~13_sumout ),
	.dataf(!\Reg_file|RD2[7]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[7]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[7]~49 .extended_lut = "off";
defparam \Reg_file|RD2[7]~49 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Reg_file|RD2[7]~49 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \readData[8]~input (
	.i(readData[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[8]~input_o ));
// synopsys translate_off
defparam \readData[8]~input .bus_hold = "false";
defparam \readData[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \Instruction[8]~input (
	.i(Instruction[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[8]~input_o ));
// synopsys translate_off
defparam \Instruction[8]~input .bus_hold = "false";
defparam \Instruction[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N42
cyclonev_lcell_comb \ALUSrc_ins|C[8]~12 (
// Equation(s):
// \ALUSrc_ins|C[8]~12_combout  = ( \Instruction[6]~input_o  & ( (!\Instruction[27]~input_o  & (\Instruction[8]~input_o  & \Instruction[26]~input_o )) # (\Instruction[27]~input_o  & ((!\Instruction[26]~input_o ))) ) ) # ( !\Instruction[6]~input_o  & ( 
// (!\Instruction[27]~input_o  & (\Instruction[8]~input_o  & \Instruction[26]~input_o )) ) )

	.dataa(!\Instruction[27]~input_o ),
	.datab(!\Instruction[8]~input_o ),
	.datac(!\Instruction[26]~input_o ),
	.datad(gnd),
	.datae(!\Instruction[6]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[8]~12 .extended_lut = "off";
defparam \ALUSrc_ins|C[8]~12 .lut_mask = 64'h0202525202025252;
defparam \ALUSrc_ins|C[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N20
dffeas \PC_Register|Q[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~25_sumout ),
	.asdata(\MemToReg|C[8]~8_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[8] .is_wysiwyg = "true";
defparam \PC_Register|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \PCPlus4|Add0~25 (
// Equation(s):
// \PCPlus4|Add0~25_sumout  = SUM(( \PC_Register|Q [8] ) + ( GND ) + ( \PCPlus4|Add0~22  ))
// \PCPlus4|Add0~26  = CARRY(( \PC_Register|Q [8] ) + ( GND ) + ( \PCPlus4|Add0~22  ))

	.dataa(!\PC_Register|Q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~25_sumout ),
	.cout(\PCPlus4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~25 .extended_lut = "off";
defparam \PCPlus4|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N18
cyclonev_lcell_comb \PCPlus8|Add0~17 (
// Equation(s):
// \PCPlus8|Add0~17_sumout  = SUM(( \PCPlus4|Add0~25_sumout  ) + ( GND ) + ( \PCPlus8|Add0~14  ))
// \PCPlus8|Add0~18  = CARRY(( \PCPlus4|Add0~25_sumout  ) + ( GND ) + ( \PCPlus8|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~17_sumout ),
	.cout(\PCPlus8|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~17 .extended_lut = "off";
defparam \PCPlus8|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N57
cyclonev_lcell_comb \ALUSrc_ins|C[8]~13 (
// Equation(s):
// \ALUSrc_ins|C[8]~13_combout  = ( \Reg_file|Equal2~0_combout  & ( \PCPlus8|Add0~17_sumout  & ( (\CU_Inst|inst_Main_Deco|Mux0~0_combout ) # (\ALUSrc_ins|C[8]~12_combout ) ) ) ) # ( !\Reg_file|Equal2~0_combout  & ( \PCPlus8|Add0~17_sumout  & ( 
// ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & \Reg_file|RD2[8]~54_combout )) # (\ALUSrc_ins|C[8]~12_combout ) ) ) ) # ( \Reg_file|Equal2~0_combout  & ( !\PCPlus8|Add0~17_sumout  & ( \ALUSrc_ins|C[8]~12_combout  ) ) ) # ( !\Reg_file|Equal2~0_combout  & ( 
// !\PCPlus8|Add0~17_sumout  & ( ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & \Reg_file|RD2[8]~54_combout )) # (\ALUSrc_ins|C[8]~12_combout ) ) ) )

	.dataa(!\ALUSrc_ins|C[8]~12_combout ),
	.datab(gnd),
	.datac(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datad(!\Reg_file|RD2[8]~54_combout ),
	.datae(!\Reg_file|Equal2~0_combout ),
	.dataf(!\PCPlus8|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[8]~13 .extended_lut = "off";
defparam \ALUSrc_ins|C[8]~13 .lut_mask = 64'h555F5555555F5F5F;
defparam \ALUSrc_ins|C[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N8
dffeas \Reg_file|registers[9][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][8] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N50
dffeas \Reg_file|registers[10][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][8] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N11
dffeas \Reg_file|registers[8][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][8] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N20
dffeas \Reg_file|registers[11][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][8] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N51
cyclonev_lcell_comb \Reg_file|RD1[8]~46 (
// Equation(s):
// \Reg_file|RD1[8]~46_combout  = ( \Reg_file|registers[8][8]~q  & ( \Reg_file|registers[11][8]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # ((\Reg_file|registers[9][8]~q )))) # (\Instruction[17]~input_o  & 
// (((\Reg_file|registers[10][8]~q )) # (\Instruction[16]~input_o ))) ) ) ) # ( !\Reg_file|registers[8][8]~q  & ( \Reg_file|registers[11][8]~q  & ( (!\Instruction[17]~input_o  & (\Instruction[16]~input_o  & (\Reg_file|registers[9][8]~q ))) # 
// (\Instruction[17]~input_o  & (((\Reg_file|registers[10][8]~q )) # (\Instruction[16]~input_o ))) ) ) ) # ( \Reg_file|registers[8][8]~q  & ( !\Reg_file|registers[11][8]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # 
// ((\Reg_file|registers[9][8]~q )))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & ((\Reg_file|registers[10][8]~q )))) ) ) ) # ( !\Reg_file|registers[8][8]~q  & ( !\Reg_file|registers[11][8]~q  & ( (!\Instruction[17]~input_o  & 
// (\Instruction[16]~input_o  & (\Reg_file|registers[9][8]~q ))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & ((\Reg_file|registers[10][8]~q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[9][8]~q ),
	.datad(!\Reg_file|registers[10][8]~q ),
	.datae(!\Reg_file|registers[8][8]~q ),
	.dataf(!\Reg_file|registers[11][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[8]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[8]~46 .extended_lut = "off";
defparam \Reg_file|RD1[8]~46 .lut_mask = 64'h02468ACE13579BDF;
defparam \Reg_file|RD1[8]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N28
dffeas \Reg_file|registers[14][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][8] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \Reg_file|registers[13][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][8] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N41
dffeas \Reg_file|registers[12][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][8] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N9
cyclonev_lcell_comb \Reg_file|RD1[8]~44 (
// Equation(s):
// \Reg_file|RD1[8]~44_combout  = ( \Reg_file|registers[12][8]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[14][8]~q )))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[13][8]~q )))) ) ) # ( !\Reg_file|registers[12][8]~q  & ( (!\Instruction[16]~input_o  & (\Instruction[17]~input_o  & (\Reg_file|registers[14][8]~q ))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[13][8]~q )))) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[14][8]~q ),
	.datad(!\Reg_file|registers[13][8]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[8]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[8]~44 .extended_lut = "off";
defparam \Reg_file|RD1[8]~44 .lut_mask = 64'h024602468ACE8ACE;
defparam \Reg_file|RD1[8]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N38
dffeas \Reg_file|registers[3][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][8] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N52
dffeas \Reg_file|registers[1][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][8] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N26
dffeas \Reg_file|registers[2][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][8] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N27
cyclonev_lcell_comb \Reg_file|RD1[8]~47 (
// Equation(s):
// \Reg_file|RD1[8]~47_combout  = ( \Reg_file|registers[0][8]~q  & ( \Reg_file|registers[2][8]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & ((\Reg_file|registers[1][8]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[3][8]~q 
// ))) ) ) ) # ( !\Reg_file|registers[0][8]~q  & ( \Reg_file|registers[2][8]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[1][8]~q ))) # 
// (\Instruction[17]~input_o  & (\Reg_file|registers[3][8]~q )))) ) ) ) # ( \Reg_file|registers[0][8]~q  & ( !\Reg_file|registers[2][8]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & 
// ((!\Instruction[17]~input_o  & ((\Reg_file|registers[1][8]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[3][8]~q )))) ) ) ) # ( !\Reg_file|registers[0][8]~q  & ( !\Reg_file|registers[2][8]~q  & ( (\Instruction[16]~input_o  & 
// ((!\Instruction[17]~input_o  & ((\Reg_file|registers[1][8]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[3][8]~q )))) ) ) )

	.dataa(!\Reg_file|registers[3][8]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[1][8]~q ),
	.datae(!\Reg_file|registers[0][8]~q ),
	.dataf(!\Reg_file|registers[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[8]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[8]~47 .extended_lut = "off";
defparam \Reg_file|RD1[8]~47 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \Reg_file|RD1[8]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \Reg_file|registers[6][8]~feeder (
// Equation(s):
// \Reg_file|registers[6][8]~feeder_combout  = ( \MemToReg|C[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[6][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[6][8]~feeder .extended_lut = "off";
defparam \Reg_file|registers[6][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N2
dffeas \Reg_file|registers[6][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][8] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \Reg_file|registers[4][8]~feeder (
// Equation(s):
// \Reg_file|registers[4][8]~feeder_combout  = ( \MemToReg|C[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[4][8]~feeder .extended_lut = "off";
defparam \Reg_file|registers[4][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N14
dffeas \Reg_file|registers[4][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][8] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N56
dffeas \Reg_file|registers[5][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][8] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N12
cyclonev_lcell_comb \Reg_file|registers[7][8]~feeder (
// Equation(s):
// \Reg_file|registers[7][8]~feeder_combout  = ( \MemToReg|C[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[7][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[7][8]~feeder .extended_lut = "off";
defparam \Reg_file|registers[7][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[7][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N14
dffeas \Reg_file|registers[7][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][8] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \Reg_file|RD1[8]~45 (
// Equation(s):
// \Reg_file|RD1[8]~45_combout  = ( \Reg_file|registers[5][8]~q  & ( \Reg_file|registers[7][8]~q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|registers[4][8]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[6][8]~q ))) # (\Instruction[16]~input_o 
// ) ) ) ) # ( !\Reg_file|registers[5][8]~q  & ( \Reg_file|registers[7][8]~q  & ( (!\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & ((\Reg_file|registers[4][8]~q )))) # (\Instruction[17]~input_o  & (((\Reg_file|registers[6][8]~q )) # 
// (\Instruction[16]~input_o ))) ) ) ) # ( \Reg_file|registers[5][8]~q  & ( !\Reg_file|registers[7][8]~q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|registers[4][8]~q )) # (\Instruction[16]~input_o ))) # (\Instruction[17]~input_o  & 
// (!\Instruction[16]~input_o  & (\Reg_file|registers[6][8]~q ))) ) ) ) # ( !\Reg_file|registers[5][8]~q  & ( !\Reg_file|registers[7][8]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[4][8]~q ))) # 
// (\Instruction[17]~input_o  & (\Reg_file|registers[6][8]~q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[6][8]~q ),
	.datad(!\Reg_file|registers[4][8]~q ),
	.datae(!\Reg_file|registers[5][8]~q ),
	.dataf(!\Reg_file|registers[7][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[8]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[8]~45 .extended_lut = "off";
defparam \Reg_file|RD1[8]~45 .lut_mask = 64'h048C26AE159D37BF;
defparam \Reg_file|RD1[8]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N21
cyclonev_lcell_comb \Reg_file|RD1[8]~48 (
// Equation(s):
// \Reg_file|RD1[8]~48_combout  = ( \Reg_file|RD1[8]~47_combout  & ( \Reg_file|RD1[8]~45_combout  & ( (!\Instruction[19]~input_o ) # ((!\Instruction[18]~input_o  & (\Reg_file|RD1[8]~46_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[8]~44_combout 
// )))) ) ) ) # ( !\Reg_file|RD1[8]~47_combout  & ( \Reg_file|RD1[8]~45_combout  & ( (!\Instruction[19]~input_o  & (\Instruction[18]~input_o )) # (\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|RD1[8]~46_combout )) # 
// (\Instruction[18]~input_o  & ((\Reg_file|RD1[8]~44_combout ))))) ) ) ) # ( \Reg_file|RD1[8]~47_combout  & ( !\Reg_file|RD1[8]~45_combout  & ( (!\Instruction[19]~input_o  & (!\Instruction[18]~input_o )) # (\Instruction[19]~input_o  & 
// ((!\Instruction[18]~input_o  & (\Reg_file|RD1[8]~46_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[8]~44_combout ))))) ) ) ) # ( !\Reg_file|RD1[8]~47_combout  & ( !\Reg_file|RD1[8]~45_combout  & ( (\Instruction[19]~input_o  & 
// ((!\Instruction[18]~input_o  & (\Reg_file|RD1[8]~46_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[8]~44_combout ))))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|RD1[8]~46_combout ),
	.datad(!\Reg_file|RD1[8]~44_combout ),
	.datae(!\Reg_file|RD1[8]~47_combout ),
	.dataf(!\Reg_file|RD1[8]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[8]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[8]~48 .extended_lut = "off";
defparam \Reg_file|RD1[8]~48 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Reg_file|RD1[8]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N15
cyclonev_lcell_comb \Reg_file|RD1[8]~49 (
// Equation(s):
// \Reg_file|RD1[8]~49_combout  = ( \Reg_file|RD1[8]~48_combout  & ( \PCPlus8|Add0~17_sumout  ) ) # ( !\Reg_file|RD1[8]~48_combout  & ( \PCPlus8|Add0~17_sumout  & ( \Reg_file|Equal1~0_combout  ) ) ) # ( \Reg_file|RD1[8]~48_combout  & ( 
// !\PCPlus8|Add0~17_sumout  & ( !\Reg_file|Equal1~0_combout  ) ) )

	.dataa(!\Reg_file|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Reg_file|RD1[8]~48_combout ),
	.dataf(!\PCPlus8|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[8]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[8]~49 .extended_lut = "off";
defparam \Reg_file|RD1[8]~49 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \Reg_file|RD1[8]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N27
cyclonev_lcell_comb \ALU_ins|Mux23~0 (
// Equation(s):
// \ALU_ins|Mux23~0_combout  = ( \Reg_file|RD1[8]~49_combout  & ( (\ALUSrc_ins|C[8]~13_combout ) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) ) # ( !\Reg_file|RD1[8]~49_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// \ALUSrc_ins|C[8]~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datad(!\ALUSrc_ins|C[8]~13_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[8]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux23~0 .extended_lut = "off";
defparam \ALU_ins|Mux23~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \ALU_ins|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N57
cyclonev_lcell_comb \ALU_ins|Add0~33 (
// Equation(s):
// \ALU_ins|Add0~33_sumout  = SUM(( !\ALUSrc_ins|C[8]~13_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \Reg_file|RD1[8]~49_combout  ) + ( \ALU_ins|Add0~30  ))
// \ALU_ins|Add0~34  = CARRY(( !\ALUSrc_ins|C[8]~13_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[27]~input_o )) # (\Instruction[26]~input_o ))) ) + ( \Reg_file|RD1[8]~49_combout  ) + ( \ALU_ins|Add0~30  ))

	.dataa(!\Instruction[26]~input_o ),
	.datab(!\Instruction[27]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\ALUSrc_ins|C[8]~13_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[8]~49_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~33_sumout ),
	.cout(\ALU_ins|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~33 .extended_lut = "off";
defparam \ALU_ins|Add0~33 .lut_mask = 64'h0000FF00000008F7;
defparam \ALU_ins|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N51
cyclonev_lcell_comb \MemToReg|C[8]~8 (
// Equation(s):
// \MemToReg|C[8]~8_combout  = ( \ALU_ins|Mux23~0_combout  & ( \ALU_ins|Add0~33_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) # (\readData[8]~input_o ) ) ) ) # ( !\ALU_ins|Mux23~0_combout  & ( \ALU_ins|Add0~33_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout )) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((\readData[8]~input_o ))) ) ) ) # ( \ALU_ins|Mux23~0_combout  & ( !\ALU_ins|Add0~33_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout )) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((\readData[8]~input_o ))) ) ) ) # ( !\ALU_ins|Mux23~0_combout  & ( !\ALU_ins|Add0~33_sumout  & ( 
// (\readData[8]~input_o  & \CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(gnd),
	.datac(!\readData[8]~input_o ),
	.datad(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datae(!\ALU_ins|Mux23~0_combout ),
	.dataf(!\ALU_ins|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[8]~8 .extended_lut = "off";
defparam \MemToReg|C[8]~8 .lut_mask = 64'h000F550FAA0FFF0F;
defparam \MemToReg|C[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N34
dffeas \Reg_file|registers[0][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][8] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N39
cyclonev_lcell_comb \Reg_file|RD2[8]~52 (
// Equation(s):
// \Reg_file|RD2[8]~52_combout  = ( \Reg_file|registers[3][8]~q  & ( \Reg_file|registers[2][8]~q  & ( ((!\Instruction[12]~input_o  & (\Reg_file|registers[0][8]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[1][8]~q )))) # (\Instruction[13]~input_o 
// ) ) ) ) # ( !\Reg_file|registers[3][8]~q  & ( \Reg_file|registers[2][8]~q  & ( (!\Instruction[12]~input_o  & (((\Reg_file|registers[0][8]~q )) # (\Instruction[13]~input_o ))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & 
// ((\Reg_file|registers[1][8]~q )))) ) ) ) # ( \Reg_file|registers[3][8]~q  & ( !\Reg_file|registers[2][8]~q  & ( (!\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & (\Reg_file|registers[0][8]~q ))) # (\Instruction[12]~input_o  & 
// (((\Reg_file|registers[1][8]~q )) # (\Instruction[13]~input_o ))) ) ) ) # ( !\Reg_file|registers[3][8]~q  & ( !\Reg_file|registers[2][8]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & (\Reg_file|registers[0][8]~q )) # 
// (\Instruction[12]~input_o  & ((\Reg_file|registers[1][8]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[0][8]~q ),
	.datad(!\Reg_file|registers[1][8]~q ),
	.datae(!\Reg_file|registers[3][8]~q ),
	.dataf(!\Reg_file|registers[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[8]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[8]~52 .extended_lut = "off";
defparam \Reg_file|RD2[8]~52 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Reg_file|RD2[8]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N27
cyclonev_lcell_comb \Reg_file|RD2[8]~51 (
// Equation(s):
// \Reg_file|RD2[8]~51_combout  = ( \Reg_file|registers[12][8]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o ) # ((\Reg_file|registers[13][8]~q )))) # (\Instruction[13]~input_o  & (!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[14][8]~q )))) ) ) # ( !\Reg_file|registers[12][8]~q  & ( (!\Instruction[13]~input_o  & (\Instruction[12]~input_o  & (\Reg_file|registers[13][8]~q ))) # (\Instruction[13]~input_o  & (!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[14][8]~q )))) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Reg_file|registers[13][8]~q ),
	.datad(!\Reg_file|registers[14][8]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[8]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[8]~51 .extended_lut = "off";
defparam \Reg_file|RD2[8]~51 .lut_mask = 64'h024602468ACE8ACE;
defparam \Reg_file|RD2[8]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N21
cyclonev_lcell_comb \Reg_file|RD2[8]~50 (
// Equation(s):
// \Reg_file|RD2[8]~50_combout  = ( \Reg_file|registers[8][8]~q  & ( \Reg_file|registers[11][8]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )) # (\Reg_file|registers[9][8]~q ))) # (\Instruction[13]~input_o  & 
// (((\Reg_file|registers[10][8]~q ) # (\Instruction[12]~input_o )))) ) ) ) # ( !\Reg_file|registers[8][8]~q  & ( \Reg_file|registers[11][8]~q  & ( (!\Instruction[13]~input_o  & (\Reg_file|registers[9][8]~q  & (\Instruction[12]~input_o ))) # 
// (\Instruction[13]~input_o  & (((\Reg_file|registers[10][8]~q ) # (\Instruction[12]~input_o )))) ) ) ) # ( \Reg_file|registers[8][8]~q  & ( !\Reg_file|registers[11][8]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )) # 
// (\Reg_file|registers[9][8]~q ))) # (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o  & \Reg_file|registers[10][8]~q )))) ) ) ) # ( !\Reg_file|registers[8][8]~q  & ( !\Reg_file|registers[11][8]~q  & ( (!\Instruction[13]~input_o  & 
// (\Reg_file|registers[9][8]~q  & (\Instruction[12]~input_o ))) # (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o  & \Reg_file|registers[10][8]~q )))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Reg_file|registers[9][8]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[10][8]~q ),
	.datae(!\Reg_file|registers[8][8]~q ),
	.dataf(!\Reg_file|registers[11][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[8]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[8]~50 .extended_lut = "off";
defparam \Reg_file|RD2[8]~50 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Reg_file|RD2[8]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \Reg_file|RD2[8]~53 (
// Equation(s):
// \Reg_file|RD2[8]~53_combout  = ( \Reg_file|registers[5][8]~q  & ( \Reg_file|registers[7][8]~q  & ( ((!\Instruction[13]~input_o  & ((\Reg_file|registers[4][8]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[6][8]~q ))) # (\Instruction[12]~input_o 
// ) ) ) ) # ( !\Reg_file|registers[5][8]~q  & ( \Reg_file|registers[7][8]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[4][8]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[6][8]~q )))) # 
// (\Instruction[12]~input_o  & (((\Instruction[13]~input_o )))) ) ) ) # ( \Reg_file|registers[5][8]~q  & ( !\Reg_file|registers[7][8]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[4][8]~q ))) # 
// (\Instruction[13]~input_o  & (\Reg_file|registers[6][8]~q )))) # (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )))) ) ) ) # ( !\Reg_file|registers[5][8]~q  & ( !\Reg_file|registers[7][8]~q  & ( (!\Instruction[12]~input_o  & 
// ((!\Instruction[13]~input_o  & ((\Reg_file|registers[4][8]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[6][8]~q )))) ) ) )

	.dataa(!\Reg_file|registers[6][8]~q ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[4][8]~q ),
	.datae(!\Reg_file|registers[5][8]~q ),
	.dataf(!\Reg_file|registers[7][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[8]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[8]~53 .extended_lut = "off";
defparam \Reg_file|RD2[8]~53 .lut_mask = 64'h04C434F407C737F7;
defparam \Reg_file|RD2[8]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N45
cyclonev_lcell_comb \Reg_file|RD2[8]~54 (
// Equation(s):
// \Reg_file|RD2[8]~54_combout  = ( \Reg_file|RD2[8]~50_combout  & ( \Reg_file|RD2[8]~53_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|RD2[8]~52_combout )) # (\Instruction[15]~input_o ))) # (\Instruction[14]~input_o  & ((!\Instruction[15]~input_o ) 
// # ((\Reg_file|RD2[8]~51_combout )))) ) ) ) # ( !\Reg_file|RD2[8]~50_combout  & ( \Reg_file|RD2[8]~53_combout  & ( (!\Instruction[14]~input_o  & (!\Instruction[15]~input_o  & (\Reg_file|RD2[8]~52_combout ))) # (\Instruction[14]~input_o  & 
// ((!\Instruction[15]~input_o ) # ((\Reg_file|RD2[8]~51_combout )))) ) ) ) # ( \Reg_file|RD2[8]~50_combout  & ( !\Reg_file|RD2[8]~53_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|RD2[8]~52_combout )) # (\Instruction[15]~input_o ))) # 
// (\Instruction[14]~input_o  & (\Instruction[15]~input_o  & ((\Reg_file|RD2[8]~51_combout )))) ) ) ) # ( !\Reg_file|RD2[8]~50_combout  & ( !\Reg_file|RD2[8]~53_combout  & ( (!\Instruction[14]~input_o  & (!\Instruction[15]~input_o  & 
// (\Reg_file|RD2[8]~52_combout ))) # (\Instruction[14]~input_o  & (\Instruction[15]~input_o  & ((\Reg_file|RD2[8]~51_combout )))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\Reg_file|RD2[8]~52_combout ),
	.datad(!\Reg_file|RD2[8]~51_combout ),
	.datae(!\Reg_file|RD2[8]~50_combout ),
	.dataf(!\Reg_file|RD2[8]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[8]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[8]~54 .extended_lut = "off";
defparam \Reg_file|RD2[8]~54 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Reg_file|RD2[8]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N3
cyclonev_lcell_comb \Reg_file|RD2[8]~55 (
// Equation(s):
// \Reg_file|RD2[8]~55_combout  = ( \PCPlus8|Add0~17_sumout  & ( (\Reg_file|RD2[8]~54_combout ) # (\Reg_file|Equal2~0_combout ) ) ) # ( !\PCPlus8|Add0~17_sumout  & ( (!\Reg_file|Equal2~0_combout  & \Reg_file|RD2[8]~54_combout ) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(gnd),
	.datac(!\Reg_file|RD2[8]~54_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[8]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[8]~55 .extended_lut = "off";
defparam \Reg_file|RD2[8]~55 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Reg_file|RD2[8]~55 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \readData[9]~input (
	.i(readData[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[9]~input_o ));
// synopsys translate_off
defparam \readData[9]~input .bus_hold = "false";
defparam \readData[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \Instruction[9]~input (
	.i(Instruction[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[9]~input_o ));
// synopsys translate_off
defparam \Instruction[9]~input .bus_hold = "false";
defparam \Instruction[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N12
cyclonev_lcell_comb \ALUSrc_ins|C[9]~14 (
// Equation(s):
// \ALUSrc_ins|C[9]~14_combout  = ( \Instruction[26]~input_o  & ( (!\Instruction[27]~input_o  & \Instruction[9]~input_o ) ) ) # ( !\Instruction[26]~input_o  & ( (\Instruction[7]~input_o  & \Instruction[27]~input_o ) ) )

	.dataa(!\Instruction[7]~input_o ),
	.datab(!\Instruction[27]~input_o ),
	.datac(!\Instruction[9]~input_o ),
	.datad(gnd),
	.datae(!\Instruction[26]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[9]~14 .extended_lut = "off";
defparam \ALUSrc_ins|C[9]~14 .lut_mask = 64'h11110C0C11110C0C;
defparam \ALUSrc_ins|C[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N14
dffeas \Reg_file|registers[10][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][9] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N46
dffeas \Reg_file|registers[8][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][9] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N17
dffeas \Reg_file|registers[11][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][9] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N35
dffeas \Reg_file|registers[9][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][9] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \Reg_file|RD2[9]~56 (
// Equation(s):
// \Reg_file|RD2[9]~56_combout  = ( \Reg_file|registers[11][9]~q  & ( \Reg_file|registers[9][9]~q  & ( ((!\Instruction[13]~input_o  & ((\Reg_file|registers[8][9]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[10][9]~q ))) # 
// (\Instruction[12]~input_o ) ) ) ) # ( !\Reg_file|registers[11][9]~q  & ( \Reg_file|registers[9][9]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[8][9]~q ))) # (\Instruction[13]~input_o  & 
// (\Reg_file|registers[10][9]~q )))) # (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )))) ) ) ) # ( \Reg_file|registers[11][9]~q  & ( !\Reg_file|registers[9][9]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// ((\Reg_file|registers[8][9]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[10][9]~q )))) # (\Instruction[12]~input_o  & (((\Instruction[13]~input_o )))) ) ) ) # ( !\Reg_file|registers[11][9]~q  & ( !\Reg_file|registers[9][9]~q  & ( 
// (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[8][9]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[10][9]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[10][9]~q ),
	.datac(!\Reg_file|registers[8][9]~q ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[11][9]~q ),
	.dataf(!\Reg_file|registers[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[9]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[9]~56 .extended_lut = "off";
defparam \Reg_file|RD2[9]~56 .lut_mask = 64'h0A220A775F225F77;
defparam \Reg_file|RD2[9]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N11
dffeas \Reg_file|registers[6][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][9] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N8
dffeas \Reg_file|registers[7][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][9] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N16
dffeas \Reg_file|registers[4][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][9] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N20
dffeas \Reg_file|registers[5][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][9] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \Reg_file|RD2[9]~59 (
// Equation(s):
// \Reg_file|RD2[9]~59_combout  = ( \Reg_file|registers[4][9]~q  & ( \Reg_file|registers[5][9]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & (\Reg_file|registers[6][9]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[7][9]~q 
// )))) ) ) ) # ( !\Reg_file|registers[4][9]~q  & ( \Reg_file|registers[5][9]~q  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[6][9]~q  & ((\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # 
// (\Reg_file|registers[7][9]~q )))) ) ) ) # ( \Reg_file|registers[4][9]~q  & ( !\Reg_file|registers[5][9]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )) # (\Reg_file|registers[6][9]~q ))) # (\Instruction[12]~input_o  & 
// (((\Reg_file|registers[7][9]~q  & \Instruction[13]~input_o )))) ) ) ) # ( !\Reg_file|registers[4][9]~q  & ( !\Reg_file|registers[5][9]~q  & ( (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & (\Reg_file|registers[6][9]~q )) # 
// (\Instruction[12]~input_o  & ((\Reg_file|registers[7][9]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[6][9]~q ),
	.datac(!\Reg_file|registers[7][9]~q ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[4][9]~q ),
	.dataf(!\Reg_file|registers[5][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[9]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[9]~59 .extended_lut = "off";
defparam \Reg_file|RD2[9]~59 .lut_mask = 64'h0027AA275527FF27;
defparam \Reg_file|RD2[9]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N11
dffeas \Reg_file|registers[13][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][9] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N26
dffeas \Reg_file|registers[14][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][9] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N59
dffeas \Reg_file|registers[12][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][9] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N24
cyclonev_lcell_comb \Reg_file|RD2[9]~57 (
// Equation(s):
// \Reg_file|RD2[9]~57_combout  = ( \Reg_file|registers[12][9]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[14][9]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & (\Reg_file|registers[13][9]~q 
// ))) ) ) # ( !\Reg_file|registers[12][9]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o  & ((\Reg_file|registers[14][9]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & (\Reg_file|registers[13][9]~q ))) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[13][9]~q ),
	.datad(!\Reg_file|registers[14][9]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[9]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[9]~57 .extended_lut = "off";
defparam \Reg_file|RD2[9]~57 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file|RD2[9]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N48
cyclonev_lcell_comb \Reg_file|registers[1][9]~feeder (
// Equation(s):
// \Reg_file|registers[1][9]~feeder_combout  = ( \MemToReg|C[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[1][9]~feeder .extended_lut = "off";
defparam \Reg_file|registers[1][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N49
dffeas \Reg_file|registers[1][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][9] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N38
dffeas \Reg_file|registers[3][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][9] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N17
dffeas \Reg_file|registers[0][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][9] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N35
dffeas \Reg_file|registers[2][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][9] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N45
cyclonev_lcell_comb \Reg_file|RD2[9]~58 (
// Equation(s):
// \Reg_file|RD2[9]~58_combout  = ( \Reg_file|registers[0][9]~q  & ( \Reg_file|registers[2][9]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & (\Reg_file|registers[1][9]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[3][9]~q 
// )))) ) ) ) # ( !\Reg_file|registers[0][9]~q  & ( \Reg_file|registers[2][9]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[1][9]~q )) # 
// (\Instruction[13]~input_o  & ((\Reg_file|registers[3][9]~q ))))) ) ) ) # ( \Reg_file|registers[0][9]~q  & ( !\Reg_file|registers[2][9]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & 
// ((!\Instruction[13]~input_o  & (\Reg_file|registers[1][9]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[3][9]~q ))))) ) ) ) # ( !\Reg_file|registers[0][9]~q  & ( !\Reg_file|registers[2][9]~q  & ( (\Instruction[12]~input_o  & 
// ((!\Instruction[13]~input_o  & (\Reg_file|registers[1][9]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[3][9]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[1][9]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[3][9]~q ),
	.datae(!\Reg_file|registers[0][9]~q ),
	.dataf(!\Reg_file|registers[2][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[9]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[9]~58 .extended_lut = "off";
defparam \Reg_file|RD2[9]~58 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Reg_file|RD2[9]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N57
cyclonev_lcell_comb \Reg_file|RD2[9]~60 (
// Equation(s):
// \Reg_file|RD2[9]~60_combout  = ( \Reg_file|RD2[9]~57_combout  & ( \Reg_file|RD2[9]~58_combout  & ( (!\Instruction[15]~input_o  & ((!\Instruction[14]~input_o ) # ((\Reg_file|RD2[9]~59_combout )))) # (\Instruction[15]~input_o  & 
// (((\Reg_file|RD2[9]~56_combout )) # (\Instruction[14]~input_o ))) ) ) ) # ( !\Reg_file|RD2[9]~57_combout  & ( \Reg_file|RD2[9]~58_combout  & ( (!\Instruction[15]~input_o  & ((!\Instruction[14]~input_o ) # ((\Reg_file|RD2[9]~59_combout )))) # 
// (\Instruction[15]~input_o  & (!\Instruction[14]~input_o  & (\Reg_file|RD2[9]~56_combout ))) ) ) ) # ( \Reg_file|RD2[9]~57_combout  & ( !\Reg_file|RD2[9]~58_combout  & ( (!\Instruction[15]~input_o  & (\Instruction[14]~input_o  & 
// ((\Reg_file|RD2[9]~59_combout )))) # (\Instruction[15]~input_o  & (((\Reg_file|RD2[9]~56_combout )) # (\Instruction[14]~input_o ))) ) ) ) # ( !\Reg_file|RD2[9]~57_combout  & ( !\Reg_file|RD2[9]~58_combout  & ( (!\Instruction[15]~input_o  & 
// (\Instruction[14]~input_o  & ((\Reg_file|RD2[9]~59_combout )))) # (\Instruction[15]~input_o  & (!\Instruction[14]~input_o  & (\Reg_file|RD2[9]~56_combout ))) ) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Reg_file|RD2[9]~56_combout ),
	.datad(!\Reg_file|RD2[9]~59_combout ),
	.datae(!\Reg_file|RD2[9]~57_combout ),
	.dataf(!\Reg_file|RD2[9]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[9]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[9]~60 .extended_lut = "off";
defparam \Reg_file|RD2[9]~60 .lut_mask = 64'h042615378CAE9DBF;
defparam \Reg_file|RD2[9]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N54
cyclonev_lcell_comb \ALUSrc_ins|C[9]~15 (
// Equation(s):
// \ALUSrc_ins|C[9]~15_combout  = ( \PCPlus8|Add0~21_sumout  & ( ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Reg_file|RD2[9]~60_combout ) # (\Reg_file|Equal2~0_combout )))) # (\ALUSrc_ins|C[9]~14_combout ) ) ) # ( !\PCPlus8|Add0~21_sumout  & ( 
// ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (!\Reg_file|Equal2~0_combout  & \Reg_file|RD2[9]~60_combout ))) # (\ALUSrc_ins|C[9]~14_combout ) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\ALUSrc_ins|C[9]~14_combout ),
	.datad(!\Reg_file|RD2[9]~60_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[9]~15 .extended_lut = "off";
defparam \ALUSrc_ins|C[9]~15 .lut_mask = 64'h0F4F0F4F1F5F1F5F;
defparam \ALUSrc_ins|C[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N12
cyclonev_lcell_comb \Reg_file|RD1[9]~50 (
// Equation(s):
// \Reg_file|RD1[9]~50_combout  = ( \Instruction[16]~input_o  & ( \Reg_file|registers[13][9]~q  & ( !\Instruction[17]~input_o  ) ) ) # ( !\Instruction[16]~input_o  & ( \Reg_file|registers[13][9]~q  & ( (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[12][9]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[14][9]~q )) ) ) ) # ( !\Instruction[16]~input_o  & ( !\Reg_file|registers[13][9]~q  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[12][9]~q ))) # 
// (\Instruction[17]~input_o  & (\Reg_file|registers[14][9]~q )) ) ) )

	.dataa(gnd),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[14][9]~q ),
	.datad(!\Reg_file|registers[12][9]~q ),
	.datae(!\Instruction[16]~input_o ),
	.dataf(!\Reg_file|registers[13][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[9]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[9]~50 .extended_lut = "off";
defparam \Reg_file|RD1[9]~50 .lut_mask = 64'h03CF000003CFCCCC;
defparam \Reg_file|RD1[9]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N45
cyclonev_lcell_comb \Reg_file|RD1[9]~52 (
// Equation(s):
// \Reg_file|RD1[9]~52_combout  = ( \Reg_file|registers[11][9]~q  & ( \Reg_file|registers[9][9]~q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|registers[8][9]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[10][9]~q ))) # 
// (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|registers[11][9]~q  & ( \Reg_file|registers[9][9]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[8][9]~q ))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[10][9]~q )))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( \Reg_file|registers[11][9]~q  & ( !\Reg_file|registers[9][9]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[8][9]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[10][9]~q )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|registers[11][9]~q  & ( !\Reg_file|registers[9][9]~q  & ( 
// (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[8][9]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[10][9]~q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[10][9]~q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[8][9]~q ),
	.datae(!\Reg_file|registers[11][9]~q ),
	.dataf(!\Reg_file|registers[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[9]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[9]~52 .extended_lut = "off";
defparam \Reg_file|RD1[9]~52 .lut_mask = 64'h02A207A752F257F7;
defparam \Reg_file|RD1[9]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N57
cyclonev_lcell_comb \Reg_file|RD1[9]~53 (
// Equation(s):
// \Reg_file|RD1[9]~53_combout  = ( \Reg_file|registers[0][9]~q  & ( \Reg_file|registers[2][9]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & ((\Reg_file|registers[1][9]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[3][9]~q 
// ))) ) ) ) # ( !\Reg_file|registers[0][9]~q  & ( \Reg_file|registers[2][9]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[1][9]~q ))) # 
// (\Instruction[17]~input_o  & (\Reg_file|registers[3][9]~q )))) ) ) ) # ( \Reg_file|registers[0][9]~q  & ( !\Reg_file|registers[2][9]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & 
// ((!\Instruction[17]~input_o  & ((\Reg_file|registers[1][9]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[3][9]~q )))) ) ) ) # ( !\Reg_file|registers[0][9]~q  & ( !\Reg_file|registers[2][9]~q  & ( (\Instruction[16]~input_o  & 
// ((!\Instruction[17]~input_o  & ((\Reg_file|registers[1][9]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[3][9]~q )))) ) ) )

	.dataa(!\Reg_file|registers[3][9]~q ),
	.datab(!\Reg_file|registers[1][9]~q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[0][9]~q ),
	.dataf(!\Reg_file|registers[2][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[9]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[9]~53 .extended_lut = "off";
defparam \Reg_file|RD1[9]~53 .lut_mask = 64'h0305F30503F5F3F5;
defparam \Reg_file|RD1[9]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N21
cyclonev_lcell_comb \Reg_file|RD1[9]~51 (
// Equation(s):
// \Reg_file|RD1[9]~51_combout  = ( \Reg_file|registers[7][9]~q  & ( \Reg_file|registers[6][9]~q  & ( ((!\Instruction[16]~input_o  & ((\Reg_file|registers[4][9]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[5][9]~q ))) # (\Instruction[17]~input_o 
// ) ) ) ) # ( !\Reg_file|registers[7][9]~q  & ( \Reg_file|registers[6][9]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|registers[4][9]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[5][9]~q )))) # 
// (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )))) ) ) ) # ( \Reg_file|registers[7][9]~q  & ( !\Reg_file|registers[6][9]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & ((\Reg_file|registers[4][9]~q ))) # 
// (\Instruction[16]~input_o  & (\Reg_file|registers[5][9]~q )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )))) ) ) ) # ( !\Reg_file|registers[7][9]~q  & ( !\Reg_file|registers[6][9]~q  & ( (!\Instruction[17]~input_o  & 
// ((!\Instruction[16]~input_o  & ((\Reg_file|registers[4][9]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[5][9]~q )))) ) ) )

	.dataa(!\Reg_file|registers[5][9]~q ),
	.datab(!\Reg_file|registers[4][9]~q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|registers[7][9]~q ),
	.dataf(!\Reg_file|registers[6][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[9]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[9]~51 .extended_lut = "off";
defparam \Reg_file|RD1[9]~51 .lut_mask = 64'h3050305F3F503F5F;
defparam \Reg_file|RD1[9]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N21
cyclonev_lcell_comb \Reg_file|RD1[9]~54 (
// Equation(s):
// \Reg_file|RD1[9]~54_combout  = ( \Reg_file|RD1[9]~53_combout  & ( \Reg_file|RD1[9]~51_combout  & ( (!\Instruction[19]~input_o ) # ((!\Instruction[18]~input_o  & ((\Reg_file|RD1[9]~52_combout ))) # (\Instruction[18]~input_o  & (\Reg_file|RD1[9]~50_combout 
// ))) ) ) ) # ( !\Reg_file|RD1[9]~53_combout  & ( \Reg_file|RD1[9]~51_combout  & ( (!\Instruction[18]~input_o  & (\Instruction[19]~input_o  & ((\Reg_file|RD1[9]~52_combout )))) # (\Instruction[18]~input_o  & ((!\Instruction[19]~input_o ) # 
// ((\Reg_file|RD1[9]~50_combout )))) ) ) ) # ( \Reg_file|RD1[9]~53_combout  & ( !\Reg_file|RD1[9]~51_combout  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o ) # ((\Reg_file|RD1[9]~52_combout )))) # (\Instruction[18]~input_o  & 
// (\Instruction[19]~input_o  & (\Reg_file|RD1[9]~50_combout ))) ) ) ) # ( !\Reg_file|RD1[9]~53_combout  & ( !\Reg_file|RD1[9]~51_combout  & ( (\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|RD1[9]~52_combout ))) # 
// (\Instruction[18]~input_o  & (\Reg_file|RD1[9]~50_combout )))) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|RD1[9]~50_combout ),
	.datad(!\Reg_file|RD1[9]~52_combout ),
	.datae(!\Reg_file|RD1[9]~53_combout ),
	.dataf(!\Reg_file|RD1[9]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[9]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[9]~54 .extended_lut = "off";
defparam \Reg_file|RD1[9]~54 .lut_mask = 64'h012389AB4567CDEF;
defparam \Reg_file|RD1[9]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N48
cyclonev_lcell_comb \Reg_file|RD1[9]~55 (
// Equation(s):
// \Reg_file|RD1[9]~55_combout  = ( \Reg_file|RD1[9]~54_combout  & ( \PCPlus8|Add0~21_sumout  ) ) # ( !\Reg_file|RD1[9]~54_combout  & ( \PCPlus8|Add0~21_sumout  & ( \Reg_file|Equal1~0_combout  ) ) ) # ( \Reg_file|RD1[9]~54_combout  & ( 
// !\PCPlus8|Add0~21_sumout  & ( !\Reg_file|Equal1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\Reg_file|RD1[9]~54_combout ),
	.dataf(!\PCPlus8|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[9]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[9]~55 .extended_lut = "off";
defparam \Reg_file|RD1[9]~55 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \Reg_file|RD1[9]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \ALU_ins|Mux22~0 (
// Equation(s):
// \ALU_ins|Mux22~0_combout  = ( \Reg_file|RD1[9]~55_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) # (\ALUSrc_ins|C[9]~15_combout ) ) ) # ( !\Reg_file|RD1[9]~55_combout  & ( (\ALUSrc_ins|C[9]~15_combout  & 
// \CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUSrc_ins|C[9]~15_combout ),
	.datad(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[9]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux22~0 .extended_lut = "off";
defparam \ALU_ins|Mux22~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \ALU_ins|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \ALU_ins|Add0~37 (
// Equation(s):
// \ALU_ins|Add0~37_sumout  = SUM(( !\ALUSrc_ins|C[9]~15_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \Reg_file|RD1[9]~55_combout  ) + ( \ALU_ins|Add0~34  ))
// \ALU_ins|Add0~38  = CARRY(( !\ALUSrc_ins|C[9]~15_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \Reg_file|RD1[9]~55_combout  ) + ( \ALU_ins|Add0~34  ))

	.dataa(!\Instruction[27]~input_o ),
	.datab(!\Instruction[26]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\ALUSrc_ins|C[9]~15_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[9]~55_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~37_sumout ),
	.cout(\ALU_ins|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~37 .extended_lut = "off";
defparam \ALU_ins|Add0~37 .lut_mask = 64'h0000FF00000008F7;
defparam \ALU_ins|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N57
cyclonev_lcell_comb \MemToReg|C[9]~9 (
// Equation(s):
// \MemToReg|C[9]~9_combout  = ( \ALU_ins|Mux22~0_combout  & ( \ALU_ins|Add0~37_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) # (\readData[9]~input_o ) ) ) ) # ( !\ALU_ins|Mux22~0_combout  & ( \ALU_ins|Add0~37_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout )) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((\readData[9]~input_o ))) ) ) ) # ( \ALU_ins|Mux22~0_combout  & ( !\ALU_ins|Add0~37_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout )) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((\readData[9]~input_o ))) ) ) ) # ( !\ALU_ins|Mux22~0_combout  & ( !\ALU_ins|Add0~37_sumout  & ( 
// (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & \readData[9]~input_o ) ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datac(!\readData[9]~input_o ),
	.datad(gnd),
	.datae(!\ALU_ins|Mux22~0_combout ),
	.dataf(!\ALU_ins|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[9]~9 .extended_lut = "off";
defparam \MemToReg|C[9]~9 .lut_mask = 64'h030347478B8BCFCF;
defparam \MemToReg|C[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N23
dffeas \PC_Register|Q[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~29_sumout ),
	.asdata(\MemToReg|C[9]~9_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[9] .is_wysiwyg = "true";
defparam \PC_Register|Q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N21
cyclonev_lcell_comb \PCPlus4|Add0~29 (
// Equation(s):
// \PCPlus4|Add0~29_sumout  = SUM(( \PC_Register|Q [9] ) + ( GND ) + ( \PCPlus4|Add0~26  ))
// \PCPlus4|Add0~30  = CARRY(( \PC_Register|Q [9] ) + ( GND ) + ( \PCPlus4|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~29_sumout ),
	.cout(\PCPlus4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~29 .extended_lut = "off";
defparam \PCPlus4|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N21
cyclonev_lcell_comb \PCPlus8|Add0~21 (
// Equation(s):
// \PCPlus8|Add0~21_sumout  = SUM(( \PCPlus4|Add0~29_sumout  ) + ( GND ) + ( \PCPlus8|Add0~18  ))
// \PCPlus8|Add0~22  = CARRY(( \PCPlus4|Add0~29_sumout  ) + ( GND ) + ( \PCPlus8|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~21_sumout ),
	.cout(\PCPlus8|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~21 .extended_lut = "off";
defparam \PCPlus8|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus8|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N39
cyclonev_lcell_comb \Reg_file|RD2[9]~61 (
// Equation(s):
// \Reg_file|RD2[9]~61_combout  = ( \Reg_file|RD2[9]~60_combout  & ( (!\Reg_file|Equal2~0_combout ) # (\PCPlus8|Add0~21_sumout ) ) ) # ( !\Reg_file|RD2[9]~60_combout  & ( (\Reg_file|Equal2~0_combout  & \PCPlus8|Add0~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\PCPlus8|Add0~21_sumout ),
	.datad(gnd),
	.datae(!\Reg_file|RD2[9]~60_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[9]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[9]~61 .extended_lut = "off";
defparam \Reg_file|RD2[9]~61 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \Reg_file|RD2[9]~61 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \readData[10]~input (
	.i(readData[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[10]~input_o ));
// synopsys translate_off
defparam \readData[10]~input .bus_hold = "false";
defparam \readData[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \Instruction[10]~input (
	.i(Instruction[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[10]~input_o ));
// synopsys translate_off
defparam \Instruction[10]~input .bus_hold = "false";
defparam \Instruction[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N33
cyclonev_lcell_comb \ALUSrc_ins|C[10]~16 (
// Equation(s):
// \ALUSrc_ins|C[10]~16_combout  = ( \Instruction[26]~input_o  & ( (!\Instruction[27]~input_o  & \Instruction[10]~input_o ) ) ) # ( !\Instruction[26]~input_o  & ( (\Instruction[8]~input_o  & \Instruction[27]~input_o ) ) )

	.dataa(!\Instruction[8]~input_o ),
	.datab(gnd),
	.datac(!\Instruction[27]~input_o ),
	.datad(!\Instruction[10]~input_o ),
	.datae(!\Instruction[26]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[10]~16 .extended_lut = "off";
defparam \ALUSrc_ins|C[10]~16 .lut_mask = 64'h050500F0050500F0;
defparam \ALUSrc_ins|C[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N8
dffeas \Reg_file|registers[14][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][10] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \Reg_file|registers[13][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][10] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N22
dffeas \Reg_file|registers[12][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][10] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N15
cyclonev_lcell_comb \Reg_file|RD2[10]~63 (
// Equation(s):
// \Reg_file|RD2[10]~63_combout  = ( \Reg_file|registers[13][10]~q  & ( \Reg_file|registers[12][10]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & \Reg_file|registers[14][10]~q )) ) ) ) # ( !\Reg_file|registers[13][10]~q  & ( 
// \Reg_file|registers[12][10]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # (\Reg_file|registers[14][10]~q ))) ) ) ) # ( \Reg_file|registers[13][10]~q  & ( !\Reg_file|registers[12][10]~q  & ( (!\Instruction[12]~input_o  & 
// (\Reg_file|registers[14][10]~q  & \Instruction[13]~input_o )) # (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ))) ) ) ) # ( !\Reg_file|registers[13][10]~q  & ( !\Reg_file|registers[12][10]~q  & ( (!\Instruction[12]~input_o  & 
// (\Reg_file|registers[14][10]~q  & \Instruction[13]~input_o )) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[14][10]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(gnd),
	.datae(!\Reg_file|registers[13][10]~q ),
	.dataf(!\Reg_file|registers[12][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[10]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[10]~63 .extended_lut = "off";
defparam \Reg_file|RD2[10]~63 .lut_mask = 64'h02025252A2A2F2F2;
defparam \Reg_file|RD2[10]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N11
dffeas \Reg_file|registers[2][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][10] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N32
dffeas \Reg_file|registers[0][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][10] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N56
dffeas \Reg_file|registers[3][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][10] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N29
dffeas \Reg_file|registers[1][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][10] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N57
cyclonev_lcell_comb \Reg_file|RD2[10]~64 (
// Equation(s):
// \Reg_file|RD2[10]~64_combout  = ( \Reg_file|registers[3][10]~q  & ( \Reg_file|registers[1][10]~q  & ( ((!\Instruction[13]~input_o  & ((\Reg_file|registers[0][10]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[2][10]~q ))) # 
// (\Instruction[12]~input_o ) ) ) ) # ( !\Reg_file|registers[3][10]~q  & ( \Reg_file|registers[1][10]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[0][10]~q ))) # (\Instruction[13]~input_o  & 
// (\Reg_file|registers[2][10]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) ) ) ) # ( \Reg_file|registers[3][10]~q  & ( !\Reg_file|registers[1][10]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// ((\Reg_file|registers[0][10]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[2][10]~q )))) # (\Instruction[12]~input_o  & (\Instruction[13]~input_o )) ) ) ) # ( !\Reg_file|registers[3][10]~q  & ( !\Reg_file|registers[1][10]~q  & ( 
// (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[0][10]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[2][10]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[2][10]~q ),
	.datad(!\Reg_file|registers[0][10]~q ),
	.datae(!\Reg_file|registers[3][10]~q ),
	.dataf(!\Reg_file|registers[1][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[10]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[10]~64 .extended_lut = "off";
defparam \Reg_file|RD2[10]~64 .lut_mask = 64'h028A139B46CE57DF;
defparam \Reg_file|RD2[10]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N2
dffeas \Reg_file|registers[7][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][10] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N17
dffeas \Reg_file|registers[5][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][10] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N1
dffeas \Reg_file|registers[4][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][10] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N32
dffeas \Reg_file|registers[6][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][10] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N33
cyclonev_lcell_comb \Reg_file|RD2[10]~65 (
// Equation(s):
// \Reg_file|RD2[10]~65_combout  = ( \Reg_file|registers[4][10]~q  & ( \Reg_file|registers[6][10]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & ((\Reg_file|registers[5][10]~q ))) # (\Instruction[13]~input_o  & 
// (\Reg_file|registers[7][10]~q ))) ) ) ) # ( !\Reg_file|registers[4][10]~q  & ( \Reg_file|registers[6][10]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[5][10]~q  & \Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & 
// (((!\Instruction[12]~input_o )) # (\Reg_file|registers[7][10]~q ))) ) ) ) # ( \Reg_file|registers[4][10]~q  & ( !\Reg_file|registers[6][10]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # (\Reg_file|registers[5][10]~q )))) # 
// (\Instruction[13]~input_o  & (\Reg_file|registers[7][10]~q  & ((\Instruction[12]~input_o )))) ) ) ) # ( !\Reg_file|registers[4][10]~q  & ( !\Reg_file|registers[6][10]~q  & ( (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// ((\Reg_file|registers[5][10]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[7][10]~q )))) ) ) )

	.dataa(!\Reg_file|registers[7][10]~q ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[5][10]~q ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Reg_file|registers[4][10]~q ),
	.dataf(!\Reg_file|registers[6][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[10]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[10]~65 .extended_lut = "off";
defparam \Reg_file|RD2[10]~65 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \Reg_file|RD2[10]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N14
dffeas \Reg_file|registers[9][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][10] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N26
dffeas \Reg_file|registers[11][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][10] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N56
dffeas \Reg_file|registers[10][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][10] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N32
dffeas \Reg_file|registers[8][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][10] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N27
cyclonev_lcell_comb \Reg_file|RD2[10]~62 (
// Equation(s):
// \Reg_file|RD2[10]~62_combout  = ( \Reg_file|registers[10][10]~q  & ( \Reg_file|registers[8][10]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][10]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[11][10]~q )))) ) ) ) # ( !\Reg_file|registers[10][10]~q  & ( \Reg_file|registers[8][10]~q  & ( (!\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) # (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// (\Reg_file|registers[9][10]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[11][10]~q ))))) ) ) ) # ( \Reg_file|registers[10][10]~q  & ( !\Reg_file|registers[8][10]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o )) # 
// (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][10]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[11][10]~q ))))) ) ) ) # ( !\Reg_file|registers[10][10]~q  & ( !\Reg_file|registers[8][10]~q  & ( 
// (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][10]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[11][10]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[9][10]~q ),
	.datad(!\Reg_file|registers[11][10]~q ),
	.datae(!\Reg_file|registers[10][10]~q ),
	.dataf(!\Reg_file|registers[8][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[10]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[10]~62 .extended_lut = "off";
defparam \Reg_file|RD2[10]~62 .lut_mask = 64'h041526378C9DAEBF;
defparam \Reg_file|RD2[10]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N39
cyclonev_lcell_comb \Reg_file|RD2[10]~66 (
// Equation(s):
// \Reg_file|RD2[10]~66_combout  = ( \Reg_file|RD2[10]~65_combout  & ( \Reg_file|RD2[10]~62_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|RD2[10]~64_combout ) # (\Instruction[15]~input_o )))) # (\Instruction[14]~input_o  & 
// (((!\Instruction[15]~input_o )) # (\Reg_file|RD2[10]~63_combout ))) ) ) ) # ( !\Reg_file|RD2[10]~65_combout  & ( \Reg_file|RD2[10]~62_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|RD2[10]~64_combout ) # (\Instruction[15]~input_o )))) # 
// (\Instruction[14]~input_o  & (\Reg_file|RD2[10]~63_combout  & (\Instruction[15]~input_o ))) ) ) ) # ( \Reg_file|RD2[10]~65_combout  & ( !\Reg_file|RD2[10]~62_combout  & ( (!\Instruction[14]~input_o  & (((!\Instruction[15]~input_o  & 
// \Reg_file|RD2[10]~64_combout )))) # (\Instruction[14]~input_o  & (((!\Instruction[15]~input_o )) # (\Reg_file|RD2[10]~63_combout ))) ) ) ) # ( !\Reg_file|RD2[10]~65_combout  & ( !\Reg_file|RD2[10]~62_combout  & ( (!\Instruction[14]~input_o  & 
// (((!\Instruction[15]~input_o  & \Reg_file|RD2[10]~64_combout )))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[10]~63_combout  & (\Instruction[15]~input_o ))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Reg_file|RD2[10]~63_combout ),
	.datac(!\Instruction[15]~input_o ),
	.datad(!\Reg_file|RD2[10]~64_combout ),
	.datae(!\Reg_file|RD2[10]~65_combout ),
	.dataf(!\Reg_file|RD2[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[10]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[10]~66 .extended_lut = "off";
defparam \Reg_file|RD2[10]~66 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Reg_file|RD2[10]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N18
cyclonev_lcell_comb \ALUSrc_ins|C[10]~17 (
// Equation(s):
// \ALUSrc_ins|C[10]~17_combout  = ( \PCPlus8|Add0~25_sumout  & ( ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Reg_file|RD2[10]~66_combout ) # (\Reg_file|Equal2~0_combout )))) # (\ALUSrc_ins|C[10]~16_combout ) ) ) # ( !\PCPlus8|Add0~25_sumout  & ( 
// ((!\Reg_file|Equal2~0_combout  & (\Reg_file|RD2[10]~66_combout  & \CU_Inst|inst_Main_Deco|Mux0~0_combout ))) # (\ALUSrc_ins|C[10]~16_combout ) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(!\ALUSrc_ins|C[10]~16_combout ),
	.datac(!\Reg_file|RD2[10]~66_combout ),
	.datad(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[10]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[10]~17 .extended_lut = "off";
defparam \ALUSrc_ins|C[10]~17 .lut_mask = 64'h333B333B337F337F;
defparam \ALUSrc_ins|C[10]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N0
cyclonev_lcell_comb \Reg_file|RD1[10]~56 (
// Equation(s):
// \Reg_file|RD1[10]~56_combout  = ( \Reg_file|registers[13][10]~q  & ( \Reg_file|registers[12][10]~q  & ( (!\Instruction[17]~input_o ) # ((!\Instruction[16]~input_o  & \Reg_file|registers[14][10]~q )) ) ) ) # ( !\Reg_file|registers[13][10]~q  & ( 
// \Reg_file|registers[12][10]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # (\Reg_file|registers[14][10]~q ))) ) ) ) # ( \Reg_file|registers[13][10]~q  & ( !\Reg_file|registers[12][10]~q  & ( (!\Instruction[16]~input_o  & 
// (\Instruction[17]~input_o  & \Reg_file|registers[14][10]~q )) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o )) ) ) ) # ( !\Reg_file|registers[13][10]~q  & ( !\Reg_file|registers[12][10]~q  & ( (!\Instruction[16]~input_o  & 
// (\Instruction[17]~input_o  & \Reg_file|registers[14][10]~q )) ) ) )

	.dataa(gnd),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[14][10]~q ),
	.datae(!\Reg_file|registers[13][10]~q ),
	.dataf(!\Reg_file|registers[12][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[10]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[10]~56 .extended_lut = "off";
defparam \Reg_file|RD1[10]~56 .lut_mask = 64'h000C303CC0CCF0FC;
defparam \Reg_file|RD1[10]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N39
cyclonev_lcell_comb \Reg_file|RD1[10]~59 (
// Equation(s):
// \Reg_file|RD1[10]~59_combout  = ( \Reg_file|registers[2][10]~q  & ( \Reg_file|registers[0][10]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & ((\Reg_file|registers[1][10]~q ))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[3][10]~q ))) ) ) ) # ( !\Reg_file|registers[2][10]~q  & ( \Reg_file|registers[0][10]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # ((\Reg_file|registers[1][10]~q )))) # (\Instruction[17]~input_o  & 
// (\Instruction[16]~input_o  & (\Reg_file|registers[3][10]~q ))) ) ) ) # ( \Reg_file|registers[2][10]~q  & ( !\Reg_file|registers[0][10]~q  & ( (!\Instruction[17]~input_o  & (\Instruction[16]~input_o  & ((\Reg_file|registers[1][10]~q )))) # 
// (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # ((\Reg_file|registers[3][10]~q )))) ) ) ) # ( !\Reg_file|registers[2][10]~q  & ( !\Reg_file|registers[0][10]~q  & ( (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[1][10]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[3][10]~q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[3][10]~q ),
	.datad(!\Reg_file|registers[1][10]~q ),
	.datae(!\Reg_file|registers[2][10]~q ),
	.dataf(!\Reg_file|registers[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[10]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[10]~59 .extended_lut = "off";
defparam \Reg_file|RD1[10]~59 .lut_mask = 64'h0123456789ABCDEF;
defparam \Reg_file|RD1[10]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \Reg_file|RD1[10]~57 (
// Equation(s):
// \Reg_file|RD1[10]~57_combout  = ( \Reg_file|registers[4][10]~q  & ( \Reg_file|registers[6][10]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & (\Reg_file|registers[5][10]~q )) # (\Instruction[17]~input_o  & 
// ((\Reg_file|registers[7][10]~q )))) ) ) ) # ( !\Reg_file|registers[4][10]~q  & ( \Reg_file|registers[6][10]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// (\Reg_file|registers[5][10]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[7][10]~q ))))) ) ) ) # ( \Reg_file|registers[4][10]~q  & ( !\Reg_file|registers[6][10]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) # 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[5][10]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[7][10]~q ))))) ) ) ) # ( !\Reg_file|registers[4][10]~q  & ( !\Reg_file|registers[6][10]~q  & ( 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[5][10]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[7][10]~q ))))) ) ) )

	.dataa(!\Reg_file|registers[5][10]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[7][10]~q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[4][10]~q ),
	.dataf(!\Reg_file|registers[6][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[10]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[10]~57 .extended_lut = "off";
defparam \Reg_file|RD1[10]~57 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \Reg_file|RD1[10]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N6
cyclonev_lcell_comb \Reg_file|RD1[10]~58 (
// Equation(s):
// \Reg_file|RD1[10]~58_combout  = ( \Reg_file|registers[10][10]~q  & ( \Reg_file|registers[8][10]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & ((\Reg_file|registers[9][10]~q ))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[11][10]~q ))) ) ) ) # ( !\Reg_file|registers[10][10]~q  & ( \Reg_file|registers[8][10]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|registers[9][10]~q )))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[11][10]~q  & (\Instruction[16]~input_o ))) ) ) ) # ( \Reg_file|registers[10][10]~q  & ( !\Reg_file|registers[8][10]~q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o  & \Reg_file|registers[9][10]~q )))) # 
// (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|registers[11][10]~q ))) ) ) ) # ( !\Reg_file|registers[10][10]~q  & ( !\Reg_file|registers[8][10]~q  & ( (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[9][10]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[11][10]~q )))) ) ) )

	.dataa(!\Reg_file|registers[11][10]~q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[9][10]~q ),
	.datae(!\Reg_file|registers[10][10]~q ),
	.dataf(!\Reg_file|registers[8][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[10]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[10]~58 .extended_lut = "off";
defparam \Reg_file|RD1[10]~58 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Reg_file|RD1[10]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N0
cyclonev_lcell_comb \Reg_file|RD1[10]~60 (
// Equation(s):
// \Reg_file|RD1[10]~60_combout  = ( \Reg_file|RD1[10]~57_combout  & ( \Reg_file|RD1[10]~58_combout  & ( (!\Instruction[19]~input_o  & (((\Reg_file|RD1[10]~59_combout ) # (\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & 
// (((!\Instruction[18]~input_o )) # (\Reg_file|RD1[10]~56_combout ))) ) ) ) # ( !\Reg_file|RD1[10]~57_combout  & ( \Reg_file|RD1[10]~58_combout  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o  & \Reg_file|RD1[10]~59_combout )))) # 
// (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|RD1[10]~56_combout ))) ) ) ) # ( \Reg_file|RD1[10]~57_combout  & ( !\Reg_file|RD1[10]~58_combout  & ( (!\Instruction[19]~input_o  & (((\Reg_file|RD1[10]~59_combout ) # 
// (\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (\Reg_file|RD1[10]~56_combout  & (\Instruction[18]~input_o ))) ) ) ) # ( !\Reg_file|RD1[10]~57_combout  & ( !\Reg_file|RD1[10]~58_combout  & ( (!\Instruction[19]~input_o  & 
// (((!\Instruction[18]~input_o  & \Reg_file|RD1[10]~59_combout )))) # (\Instruction[19]~input_o  & (\Reg_file|RD1[10]~56_combout  & (\Instruction[18]~input_o ))) ) ) )

	.dataa(!\Reg_file|RD1[10]~56_combout ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|RD1[10]~59_combout ),
	.datae(!\Reg_file|RD1[10]~57_combout ),
	.dataf(!\Reg_file|RD1[10]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[10]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[10]~60 .extended_lut = "off";
defparam \Reg_file|RD1[10]~60 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Reg_file|RD1[10]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \Reg_file|RD1[10]~61 (
// Equation(s):
// \Reg_file|RD1[10]~61_combout  = ( \PCPlus8|Add0~25_sumout  & ( (\Reg_file|RD1[10]~60_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~25_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[10]~60_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(!\Reg_file|RD1[10]~60_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[10]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[10]~61 .extended_lut = "off";
defparam \Reg_file|RD1[10]~61 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Reg_file|RD1[10]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \ALU_ins|Mux21~0 (
// Equation(s):
// \ALU_ins|Mux21~0_combout  = ( \Reg_file|RD1[10]~61_combout  & ( (\ALUSrc_ins|C[10]~17_combout ) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) ) # ( !\Reg_file|RD1[10]~61_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// \ALUSrc_ins|C[10]~17_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datad(!\ALUSrc_ins|C[10]~17_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[10]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux21~0 .extended_lut = "off";
defparam \ALU_ins|Mux21~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \ALU_ins|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \ALU_ins|Add0~41 (
// Equation(s):
// \ALU_ins|Add0~41_sumout  = SUM(( !\ALUSrc_ins|C[10]~17_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \Reg_file|RD1[10]~61_combout  ) + ( \ALU_ins|Add0~38  ))
// \ALU_ins|Add0~42  = CARRY(( !\ALUSrc_ins|C[10]~17_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \Reg_file|RD1[10]~61_combout  ) + ( \ALU_ins|Add0~38  ))

	.dataa(!\Instruction[27]~input_o ),
	.datab(!\Instruction[26]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\ALUSrc_ins|C[10]~17_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[10]~61_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~41_sumout ),
	.cout(\ALU_ins|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~41 .extended_lut = "off";
defparam \ALU_ins|Add0~41 .lut_mask = 64'h0000FF00000008F7;
defparam \ALU_ins|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N3
cyclonev_lcell_comb \MemToReg|C[10]~10 (
// Equation(s):
// \MemToReg|C[10]~10_combout  = ( \ALU_ins|Add0~41_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux21~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (\readData[10]~input_o )) ) ) # ( !\ALU_ins|Add0~41_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (((\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Mux21~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (\readData[10]~input_o )) ) )

	.dataa(!\readData[10]~input_o ),
	.datab(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datad(!\ALU_ins|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[10]~10 .extended_lut = "off";
defparam \MemToReg|C[10]~10 .lut_mask = 64'h05350535C5F5C5F5;
defparam \MemToReg|C[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N26
dffeas \PC_Register|Q[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~33_sumout ),
	.asdata(\MemToReg|C[10]~10_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[10] .is_wysiwyg = "true";
defparam \PC_Register|Q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N24
cyclonev_lcell_comb \PCPlus4|Add0~33 (
// Equation(s):
// \PCPlus4|Add0~33_sumout  = SUM(( \PC_Register|Q [10] ) + ( GND ) + ( \PCPlus4|Add0~30  ))
// \PCPlus4|Add0~34  = CARRY(( \PC_Register|Q [10] ) + ( GND ) + ( \PCPlus4|Add0~30  ))

	.dataa(!\PC_Register|Q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~33_sumout ),
	.cout(\PCPlus4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~33 .extended_lut = "off";
defparam \PCPlus4|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N24
cyclonev_lcell_comb \PCPlus8|Add0~25 (
// Equation(s):
// \PCPlus8|Add0~25_sumout  = SUM(( \PCPlus4|Add0~33_sumout  ) + ( GND ) + ( \PCPlus8|Add0~22  ))
// \PCPlus8|Add0~26  = CARRY(( \PCPlus4|Add0~33_sumout  ) + ( GND ) + ( \PCPlus8|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~25_sumout ),
	.cout(\PCPlus8|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~25 .extended_lut = "off";
defparam \PCPlus8|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus8|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N33
cyclonev_lcell_comb \Reg_file|RD2[10]~67 (
// Equation(s):
// \Reg_file|RD2[10]~67_combout  = ( \Reg_file|RD2[10]~66_combout  & ( (!\Reg_file|Equal2~0_combout ) # (\PCPlus8|Add0~25_sumout ) ) ) # ( !\Reg_file|RD2[10]~66_combout  & ( (\PCPlus8|Add0~25_sumout  & \Reg_file|Equal2~0_combout ) ) )

	.dataa(!\PCPlus8|Add0~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Reg_file|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD2[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[10]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[10]~67 .extended_lut = "off";
defparam \Reg_file|RD2[10]~67 .lut_mask = 64'h00550055FF55FF55;
defparam \Reg_file|RD2[10]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N44
dffeas \Reg_file|registers[10][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][11] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N5
dffeas \Reg_file|registers[8][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][11] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N50
dffeas \Reg_file|registers[11][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][11] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N17
dffeas \Reg_file|registers[9][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][11] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N45
cyclonev_lcell_comb \Reg_file|RD1[11]~64 (
// Equation(s):
// \Reg_file|RD1[11]~64_combout  = ( \Instruction[17]~input_o  & ( \Reg_file|registers[9][11]~q  & ( (!\Instruction[16]~input_o  & (\Reg_file|registers[10][11]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[11][11]~q ))) ) ) ) # ( 
// !\Instruction[17]~input_o  & ( \Reg_file|registers[9][11]~q  & ( (\Reg_file|registers[8][11]~q ) # (\Instruction[16]~input_o ) ) ) ) # ( \Instruction[17]~input_o  & ( !\Reg_file|registers[9][11]~q  & ( (!\Instruction[16]~input_o  & 
// (\Reg_file|registers[10][11]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[11][11]~q ))) ) ) ) # ( !\Instruction[17]~input_o  & ( !\Reg_file|registers[9][11]~q  & ( (!\Instruction[16]~input_o  & \Reg_file|registers[8][11]~q ) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[10][11]~q ),
	.datac(!\Reg_file|registers[8][11]~q ),
	.datad(!\Reg_file|registers[11][11]~q ),
	.datae(!\Instruction[17]~input_o ),
	.dataf(!\Reg_file|registers[9][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[11]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[11]~64 .extended_lut = "off";
defparam \Reg_file|RD1[11]~64 .lut_mask = 64'h0A0A22775F5F2277;
defparam \Reg_file|RD1[11]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N41
dffeas \Reg_file|registers[14][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][11] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N47
dffeas \Reg_file|registers[13][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][11] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N13
dffeas \Reg_file|registers[12][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][11] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N45
cyclonev_lcell_comb \Reg_file|RD1[11]~62 (
// Equation(s):
// \Reg_file|RD1[11]~62_combout  = ( \Reg_file|registers[12][11]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[14][11]~q )))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[13][11]~q )))) ) ) # ( !\Reg_file|registers[12][11]~q  & ( (!\Instruction[16]~input_o  & (\Instruction[17]~input_o  & (\Reg_file|registers[14][11]~q ))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[13][11]~q )))) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[14][11]~q ),
	.datad(!\Reg_file|registers[13][11]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[11]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[11]~62 .extended_lut = "off";
defparam \Reg_file|RD1[11]~62 .lut_mask = 64'h024602468ACE8ACE;
defparam \Reg_file|RD1[11]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N54
cyclonev_lcell_comb \Reg_file|registers[1][11]~feeder (
// Equation(s):
// \Reg_file|registers[1][11]~feeder_combout  = ( \MemToReg|C[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[1][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[1][11]~feeder .extended_lut = "off";
defparam \Reg_file|registers[1][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[1][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N56
dffeas \Reg_file|registers[1][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][11] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N20
dffeas \Reg_file|registers[2][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][11] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N8
dffeas \Reg_file|registers[0][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][11] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N21
cyclonev_lcell_comb \Reg_file|RD1[11]~65 (
// Equation(s):
// \Reg_file|RD1[11]~65_combout  = ( \Reg_file|registers[0][11]~q  & ( \Reg_file|registers[3][11]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|registers[1][11]~q ))) # (\Instruction[17]~input_o  & 
// (((\Reg_file|registers[2][11]~q ) # (\Instruction[16]~input_o )))) ) ) ) # ( !\Reg_file|registers[0][11]~q  & ( \Reg_file|registers[3][11]~q  & ( (!\Instruction[17]~input_o  & (\Reg_file|registers[1][11]~q  & (\Instruction[16]~input_o ))) # 
// (\Instruction[17]~input_o  & (((\Reg_file|registers[2][11]~q ) # (\Instruction[16]~input_o )))) ) ) ) # ( \Reg_file|registers[0][11]~q  & ( !\Reg_file|registers[3][11]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # 
// (\Reg_file|registers[1][11]~q ))) # (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o  & \Reg_file|registers[2][11]~q )))) ) ) ) # ( !\Reg_file|registers[0][11]~q  & ( !\Reg_file|registers[3][11]~q  & ( (!\Instruction[17]~input_o  & 
// (\Reg_file|registers[1][11]~q  & (\Instruction[16]~input_o ))) # (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o  & \Reg_file|registers[2][11]~q )))) ) ) )

	.dataa(!\Reg_file|registers[1][11]~q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[2][11]~q ),
	.datae(!\Reg_file|registers[0][11]~q ),
	.dataf(!\Reg_file|registers[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[11]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[11]~65 .extended_lut = "off";
defparam \Reg_file|RD1[11]~65 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Reg_file|RD1[11]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N59
dffeas \Reg_file|registers[7][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][11] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N55
dffeas \Reg_file|registers[4][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][11] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N50
dffeas \Reg_file|registers[6][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][11] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N20
dffeas \Reg_file|registers[5][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][11] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N45
cyclonev_lcell_comb \Reg_file|RD1[11]~63 (
// Equation(s):
// \Reg_file|RD1[11]~63_combout  = ( \Reg_file|registers[6][11]~q  & ( \Reg_file|registers[5][11]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[4][11]~q ) # (\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & 
// (((!\Instruction[17]~input_o )) # (\Reg_file|registers[7][11]~q ))) ) ) ) # ( !\Reg_file|registers[6][11]~q  & ( \Reg_file|registers[5][11]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o  & \Reg_file|registers[4][11]~q )))) # 
// (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # (\Reg_file|registers[7][11]~q ))) ) ) ) # ( \Reg_file|registers[6][11]~q  & ( !\Reg_file|registers[5][11]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[4][11]~q ) # 
// (\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (\Reg_file|registers[7][11]~q  & (\Instruction[17]~input_o ))) ) ) ) # ( !\Reg_file|registers[6][11]~q  & ( !\Reg_file|registers[5][11]~q  & ( (!\Instruction[16]~input_o  & 
// (((!\Instruction[17]~input_o  & \Reg_file|registers[4][11]~q )))) # (\Instruction[16]~input_o  & (\Reg_file|registers[7][11]~q  & (\Instruction[17]~input_o ))) ) ) )

	.dataa(!\Reg_file|registers[7][11]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[4][11]~q ),
	.datae(!\Reg_file|registers[6][11]~q ),
	.dataf(!\Reg_file|registers[5][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[11]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[11]~63 .extended_lut = "off";
defparam \Reg_file|RD1[11]~63 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Reg_file|RD1[11]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N9
cyclonev_lcell_comb \Reg_file|RD1[11]~66 (
// Equation(s):
// \Reg_file|RD1[11]~66_combout  = ( \Reg_file|RD1[11]~65_combout  & ( \Reg_file|RD1[11]~63_combout  & ( (!\Instruction[19]~input_o ) # ((!\Instruction[18]~input_o  & (\Reg_file|RD1[11]~64_combout )) # (\Instruction[18]~input_o  & 
// ((\Reg_file|RD1[11]~62_combout )))) ) ) ) # ( !\Reg_file|RD1[11]~65_combout  & ( \Reg_file|RD1[11]~63_combout  & ( (!\Instruction[18]~input_o  & (\Reg_file|RD1[11]~64_combout  & (\Instruction[19]~input_o ))) # (\Instruction[18]~input_o  & 
// (((!\Instruction[19]~input_o ) # (\Reg_file|RD1[11]~62_combout )))) ) ) ) # ( \Reg_file|RD1[11]~65_combout  & ( !\Reg_file|RD1[11]~63_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )) # (\Reg_file|RD1[11]~64_combout ))) # 
// (\Instruction[18]~input_o  & (((\Instruction[19]~input_o  & \Reg_file|RD1[11]~62_combout )))) ) ) ) # ( !\Reg_file|RD1[11]~65_combout  & ( !\Reg_file|RD1[11]~63_combout  & ( (\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & 
// (\Reg_file|RD1[11]~64_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[11]~62_combout ))))) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Reg_file|RD1[11]~64_combout ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|RD1[11]~62_combout ),
	.datae(!\Reg_file|RD1[11]~65_combout ),
	.dataf(!\Reg_file|RD1[11]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[11]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[11]~66 .extended_lut = "off";
defparam \Reg_file|RD1[11]~66 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Reg_file|RD1[11]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N29
dffeas \PC_Register|Q[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~37_sumout ),
	.asdata(\MemToReg|C[11]~11_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[11] .is_wysiwyg = "true";
defparam \PC_Register|Q[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N27
cyclonev_lcell_comb \PCPlus4|Add0~37 (
// Equation(s):
// \PCPlus4|Add0~37_sumout  = SUM(( \PC_Register|Q [11] ) + ( GND ) + ( \PCPlus4|Add0~34  ))
// \PCPlus4|Add0~38  = CARRY(( \PC_Register|Q [11] ) + ( GND ) + ( \PCPlus4|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~37_sumout ),
	.cout(\PCPlus4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~37 .extended_lut = "off";
defparam \PCPlus4|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N27
cyclonev_lcell_comb \PCPlus8|Add0~29 (
// Equation(s):
// \PCPlus8|Add0~29_sumout  = SUM(( \PCPlus4|Add0~37_sumout  ) + ( GND ) + ( \PCPlus8|Add0~26  ))
// \PCPlus8|Add0~30  = CARRY(( \PCPlus4|Add0~37_sumout  ) + ( GND ) + ( \PCPlus8|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~29_sumout ),
	.cout(\PCPlus8|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~29 .extended_lut = "off";
defparam \PCPlus8|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus8|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N51
cyclonev_lcell_comb \Reg_file|RD1[11]~67 (
// Equation(s):
// \Reg_file|RD1[11]~67_combout  = ( \PCPlus8|Add0~29_sumout  & ( (\Reg_file|RD1[11]~66_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~29_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[11]~66_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(!\Reg_file|RD1[11]~66_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[11]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[11]~67 .extended_lut = "off";
defparam \Reg_file|RD1[11]~67 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Reg_file|RD1[11]~67 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \Instruction[11]~input (
	.i(Instruction[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[11]~input_o ));
// synopsys translate_off
defparam \Instruction[11]~input .bus_hold = "false";
defparam \Instruction[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N33
cyclonev_lcell_comb \ALUSrc_ins|C[11]~18 (
// Equation(s):
// \ALUSrc_ins|C[11]~18_combout  = ( \Instruction[26]~input_o  & ( \Instruction[9]~input_o  & ( (\Instruction[11]~input_o  & !\Instruction[27]~input_o ) ) ) ) # ( !\Instruction[26]~input_o  & ( \Instruction[9]~input_o  & ( \Instruction[27]~input_o  ) ) ) # ( 
// \Instruction[26]~input_o  & ( !\Instruction[9]~input_o  & ( (\Instruction[11]~input_o  & !\Instruction[27]~input_o ) ) ) )

	.dataa(!\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(!\Instruction[27]~input_o ),
	.datad(gnd),
	.datae(!\Instruction[26]~input_o ),
	.dataf(!\Instruction[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[11]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[11]~18 .extended_lut = "off";
defparam \ALUSrc_ins|C[11]~18 .lut_mask = 64'h000050500F0F5050;
defparam \ALUSrc_ins|C[11]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N42
cyclonev_lcell_comb \ALUSrc_ins|C[11]~19 (
// Equation(s):
// \ALUSrc_ins|C[11]~19_combout  = ( \Reg_file|RD2[11]~72_combout  & ( \PCPlus8|Add0~29_sumout  & ( (\CU_Inst|inst_Main_Deco|Mux0~0_combout ) # (\ALUSrc_ins|C[11]~18_combout ) ) ) ) # ( !\Reg_file|RD2[11]~72_combout  & ( \PCPlus8|Add0~29_sumout  & ( 
// ((\Reg_file|Equal2~0_combout  & \CU_Inst|inst_Main_Deco|Mux0~0_combout )) # (\ALUSrc_ins|C[11]~18_combout ) ) ) ) # ( \Reg_file|RD2[11]~72_combout  & ( !\PCPlus8|Add0~29_sumout  & ( ((!\Reg_file|Equal2~0_combout  & \CU_Inst|inst_Main_Deco|Mux0~0_combout 
// )) # (\ALUSrc_ins|C[11]~18_combout ) ) ) ) # ( !\Reg_file|RD2[11]~72_combout  & ( !\PCPlus8|Add0~29_sumout  & ( \ALUSrc_ins|C[11]~18_combout  ) ) )

	.dataa(!\ALUSrc_ins|C[11]~18_combout ),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\Reg_file|RD2[11]~72_combout ),
	.dataf(!\PCPlus8|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[11]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[11]~19 .extended_lut = "off";
defparam \ALUSrc_ins|C[11]~19 .lut_mask = 64'h55555D5D57575F5F;
defparam \ALUSrc_ins|C[11]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \ALU_ins|Mux20~0 (
// Equation(s):
// \ALU_ins|Mux20~0_combout  = ( \ALUSrc_ins|C[11]~19_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) # (\Reg_file|RD1[11]~67_combout ) ) ) # ( !\ALUSrc_ins|C[11]~19_combout  & ( (\Reg_file|RD1[11]~67_combout  & 
// \CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|RD1[11]~67_combout ),
	.datad(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux20~0 .extended_lut = "off";
defparam \ALU_ins|Mux20~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \ALU_ins|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \readData[11]~input (
	.i(readData[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[11]~input_o ));
// synopsys translate_off
defparam \readData[11]~input .bus_hold = "false";
defparam \readData[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \ALU_ins|Add0~45 (
// Equation(s):
// \ALU_ins|Add0~45_sumout  = SUM(( !\ALUSrc_ins|C[11]~19_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \Reg_file|RD1[11]~67_combout  ) + ( \ALU_ins|Add0~42  ))
// \ALU_ins|Add0~46  = CARRY(( !\ALUSrc_ins|C[11]~19_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \Reg_file|RD1[11]~67_combout  ) + ( \ALU_ins|Add0~42  ))

	.dataa(!\Instruction[27]~input_o ),
	.datab(!\Instruction[26]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\ALUSrc_ins|C[11]~19_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[11]~67_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~45_sumout ),
	.cout(\ALU_ins|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~45 .extended_lut = "off";
defparam \ALU_ins|Add0~45 .lut_mask = 64'h0000FF00000008F7;
defparam \ALU_ins|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N27
cyclonev_lcell_comb \MemToReg|C[11]~11 (
// Equation(s):
// \MemToReg|C[11]~11_combout  = ( \ALU_ins|Add0~45_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout )) # (\ALU_ins|Mux20~0_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[11]~input_o )))) ) ) # ( !\ALU_ins|Add0~45_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\ALU_ins|Mux20~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[11]~input_o )))) ) )

	.dataa(!\ALU_ins|Mux20~0_combout ),
	.datab(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datad(!\readData[11]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[11]~11 .extended_lut = "off";
defparam \MemToReg|C[11]~11 .lut_mask = 64'h04370437C4F7C4F7;
defparam \MemToReg|C[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N14
dffeas \Reg_file|registers[3][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][11] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N15
cyclonev_lcell_comb \Reg_file|RD2[11]~70 (
// Equation(s):
// \Reg_file|RD2[11]~70_combout  = ( \Reg_file|registers[0][11]~q  & ( \Reg_file|registers[2][11]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & ((\Reg_file|registers[1][11]~q ))) # (\Instruction[13]~input_o  & 
// (\Reg_file|registers[3][11]~q ))) ) ) ) # ( !\Reg_file|registers[0][11]~q  & ( \Reg_file|registers[2][11]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o )) # (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// ((\Reg_file|registers[1][11]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[3][11]~q )))) ) ) ) # ( \Reg_file|registers[0][11]~q  & ( !\Reg_file|registers[2][11]~q  & ( (!\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) # 
// (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[1][11]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[3][11]~q )))) ) ) ) # ( !\Reg_file|registers[0][11]~q  & ( !\Reg_file|registers[2][11]~q  & ( 
// (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[1][11]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[3][11]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[3][11]~q ),
	.datad(!\Reg_file|registers[1][11]~q ),
	.datae(!\Reg_file|registers[0][11]~q ),
	.dataf(!\Reg_file|registers[2][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[11]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[11]~70 .extended_lut = "off";
defparam \Reg_file|RD2[11]~70 .lut_mask = 64'h014589CD2367ABEF;
defparam \Reg_file|RD2[11]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N51
cyclonev_lcell_comb \Reg_file|RD2[11]~68 (
// Equation(s):
// \Reg_file|RD2[11]~68_combout  = ( \Instruction[13]~input_o  & ( \Reg_file|registers[8][11]~q  & ( (!\Instruction[12]~input_o  & ((\Reg_file|registers[10][11]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[11][11]~q )) ) ) ) # ( 
// !\Instruction[13]~input_o  & ( \Reg_file|registers[8][11]~q  & ( (!\Instruction[12]~input_o ) # (\Reg_file|registers[9][11]~q ) ) ) ) # ( \Instruction[13]~input_o  & ( !\Reg_file|registers[8][11]~q  & ( (!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[10][11]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[11][11]~q )) ) ) ) # ( !\Instruction[13]~input_o  & ( !\Reg_file|registers[8][11]~q  & ( (\Reg_file|registers[9][11]~q  & \Instruction[12]~input_o ) ) ) )

	.dataa(!\Reg_file|registers[11][11]~q ),
	.datab(!\Reg_file|registers[9][11]~q ),
	.datac(!\Reg_file|registers[10][11]~q ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Instruction[13]~input_o ),
	.dataf(!\Reg_file|registers[8][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[11]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[11]~68 .extended_lut = "off";
defparam \Reg_file|RD2[11]~68 .lut_mask = 64'h00330F55FF330F55;
defparam \Reg_file|RD2[11]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N39
cyclonev_lcell_comb \Reg_file|RD2[11]~69 (
// Equation(s):
// \Reg_file|RD2[11]~69_combout  = ( \Reg_file|registers[12][11]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[14][11]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & 
// (\Reg_file|registers[13][11]~q ))) ) ) # ( !\Reg_file|registers[12][11]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o  & ((\Reg_file|registers[14][11]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & 
// (\Reg_file|registers[13][11]~q ))) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[13][11]~q ),
	.datad(!\Reg_file|registers[14][11]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[11]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[11]~69 .extended_lut = "off";
defparam \Reg_file|RD2[11]~69 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file|RD2[11]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N51
cyclonev_lcell_comb \Reg_file|RD2[11]~71 (
// Equation(s):
// \Reg_file|RD2[11]~71_combout  = ( \Reg_file|registers[7][11]~q  & ( \Reg_file|registers[5][11]~q  & ( ((!\Instruction[13]~input_o  & (\Reg_file|registers[4][11]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[6][11]~q )))) # 
// (\Instruction[12]~input_o ) ) ) ) # ( !\Reg_file|registers[7][11]~q  & ( \Reg_file|registers[5][11]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[4][11]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[6][11]~q ))))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) ) ) ) # ( \Reg_file|registers[7][11]~q  & ( !\Reg_file|registers[5][11]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// (\Reg_file|registers[4][11]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[6][11]~q ))))) # (\Instruction[12]~input_o  & (\Instruction[13]~input_o )) ) ) ) # ( !\Reg_file|registers[7][11]~q  & ( !\Reg_file|registers[5][11]~q  & ( 
// (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[4][11]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[6][11]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[4][11]~q ),
	.datad(!\Reg_file|registers[6][11]~q ),
	.datae(!\Reg_file|registers[7][11]~q ),
	.dataf(!\Reg_file|registers[5][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[11]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[11]~71 .extended_lut = "off";
defparam \Reg_file|RD2[11]~71 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Reg_file|RD2[11]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N21
cyclonev_lcell_comb \Reg_file|RD2[11]~72 (
// Equation(s):
// \Reg_file|RD2[11]~72_combout  = ( \Reg_file|RD2[11]~69_combout  & ( \Reg_file|RD2[11]~71_combout  & ( ((!\Instruction[15]~input_o  & (\Reg_file|RD2[11]~70_combout )) # (\Instruction[15]~input_o  & ((\Reg_file|RD2[11]~68_combout )))) # 
// (\Instruction[14]~input_o ) ) ) ) # ( !\Reg_file|RD2[11]~69_combout  & ( \Reg_file|RD2[11]~71_combout  & ( (!\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & (\Reg_file|RD2[11]~70_combout )) # (\Instruction[15]~input_o  & 
// ((\Reg_file|RD2[11]~68_combout ))))) # (\Instruction[14]~input_o  & (((!\Instruction[15]~input_o )))) ) ) ) # ( \Reg_file|RD2[11]~69_combout  & ( !\Reg_file|RD2[11]~71_combout  & ( (!\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & 
// (\Reg_file|RD2[11]~70_combout )) # (\Instruction[15]~input_o  & ((\Reg_file|RD2[11]~68_combout ))))) # (\Instruction[14]~input_o  & (((\Instruction[15]~input_o )))) ) ) ) # ( !\Reg_file|RD2[11]~69_combout  & ( !\Reg_file|RD2[11]~71_combout  & ( 
// (!\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & (\Reg_file|RD2[11]~70_combout )) # (\Instruction[15]~input_o  & ((\Reg_file|RD2[11]~68_combout ))))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Reg_file|RD2[11]~70_combout ),
	.datac(!\Instruction[15]~input_o ),
	.datad(!\Reg_file|RD2[11]~68_combout ),
	.datae(!\Reg_file|RD2[11]~69_combout ),
	.dataf(!\Reg_file|RD2[11]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[11]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[11]~72 .extended_lut = "off";
defparam \Reg_file|RD2[11]~72 .lut_mask = 64'h202A252F707A757F;
defparam \Reg_file|RD2[11]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N18
cyclonev_lcell_comb \Reg_file|RD2[11]~73 (
// Equation(s):
// \Reg_file|RD2[11]~73_combout  = ( \PCPlus8|Add0~29_sumout  & ( (\Reg_file|RD2[11]~72_combout ) # (\Reg_file|Equal2~0_combout ) ) ) # ( !\PCPlus8|Add0~29_sumout  & ( (!\Reg_file|Equal2~0_combout  & \Reg_file|RD2[11]~72_combout ) ) )

	.dataa(gnd),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\Reg_file|RD2[11]~72_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[11]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[11]~73 .extended_lut = "off";
defparam \Reg_file|RD2[11]~73 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Reg_file|RD2[11]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N17
dffeas \Reg_file|registers[12][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][12] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N4
dffeas \Reg_file|registers[14][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][12] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N53
dffeas \Reg_file|registers[13][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][12] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N3
cyclonev_lcell_comb \Reg_file|RD2[12]~76 (
// Equation(s):
// \Reg_file|RD2[12]~76_combout  = ( \Reg_file|registers[13][12]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[12][12]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[14][12]~q ))))) # 
// (\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) ) ) # ( !\Reg_file|registers[13][12]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[12][12]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[14][12]~q ))))) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[12][12]~q ),
	.datad(!\Reg_file|registers[14][12]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[13][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[12]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[12]~76 .extended_lut = "off";
defparam \Reg_file|RD2[12]~76 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \Reg_file|RD2[12]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N20
dffeas \Reg_file|registers[2][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][12] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N35
dffeas \Reg_file|registers[0][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][12] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N27
cyclonev_lcell_comb \Reg_file|registers[1][12]~feeder (
// Equation(s):
// \Reg_file|registers[1][12]~feeder_combout  = ( \MemToReg|C[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[1][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[1][12]~feeder .extended_lut = "off";
defparam \Reg_file|registers[1][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[1][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N29
dffeas \Reg_file|registers[1][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][12] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N42
cyclonev_lcell_comb \Reg_file|registers[3][12]~feeder (
// Equation(s):
// \Reg_file|registers[3][12]~feeder_combout  = ( \MemToReg|C[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[3][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[3][12]~feeder .extended_lut = "off";
defparam \Reg_file|registers[3][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[3][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N44
dffeas \Reg_file|registers[3][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][12] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N9
cyclonev_lcell_comb \Reg_file|RD2[12]~75 (
// Equation(s):
// \Reg_file|RD2[12]~75_combout  = ( \Reg_file|registers[1][12]~q  & ( \Reg_file|registers[3][12]~q  & ( ((!\Instruction[13]~input_o  & ((\Reg_file|registers[0][12]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[2][12]~q ))) # 
// (\Instruction[12]~input_o ) ) ) ) # ( !\Reg_file|registers[1][12]~q  & ( \Reg_file|registers[3][12]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[0][12]~q ))) # (\Instruction[13]~input_o  & 
// (\Reg_file|registers[2][12]~q )))) # (\Instruction[12]~input_o  & (((\Instruction[13]~input_o )))) ) ) ) # ( \Reg_file|registers[1][12]~q  & ( !\Reg_file|registers[3][12]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// ((\Reg_file|registers[0][12]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[2][12]~q )))) # (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )))) ) ) ) # ( !\Reg_file|registers[1][12]~q  & ( !\Reg_file|registers[3][12]~q  & ( 
// (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[0][12]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[2][12]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[2][12]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[0][12]~q ),
	.datae(!\Reg_file|registers[1][12]~q ),
	.dataf(!\Reg_file|registers[3][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[12]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[12]~75 .extended_lut = "off";
defparam \Reg_file|RD2[12]~75 .lut_mask = 64'h02A252F207A757F7;
defparam \Reg_file|RD2[12]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N8
dffeas \Reg_file|registers[11][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][12] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N55
dffeas \Reg_file|registers[8][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][12] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N38
dffeas \Reg_file|registers[10][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][12] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N17
dffeas \Reg_file|registers[9][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][12] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N9
cyclonev_lcell_comb \Reg_file|RD2[12]~74 (
// Equation(s):
// \Reg_file|RD2[12]~74_combout  = ( \Reg_file|registers[10][12]~q  & ( \Reg_file|registers[9][12]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o ) # (\Reg_file|registers[8][12]~q )))) # (\Instruction[12]~input_o  & 
// (((!\Instruction[13]~input_o )) # (\Reg_file|registers[11][12]~q ))) ) ) ) # ( !\Reg_file|registers[10][12]~q  & ( \Reg_file|registers[9][12]~q  & ( (!\Instruction[12]~input_o  & (((\Reg_file|registers[8][12]~q  & !\Instruction[13]~input_o )))) # 
// (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )) # (\Reg_file|registers[11][12]~q ))) ) ) ) # ( \Reg_file|registers[10][12]~q  & ( !\Reg_file|registers[9][12]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o ) # 
// (\Reg_file|registers[8][12]~q )))) # (\Instruction[12]~input_o  & (\Reg_file|registers[11][12]~q  & ((\Instruction[13]~input_o )))) ) ) ) # ( !\Reg_file|registers[10][12]~q  & ( !\Reg_file|registers[9][12]~q  & ( (!\Instruction[12]~input_o  & 
// (((\Reg_file|registers[8][12]~q  & !\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & (\Reg_file|registers[11][12]~q  & ((\Instruction[13]~input_o )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[11][12]~q ),
	.datac(!\Reg_file|registers[8][12]~q ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[10][12]~q ),
	.dataf(!\Reg_file|registers[9][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[12]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[12]~74 .extended_lut = "off";
defparam \Reg_file|RD2[12]~74 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \Reg_file|RD2[12]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N38
dffeas \Reg_file|registers[6][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][12] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N41
dffeas \Reg_file|registers[5][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][12] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N13
dffeas \Reg_file|registers[4][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][12] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N29
dffeas \Reg_file|registers[7][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][12] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N39
cyclonev_lcell_comb \Reg_file|RD2[12]~77 (
// Equation(s):
// \Reg_file|RD2[12]~77_combout  = ( \Reg_file|registers[4][12]~q  & ( \Reg_file|registers[7][12]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # (\Reg_file|registers[5][12]~q )))) # (\Instruction[13]~input_o  & 
// (((\Instruction[12]~input_o )) # (\Reg_file|registers[6][12]~q ))) ) ) ) # ( !\Reg_file|registers[4][12]~q  & ( \Reg_file|registers[7][12]~q  & ( (!\Instruction[13]~input_o  & (((\Instruction[12]~input_o  & \Reg_file|registers[5][12]~q )))) # 
// (\Instruction[13]~input_o  & (((\Instruction[12]~input_o )) # (\Reg_file|registers[6][12]~q ))) ) ) ) # ( \Reg_file|registers[4][12]~q  & ( !\Reg_file|registers[7][12]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # 
// (\Reg_file|registers[5][12]~q )))) # (\Instruction[13]~input_o  & (\Reg_file|registers[6][12]~q  & (!\Instruction[12]~input_o ))) ) ) ) # ( !\Reg_file|registers[4][12]~q  & ( !\Reg_file|registers[7][12]~q  & ( (!\Instruction[13]~input_o  & 
// (((\Instruction[12]~input_o  & \Reg_file|registers[5][12]~q )))) # (\Instruction[13]~input_o  & (\Reg_file|registers[6][12]~q  & (!\Instruction[12]~input_o ))) ) ) )

	.dataa(!\Reg_file|registers[6][12]~q ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[5][12]~q ),
	.datae(!\Reg_file|registers[4][12]~q ),
	.dataf(!\Reg_file|registers[7][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[12]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[12]~77 .extended_lut = "off";
defparam \Reg_file|RD2[12]~77 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Reg_file|RD2[12]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N15
cyclonev_lcell_comb \Reg_file|RD2[12]~78 (
// Equation(s):
// \Reg_file|RD2[12]~78_combout  = ( \Reg_file|RD2[12]~74_combout  & ( \Reg_file|RD2[12]~77_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|RD2[12]~75_combout ) # (\Instruction[15]~input_o )))) # (\Instruction[14]~input_o  & 
// (((!\Instruction[15]~input_o )) # (\Reg_file|RD2[12]~76_combout ))) ) ) ) # ( !\Reg_file|RD2[12]~74_combout  & ( \Reg_file|RD2[12]~77_combout  & ( (!\Instruction[14]~input_o  & (((!\Instruction[15]~input_o  & \Reg_file|RD2[12]~75_combout )))) # 
// (\Instruction[14]~input_o  & (((!\Instruction[15]~input_o )) # (\Reg_file|RD2[12]~76_combout ))) ) ) ) # ( \Reg_file|RD2[12]~74_combout  & ( !\Reg_file|RD2[12]~77_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|RD2[12]~75_combout ) # 
// (\Instruction[15]~input_o )))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[12]~76_combout  & (\Instruction[15]~input_o ))) ) ) ) # ( !\Reg_file|RD2[12]~74_combout  & ( !\Reg_file|RD2[12]~77_combout  & ( (!\Instruction[14]~input_o  & 
// (((!\Instruction[15]~input_o  & \Reg_file|RD2[12]~75_combout )))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[12]~76_combout  & (\Instruction[15]~input_o ))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Reg_file|RD2[12]~76_combout ),
	.datac(!\Instruction[15]~input_o ),
	.datad(!\Reg_file|RD2[12]~75_combout ),
	.datae(!\Reg_file|RD2[12]~74_combout ),
	.dataf(!\Reg_file|RD2[12]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[12]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[12]~78 .extended_lut = "off";
defparam \Reg_file|RD2[12]~78 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Reg_file|RD2[12]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N42
cyclonev_lcell_comb \ALUSrc_ins|C[12]~20 (
// Equation(s):
// \ALUSrc_ins|C[12]~20_combout  = ( \Reg_file|Equal2~0_combout  & ( \PCPlus8|Add0~33_sumout  & ( ((\Instruction[10]~input_o  & \ALUSrc_ins|C[2]~0_combout )) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout ) ) ) ) # ( !\Reg_file|Equal2~0_combout  & ( 
// \PCPlus8|Add0~33_sumout  & ( (!\Instruction[10]~input_o  & (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Reg_file|RD2[12]~78_combout )))) # (\Instruction[10]~input_o  & (((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & \Reg_file|RD2[12]~78_combout )) # 
// (\ALUSrc_ins|C[2]~0_combout ))) ) ) ) # ( \Reg_file|Equal2~0_combout  & ( !\PCPlus8|Add0~33_sumout  & ( (\Instruction[10]~input_o  & \ALUSrc_ins|C[2]~0_combout ) ) ) ) # ( !\Reg_file|Equal2~0_combout  & ( !\PCPlus8|Add0~33_sumout  & ( 
// (!\Instruction[10]~input_o  & (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Reg_file|RD2[12]~78_combout )))) # (\Instruction[10]~input_o  & (((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & \Reg_file|RD2[12]~78_combout )) # (\ALUSrc_ins|C[2]~0_combout ))) ) ) 
// )

	.dataa(!\Instruction[10]~input_o ),
	.datab(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datac(!\ALUSrc_ins|C[2]~0_combout ),
	.datad(!\Reg_file|RD2[12]~78_combout ),
	.datae(!\Reg_file|Equal2~0_combout ),
	.dataf(!\PCPlus8|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[12]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[12]~20 .extended_lut = "off";
defparam \ALUSrc_ins|C[12]~20 .lut_mask = 64'h0537050505373737;
defparam \ALUSrc_ins|C[12]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N27
cyclonev_lcell_comb \Reg_file|RD1[12]~71 (
// Equation(s):
// \Reg_file|RD1[12]~71_combout  = ( \Reg_file|registers[1][12]~q  & ( \Reg_file|registers[2][12]~q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|registers[0][12]~q )) # (\Instruction[16]~input_o ))) # (\Instruction[17]~input_o  & 
// ((!\Instruction[16]~input_o ) # ((\Reg_file|registers[3][12]~q )))) ) ) ) # ( !\Reg_file|registers[1][12]~q  & ( \Reg_file|registers[2][12]~q  & ( (!\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & (\Reg_file|registers[0][12]~q ))) # 
// (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # ((\Reg_file|registers[3][12]~q )))) ) ) ) # ( \Reg_file|registers[1][12]~q  & ( !\Reg_file|registers[2][12]~q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|registers[0][12]~q )) # 
// (\Instruction[16]~input_o ))) # (\Instruction[17]~input_o  & (\Instruction[16]~input_o  & ((\Reg_file|registers[3][12]~q )))) ) ) ) # ( !\Reg_file|registers[1][12]~q  & ( !\Reg_file|registers[2][12]~q  & ( (!\Instruction[17]~input_o  & 
// (!\Instruction[16]~input_o  & (\Reg_file|registers[0][12]~q ))) # (\Instruction[17]~input_o  & (\Instruction[16]~input_o  & ((\Reg_file|registers[3][12]~q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[0][12]~q ),
	.datad(!\Reg_file|registers[3][12]~q ),
	.datae(!\Reg_file|registers[1][12]~q ),
	.dataf(!\Reg_file|registers[2][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[12]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[12]~71 .extended_lut = "off";
defparam \Reg_file|RD1[12]~71 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Reg_file|RD1[12]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N51
cyclonev_lcell_comb \Reg_file|RD1[12]~68 (
// Equation(s):
// \Reg_file|RD1[12]~68_combout  = ( \Reg_file|registers[14][12]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[12][12]~q )) # (\Instruction[17]~input_o ))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[13][12]~q )))) ) ) # ( !\Reg_file|registers[14][12]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[12][12]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[13][12]~q ))))) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[12][12]~q ),
	.datad(!\Reg_file|registers[13][12]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[14][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[12]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[12]~68 .extended_lut = "off";
defparam \Reg_file|RD1[12]~68 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \Reg_file|RD1[12]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N24
cyclonev_lcell_comb \Reg_file|RD1[12]~69 (
// Equation(s):
// \Reg_file|RD1[12]~69_combout  = ( \Reg_file|registers[6][12]~q  & ( \Reg_file|registers[7][12]~q  & ( ((!\Instruction[16]~input_o  & ((\Reg_file|registers[4][12]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[5][12]~q ))) # 
// (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|registers[6][12]~q  & ( \Reg_file|registers[7][12]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o  & \Reg_file|registers[4][12]~q )))) # (\Instruction[16]~input_o  & 
// (((\Instruction[17]~input_o )) # (\Reg_file|registers[5][12]~q ))) ) ) ) # ( \Reg_file|registers[6][12]~q  & ( !\Reg_file|registers[7][12]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[4][12]~q ) # (\Instruction[17]~input_o )))) # 
// (\Instruction[16]~input_o  & (\Reg_file|registers[5][12]~q  & (!\Instruction[17]~input_o ))) ) ) ) # ( !\Reg_file|registers[6][12]~q  & ( !\Reg_file|registers[7][12]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & 
// ((\Reg_file|registers[4][12]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[5][12]~q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[5][12]~q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[4][12]~q ),
	.datae(!\Reg_file|registers[6][12]~q ),
	.dataf(!\Reg_file|registers[7][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[12]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[12]~69 .extended_lut = "off";
defparam \Reg_file|RD1[12]~69 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Reg_file|RD1[12]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N39
cyclonev_lcell_comb \Reg_file|RD1[12]~70 (
// Equation(s):
// \Reg_file|RD1[12]~70_combout  = ( \Reg_file|registers[10][12]~q  & ( \Reg_file|registers[9][12]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o ) # (\Reg_file|registers[8][12]~q )))) # (\Instruction[16]~input_o  & 
// (((!\Instruction[17]~input_o )) # (\Reg_file|registers[11][12]~q ))) ) ) ) # ( !\Reg_file|registers[10][12]~q  & ( \Reg_file|registers[9][12]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[8][12]~q  & !\Instruction[17]~input_o )))) # 
// (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # (\Reg_file|registers[11][12]~q ))) ) ) ) # ( \Reg_file|registers[10][12]~q  & ( !\Reg_file|registers[9][12]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o ) # 
// (\Reg_file|registers[8][12]~q )))) # (\Instruction[16]~input_o  & (\Reg_file|registers[11][12]~q  & ((\Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|registers[10][12]~q  & ( !\Reg_file|registers[9][12]~q  & ( (!\Instruction[16]~input_o  & 
// (((\Reg_file|registers[8][12]~q  & !\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (\Reg_file|registers[11][12]~q  & ((\Instruction[17]~input_o )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[11][12]~q ),
	.datac(!\Reg_file|registers[8][12]~q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[10][12]~q ),
	.dataf(!\Reg_file|registers[9][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[12]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[12]~70 .extended_lut = "off";
defparam \Reg_file|RD1[12]~70 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \Reg_file|RD1[12]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \Reg_file|RD1[12]~72 (
// Equation(s):
// \Reg_file|RD1[12]~72_combout  = ( \Reg_file|RD1[12]~69_combout  & ( \Reg_file|RD1[12]~70_combout  & ( (!\Instruction[19]~input_o  & (((\Reg_file|RD1[12]~71_combout )) # (\Instruction[18]~input_o ))) # (\Instruction[19]~input_o  & 
// ((!\Instruction[18]~input_o ) # ((\Reg_file|RD1[12]~68_combout )))) ) ) ) # ( !\Reg_file|RD1[12]~69_combout  & ( \Reg_file|RD1[12]~70_combout  & ( (!\Instruction[19]~input_o  & (!\Instruction[18]~input_o  & (\Reg_file|RD1[12]~71_combout ))) # 
// (\Instruction[19]~input_o  & ((!\Instruction[18]~input_o ) # ((\Reg_file|RD1[12]~68_combout )))) ) ) ) # ( \Reg_file|RD1[12]~69_combout  & ( !\Reg_file|RD1[12]~70_combout  & ( (!\Instruction[19]~input_o  & (((\Reg_file|RD1[12]~71_combout )) # 
// (\Instruction[18]~input_o ))) # (\Instruction[19]~input_o  & (\Instruction[18]~input_o  & ((\Reg_file|RD1[12]~68_combout )))) ) ) ) # ( !\Reg_file|RD1[12]~69_combout  & ( !\Reg_file|RD1[12]~70_combout  & ( (!\Instruction[19]~input_o  & 
// (!\Instruction[18]~input_o  & (\Reg_file|RD1[12]~71_combout ))) # (\Instruction[19]~input_o  & (\Instruction[18]~input_o  & ((\Reg_file|RD1[12]~68_combout )))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|RD1[12]~71_combout ),
	.datad(!\Reg_file|RD1[12]~68_combout ),
	.datae(!\Reg_file|RD1[12]~69_combout ),
	.dataf(!\Reg_file|RD1[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[12]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[12]~72 .extended_lut = "off";
defparam \Reg_file|RD1[12]~72 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Reg_file|RD1[12]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \Reg_file|RD1[12]~73 (
// Equation(s):
// \Reg_file|RD1[12]~73_combout  = ( \PCPlus8|Add0~33_sumout  & ( (\Reg_file|RD1[12]~72_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~33_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[12]~72_combout ) ) )

	.dataa(!\Reg_file|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Reg_file|RD1[12]~72_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[12]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[12]~73 .extended_lut = "off";
defparam \Reg_file|RD1[12]~73 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Reg_file|RD1[12]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N30
cyclonev_lcell_comb \ALU_ins|Mux19~0 (
// Equation(s):
// \ALU_ins|Mux19~0_combout  = ( \Reg_file|RD1[12]~73_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) # (\ALUSrc_ins|C[12]~20_combout ) ) ) # ( !\Reg_file|RD1[12]~73_combout  & ( (\ALUSrc_ins|C[12]~20_combout  & 
// \CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ALUSrc_ins|C[12]~20_combout ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[12]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux19~0 .extended_lut = "off";
defparam \ALU_ins|Mux19~0 .lut_mask = 64'h030303033F3F3F3F;
defparam \ALU_ins|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \readData[12]~input (
	.i(readData[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[12]~input_o ));
// synopsys translate_off
defparam \readData[12]~input .bus_hold = "false";
defparam \readData[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N39
cyclonev_lcell_comb \ALU_ins|Add0~49 (
// Equation(s):
// \ALU_ins|Add0~49_sumout  = SUM(( !\ALUSrc_ins|C[12]~20_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \Reg_file|RD1[12]~73_combout  ) + ( \ALU_ins|Add0~46  ))
// \ALU_ins|Add0~50  = CARRY(( !\ALUSrc_ins|C[12]~20_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \Reg_file|RD1[12]~73_combout  ) + ( \ALU_ins|Add0~46  ))

	.dataa(!\Instruction[27]~input_o ),
	.datab(!\Instruction[26]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\ALUSrc_ins|C[12]~20_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[12]~73_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~49_sumout ),
	.cout(\ALU_ins|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~49 .extended_lut = "off";
defparam \ALU_ins|Add0~49 .lut_mask = 64'h0000FF00000008F7;
defparam \ALU_ins|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N24
cyclonev_lcell_comb \MemToReg|C[12]~12 (
// Equation(s):
// \MemToReg|C[12]~12_combout  = ( \readData[12]~input_o  & ( \ALU_ins|Add0~49_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((\ALU_ins|Mux19~0_combout ) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout )) ) ) ) # ( !\readData[12]~input_o  & ( 
// \ALU_ins|Add0~49_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux19~0_combout ))) ) ) ) # ( \readData[12]~input_o  & ( !\ALU_ins|Add0~49_sumout  & ( 
// ((\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Mux19~0_combout )) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) ) ) ) # ( !\readData[12]~input_o  & ( !\ALU_ins|Add0~49_sumout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & \ALU_ins|Mux19~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datad(!\ALU_ins|Mux19~0_combout ),
	.datae(!\readData[12]~input_o ),
	.dataf(!\ALU_ins|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[12]~12 .extended_lut = "off";
defparam \MemToReg|C[12]~12 .lut_mask = 64'h00300F3FC0F0CFFF;
defparam \MemToReg|C[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N32
dffeas \PC_Register|Q[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~41_sumout ),
	.asdata(\MemToReg|C[12]~12_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[12] .is_wysiwyg = "true";
defparam \PC_Register|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \PCPlus4|Add0~41 (
// Equation(s):
// \PCPlus4|Add0~41_sumout  = SUM(( \PC_Register|Q [12] ) + ( GND ) + ( \PCPlus4|Add0~38  ))
// \PCPlus4|Add0~42  = CARRY(( \PC_Register|Q [12] ) + ( GND ) + ( \PCPlus4|Add0~38  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~41_sumout ),
	.cout(\PCPlus4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~41 .extended_lut = "off";
defparam \PCPlus4|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N30
cyclonev_lcell_comb \PCPlus8|Add0~33 (
// Equation(s):
// \PCPlus8|Add0~33_sumout  = SUM(( \PCPlus4|Add0~41_sumout  ) + ( GND ) + ( \PCPlus8|Add0~30  ))
// \PCPlus8|Add0~34  = CARRY(( \PCPlus4|Add0~41_sumout  ) + ( GND ) + ( \PCPlus8|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~33_sumout ),
	.cout(\PCPlus8|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~33 .extended_lut = "off";
defparam \PCPlus8|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N21
cyclonev_lcell_comb \Reg_file|RD2[12]~79 (
// Equation(s):
// \Reg_file|RD2[12]~79_combout  = ( \Reg_file|RD2[12]~78_combout  & ( (!\Reg_file|Equal2~0_combout ) # (\PCPlus8|Add0~33_sumout ) ) ) # ( !\Reg_file|RD2[12]~78_combout  & ( (\Reg_file|Equal2~0_combout  & \PCPlus8|Add0~33_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal2~0_combout ),
	.datad(!\PCPlus8|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD2[12]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[12]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[12]~79 .extended_lut = "off";
defparam \Reg_file|RD2[12]~79 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Reg_file|RD2[12]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N5
dffeas \Reg_file|registers[14][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][13] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N47
dffeas \Reg_file|registers[13][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][13] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N13
dffeas \Reg_file|registers[12][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][13] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \Reg_file|RD1[13]~74 (
// Equation(s):
// \Reg_file|RD1[13]~74_combout  = ( \Reg_file|registers[12][13]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[14][13]~q )))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[13][13]~q )))) ) ) # ( !\Reg_file|registers[12][13]~q  & ( (!\Instruction[16]~input_o  & (\Instruction[17]~input_o  & (\Reg_file|registers[14][13]~q ))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[13][13]~q )))) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[14][13]~q ),
	.datad(!\Reg_file|registers[13][13]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[13]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[13]~74 .extended_lut = "off";
defparam \Reg_file|RD1[13]~74 .lut_mask = 64'h024602468ACE8ACE;
defparam \Reg_file|RD1[13]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N47
dffeas \Reg_file|registers[1][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][13] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N17
dffeas \Reg_file|registers[0][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][13] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N44
dffeas \Reg_file|registers[3][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][13] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N50
dffeas \Reg_file|registers[2][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][13] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N27
cyclonev_lcell_comb \Reg_file|RD1[13]~77 (
// Equation(s):
// \Reg_file|RD1[13]~77_combout  = ( \Reg_file|registers[3][13]~q  & ( \Reg_file|registers[2][13]~q  & ( ((!\Instruction[16]~input_o  & ((\Reg_file|registers[0][13]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[1][13]~q ))) # 
// (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|registers[3][13]~q  & ( \Reg_file|registers[2][13]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[0][13]~q )) # (\Instruction[17]~input_o ))) # (\Instruction[16]~input_o  & 
// (!\Instruction[17]~input_o  & (\Reg_file|registers[1][13]~q ))) ) ) ) # ( \Reg_file|registers[3][13]~q  & ( !\Reg_file|registers[2][13]~q  & ( (!\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & ((\Reg_file|registers[0][13]~q )))) # 
// (\Instruction[16]~input_o  & (((\Reg_file|registers[1][13]~q )) # (\Instruction[17]~input_o ))) ) ) ) # ( !\Reg_file|registers[3][13]~q  & ( !\Reg_file|registers[2][13]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & 
// ((\Reg_file|registers[0][13]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[1][13]~q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[1][13]~q ),
	.datad(!\Reg_file|registers[0][13]~q ),
	.datae(!\Reg_file|registers[3][13]~q ),
	.dataf(!\Reg_file|registers[2][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[13]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[13]~77 .extended_lut = "off";
defparam \Reg_file|RD1[13]~77 .lut_mask = 64'h048C159D26AE37BF;
defparam \Reg_file|RD1[13]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N29
dffeas \Reg_file|registers[8][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][13] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N56
dffeas \Reg_file|registers[10][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][13] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N4
dffeas \Reg_file|registers[9][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][13] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N50
dffeas \Reg_file|registers[11][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][13] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \Reg_file|RD1[13]~76 (
// Equation(s):
// \Reg_file|RD1[13]~76_combout  = ( \Reg_file|registers[9][13]~q  & ( \Reg_file|registers[11][13]~q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|registers[8][13]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[10][13]~q )))) # 
// (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|registers[9][13]~q  & ( \Reg_file|registers[11][13]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[8][13]~q )) # (\Instruction[17]~input_o  & 
// ((\Reg_file|registers[10][13]~q ))))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) ) ) ) # ( \Reg_file|registers[9][13]~q  & ( !\Reg_file|registers[11][13]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// (\Reg_file|registers[8][13]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[10][13]~q ))))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|registers[9][13]~q  & ( !\Reg_file|registers[11][13]~q  & ( 
// (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[8][13]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[10][13]~q ))))) ) ) )

	.dataa(!\Reg_file|registers[8][13]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[10][13]~q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[9][13]~q ),
	.dataf(!\Reg_file|registers[11][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[13]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[13]~76 .extended_lut = "off";
defparam \Reg_file|RD1[13]~76 .lut_mask = 64'h440C770C443F773F;
defparam \Reg_file|RD1[13]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N47
dffeas \Reg_file|registers[5][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][13] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N5
dffeas \Reg_file|registers[7][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MemToReg|C[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][13] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N35
dffeas \Reg_file|registers[4][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][13] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N38
dffeas \Reg_file|registers[6][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][13] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N21
cyclonev_lcell_comb \Reg_file|RD1[13]~75 (
// Equation(s):
// \Reg_file|RD1[13]~75_combout  = ( \Reg_file|registers[4][13]~q  & ( \Reg_file|registers[6][13]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & (\Reg_file|registers[5][13]~q )) # (\Instruction[17]~input_o  & 
// ((\Reg_file|registers[7][13]~q )))) ) ) ) # ( !\Reg_file|registers[4][13]~q  & ( \Reg_file|registers[6][13]~q  & ( (!\Instruction[16]~input_o  & (\Instruction[17]~input_o )) # (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// (\Reg_file|registers[5][13]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[7][13]~q ))))) ) ) ) # ( \Reg_file|registers[4][13]~q  & ( !\Reg_file|registers[6][13]~q  & ( (!\Instruction[16]~input_o  & (!\Instruction[17]~input_o )) # 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[5][13]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[7][13]~q ))))) ) ) ) # ( !\Reg_file|registers[4][13]~q  & ( !\Reg_file|registers[6][13]~q  & ( 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[5][13]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[7][13]~q ))))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[5][13]~q ),
	.datad(!\Reg_file|registers[7][13]~q ),
	.datae(!\Reg_file|registers[4][13]~q ),
	.dataf(!\Reg_file|registers[6][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[13]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[13]~75 .extended_lut = "off";
defparam \Reg_file|RD1[13]~75 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Reg_file|RD1[13]~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N54
cyclonev_lcell_comb \Reg_file|RD1[13]~78 (
// Equation(s):
// \Reg_file|RD1[13]~78_combout  = ( \Reg_file|RD1[13]~76_combout  & ( \Reg_file|RD1[13]~75_combout  & ( (!\Instruction[19]~input_o  & (((\Reg_file|RD1[13]~77_combout ) # (\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & 
// (((!\Instruction[18]~input_o )) # (\Reg_file|RD1[13]~74_combout ))) ) ) ) # ( !\Reg_file|RD1[13]~76_combout  & ( \Reg_file|RD1[13]~75_combout  & ( (!\Instruction[19]~input_o  & (((\Reg_file|RD1[13]~77_combout ) # (\Instruction[18]~input_o )))) # 
// (\Instruction[19]~input_o  & (\Reg_file|RD1[13]~74_combout  & (\Instruction[18]~input_o ))) ) ) ) # ( \Reg_file|RD1[13]~76_combout  & ( !\Reg_file|RD1[13]~75_combout  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o  & 
// \Reg_file|RD1[13]~77_combout )))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|RD1[13]~74_combout ))) ) ) ) # ( !\Reg_file|RD1[13]~76_combout  & ( !\Reg_file|RD1[13]~75_combout  & ( (!\Instruction[19]~input_o  & 
// (((!\Instruction[18]~input_o  & \Reg_file|RD1[13]~77_combout )))) # (\Instruction[19]~input_o  & (\Reg_file|RD1[13]~74_combout  & (\Instruction[18]~input_o ))) ) ) )

	.dataa(!\Reg_file|RD1[13]~74_combout ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|RD1[13]~77_combout ),
	.datae(!\Reg_file|RD1[13]~76_combout ),
	.dataf(!\Reg_file|RD1[13]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[13]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[13]~78 .extended_lut = "off";
defparam \Reg_file|RD1[13]~78 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Reg_file|RD1[13]~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \Reg_file|RD1[13]~79 (
// Equation(s):
// \Reg_file|RD1[13]~79_combout  = ( \PCPlus8|Add0~37_sumout  & ( (\Reg_file|RD1[13]~78_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~37_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[13]~78_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(!\Reg_file|RD1[13]~78_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[13]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[13]~79 .extended_lut = "off";
defparam \Reg_file|RD1[13]~79 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Reg_file|RD1[13]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \Reg_file|RD2[13]~82 (
// Equation(s):
// \Reg_file|RD2[13]~82_combout  = ( \Reg_file|registers[13][13]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[12][13]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[14][13]~q )))) # 
// (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )))) ) ) # ( !\Reg_file|registers[13][13]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[12][13]~q ))) # (\Instruction[13]~input_o  & 
// (\Reg_file|registers[14][13]~q )))) ) )

	.dataa(!\Reg_file|registers[14][13]~q ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[12][13]~q ),
	.datae(!\Reg_file|registers[13][13]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[13]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[13]~82 .extended_lut = "off";
defparam \Reg_file|RD2[13]~82 .lut_mask = 64'h04C434F404C434F4;
defparam \Reg_file|RD2[13]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N9
cyclonev_lcell_comb \Reg_file|RD2[13]~81 (
// Equation(s):
// \Reg_file|RD2[13]~81_combout  = ( \Reg_file|registers[2][13]~q  & ( \Reg_file|registers[0][13]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & ((\Reg_file|registers[1][13]~q ))) # (\Instruction[13]~input_o  & 
// (\Reg_file|registers[3][13]~q ))) ) ) ) # ( !\Reg_file|registers[2][13]~q  & ( \Reg_file|registers[0][13]~q  & ( (!\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) # (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// ((\Reg_file|registers[1][13]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[3][13]~q )))) ) ) ) # ( \Reg_file|registers[2][13]~q  & ( !\Reg_file|registers[0][13]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o )) # 
// (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[1][13]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[3][13]~q )))) ) ) ) # ( !\Reg_file|registers[2][13]~q  & ( !\Reg_file|registers[0][13]~q  & ( 
// (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[1][13]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[3][13]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[3][13]~q ),
	.datad(!\Reg_file|registers[1][13]~q ),
	.datae(!\Reg_file|registers[2][13]~q ),
	.dataf(!\Reg_file|registers[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[13]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[13]~81 .extended_lut = "off";
defparam \Reg_file|RD2[13]~81 .lut_mask = 64'h0145236789CDABEF;
defparam \Reg_file|RD2[13]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \Reg_file|RD2[13]~80 (
// Equation(s):
// \Reg_file|RD2[13]~80_combout  = ( \Reg_file|registers[8][13]~q  & ( \Reg_file|registers[9][13]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & ((\Reg_file|registers[10][13]~q ))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[11][13]~q ))) ) ) ) # ( !\Reg_file|registers[8][13]~q  & ( \Reg_file|registers[9][13]~q  & ( (!\Instruction[12]~input_o  & (((\Reg_file|registers[10][13]~q  & \Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & 
// (((!\Instruction[13]~input_o )) # (\Reg_file|registers[11][13]~q ))) ) ) ) # ( \Reg_file|registers[8][13]~q  & ( !\Reg_file|registers[9][13]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[10][13]~q )))) # 
// (\Instruction[12]~input_o  & (\Reg_file|registers[11][13]~q  & ((\Instruction[13]~input_o )))) ) ) ) # ( !\Reg_file|registers[8][13]~q  & ( !\Reg_file|registers[9][13]~q  & ( (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[10][13]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[11][13]~q )))) ) ) )

	.dataa(!\Reg_file|registers[11][13]~q ),
	.datab(!\Reg_file|registers[10][13]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[8][13]~q ),
	.dataf(!\Reg_file|registers[9][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[13]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[13]~80 .extended_lut = "off";
defparam \Reg_file|RD2[13]~80 .lut_mask = 64'h0035F0350F35FF35;
defparam \Reg_file|RD2[13]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \Reg_file|RD2[13]~83 (
// Equation(s):
// \Reg_file|RD2[13]~83_combout  = ( \Reg_file|registers[6][13]~q  & ( \Reg_file|registers[5][13]~q  & ( (!\Instruction[12]~input_o  & (((\Reg_file|registers[4][13]~q ) # (\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & 
// (((!\Instruction[13]~input_o )) # (\Reg_file|registers[7][13]~q ))) ) ) ) # ( !\Reg_file|registers[6][13]~q  & ( \Reg_file|registers[5][13]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o  & \Reg_file|registers[4][13]~q )))) # 
// (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )) # (\Reg_file|registers[7][13]~q ))) ) ) ) # ( \Reg_file|registers[6][13]~q  & ( !\Reg_file|registers[5][13]~q  & ( (!\Instruction[12]~input_o  & (((\Reg_file|registers[4][13]~q ) # 
// (\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & (\Reg_file|registers[7][13]~q  & (\Instruction[13]~input_o ))) ) ) ) # ( !\Reg_file|registers[6][13]~q  & ( !\Reg_file|registers[5][13]~q  & ( (!\Instruction[12]~input_o  & 
// (((!\Instruction[13]~input_o  & \Reg_file|registers[4][13]~q )))) # (\Instruction[12]~input_o  & (\Reg_file|registers[7][13]~q  & (\Instruction[13]~input_o ))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[7][13]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[4][13]~q ),
	.datae(!\Reg_file|registers[6][13]~q ),
	.dataf(!\Reg_file|registers[5][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[13]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[13]~83 .extended_lut = "off";
defparam \Reg_file|RD2[13]~83 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Reg_file|RD2[13]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N21
cyclonev_lcell_comb \Reg_file|RD2[13]~84 (
// Equation(s):
// \Reg_file|RD2[13]~84_combout  = ( \Reg_file|RD2[13]~80_combout  & ( \Reg_file|RD2[13]~83_combout  & ( (!\Instruction[14]~input_o  & (((\Instruction[15]~input_o ) # (\Reg_file|RD2[13]~81_combout )))) # (\Instruction[14]~input_o  & 
// (((!\Instruction[15]~input_o )) # (\Reg_file|RD2[13]~82_combout ))) ) ) ) # ( !\Reg_file|RD2[13]~80_combout  & ( \Reg_file|RD2[13]~83_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|RD2[13]~81_combout  & !\Instruction[15]~input_o )))) # 
// (\Instruction[14]~input_o  & (((!\Instruction[15]~input_o )) # (\Reg_file|RD2[13]~82_combout ))) ) ) ) # ( \Reg_file|RD2[13]~80_combout  & ( !\Reg_file|RD2[13]~83_combout  & ( (!\Instruction[14]~input_o  & (((\Instruction[15]~input_o ) # 
// (\Reg_file|RD2[13]~81_combout )))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[13]~82_combout  & ((\Instruction[15]~input_o )))) ) ) ) # ( !\Reg_file|RD2[13]~80_combout  & ( !\Reg_file|RD2[13]~83_combout  & ( (!\Instruction[14]~input_o  & 
// (((\Reg_file|RD2[13]~81_combout  & !\Instruction[15]~input_o )))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[13]~82_combout  & ((\Instruction[15]~input_o )))) ) ) )

	.dataa(!\Reg_file|RD2[13]~82_combout ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Reg_file|RD2[13]~81_combout ),
	.datad(!\Instruction[15]~input_o ),
	.datae(!\Reg_file|RD2[13]~80_combout ),
	.dataf(!\Reg_file|RD2[13]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[13]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[13]~84 .extended_lut = "off";
defparam \Reg_file|RD2[13]~84 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Reg_file|RD2[13]~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \ALUSrc_ins|C[13]~21 (
// Equation(s):
// \ALUSrc_ins|C[13]~21_combout  = ( \Reg_file|RD2[13]~84_combout  & ( \PCPlus8|Add0~37_sumout  & ( (\Instruction[11]~input_o ) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout ) ) ) ) # ( !\Reg_file|RD2[13]~84_combout  & ( \PCPlus8|Add0~37_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (\Instruction[11]~input_o )) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Reg_file|Equal2~0_combout ))) ) ) ) # ( \Reg_file|RD2[13]~84_combout  & ( !\PCPlus8|Add0~37_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (\Instruction[11]~input_o )) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((!\Reg_file|Equal2~0_combout ))) ) ) ) # ( !\Reg_file|RD2[13]~84_combout  & ( !\PCPlus8|Add0~37_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & \Instruction[11]~input_o ) ) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datab(!\Instruction[11]~input_o ),
	.datac(gnd),
	.datad(!\Reg_file|Equal2~0_combout ),
	.datae(!\Reg_file|RD2[13]~84_combout ),
	.dataf(!\PCPlus8|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[13]~21 .extended_lut = "off";
defparam \ALUSrc_ins|C[13]~21 .lut_mask = 64'h2222772222777777;
defparam \ALUSrc_ins|C[13]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N15
cyclonev_lcell_comb \ALU_ins|Mux18~0 (
// Equation(s):
// \ALU_ins|Mux18~0_combout  = (!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (\Reg_file|RD1[13]~79_combout  & (!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[13]~21_combout ))) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (((!\ALUSrc_ins|C[2]~1_combout 
//  & \ALUSrc_ins|C[13]~21_combout )) # (\Reg_file|RD1[13]~79_combout )))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datab(!\Reg_file|RD1[13]~79_combout ),
	.datac(!\ALUSrc_ins|C[2]~1_combout ),
	.datad(!\ALUSrc_ins|C[13]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux18~0 .extended_lut = "off";
defparam \ALU_ins|Mux18~0 .lut_mask = 64'h1171117111711171;
defparam \ALU_ins|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \readData[13]~input (
	.i(readData[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[13]~input_o ));
// synopsys translate_off
defparam \readData[13]~input .bus_hold = "false";
defparam \readData[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \ALU_ins|Add0~53 (
// Equation(s):
// \ALU_ins|Add0~53_sumout  = SUM(( \Reg_file|RD1[13]~79_combout  ) + ( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[13]~21_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & 
// (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[13]~21_combout ))))) ) + ( \ALU_ins|Add0~50  ))
// \ALU_ins|Add0~54  = CARRY(( \Reg_file|RD1[13]~79_combout  ) + ( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[13]~21_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & 
// (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[13]~21_combout ))))) ) + ( \ALU_ins|Add0~50  ))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Decoder0~0_combout ),
	.datad(!\Reg_file|RD1[13]~79_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[13]~21_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~53_sumout ),
	.cout(\ALU_ins|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~53 .extended_lut = "off";
defparam \ALU_ins|Add0~53 .lut_mask = 64'h0000AF63000000FF;
defparam \ALU_ins|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N3
cyclonev_lcell_comb \MemToReg|C[13]~13 (
// Equation(s):
// \MemToReg|C[13]~13_combout  = ( \ALU_ins|Add0~53_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((\ALU_ins|Mux18~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[13]~input_o )))) ) ) # ( !\ALU_ins|Add0~53_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & (\ALU_ins|Mux18~0_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[13]~input_o )))) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datac(!\ALU_ins|Mux18~0_combout ),
	.datad(!\readData[13]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[13]~13 .extended_lut = "off";
defparam \MemToReg|C[13]~13 .lut_mask = 64'h043704378CBF8CBF;
defparam \MemToReg|C[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N35
dffeas \PC_Register|Q[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~45_sumout ),
	.asdata(\MemToReg|C[13]~13_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[13] .is_wysiwyg = "true";
defparam \PC_Register|Q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N33
cyclonev_lcell_comb \PCPlus4|Add0~45 (
// Equation(s):
// \PCPlus4|Add0~45_sumout  = SUM(( \PC_Register|Q [13] ) + ( GND ) + ( \PCPlus4|Add0~42  ))
// \PCPlus4|Add0~46  = CARRY(( \PC_Register|Q [13] ) + ( GND ) + ( \PCPlus4|Add0~42  ))

	.dataa(!\PC_Register|Q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~45_sumout ),
	.cout(\PCPlus4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~45 .extended_lut = "off";
defparam \PCPlus4|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N33
cyclonev_lcell_comb \PCPlus8|Add0~37 (
// Equation(s):
// \PCPlus8|Add0~37_sumout  = SUM(( \PCPlus4|Add0~45_sumout  ) + ( GND ) + ( \PCPlus8|Add0~34  ))
// \PCPlus8|Add0~38  = CARRY(( \PCPlus4|Add0~45_sumout  ) + ( GND ) + ( \PCPlus8|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~37_sumout ),
	.cout(\PCPlus8|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~37 .extended_lut = "off";
defparam \PCPlus8|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \Reg_file|RD2[13]~85 (
// Equation(s):
// \Reg_file|RD2[13]~85_combout  = ( \Reg_file|Equal2~0_combout  & ( \PCPlus8|Add0~37_sumout  ) ) # ( !\Reg_file|Equal2~0_combout  & ( \Reg_file|RD2[13]~84_combout  ) )

	.dataa(gnd),
	.datab(!\PCPlus8|Add0~37_sumout ),
	.datac(!\Reg_file|RD2[13]~84_combout ),
	.datad(gnd),
	.datae(!\Reg_file|Equal2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[13]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[13]~85 .extended_lut = "off";
defparam \Reg_file|RD2[13]~85 .lut_mask = 64'h0F0F33330F0F3333;
defparam \Reg_file|RD2[13]~85 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N35
cyclonev_io_ibuf \readData[14]~input (
	.i(readData[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[14]~input_o ));
// synopsys translate_off
defparam \readData[14]~input .bus_hold = "false";
defparam \readData[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y8_N2
dffeas \Reg_file|registers[7][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][14] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N20
dffeas \Reg_file|registers[6][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][14] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N35
dffeas \Reg_file|registers[5][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][14] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N36
cyclonev_lcell_comb \Reg_file|RD1[14]~81 (
// Equation(s):
// \Reg_file|RD1[14]~81_combout  = ( \Reg_file|registers[4][14]~q  & ( \Reg_file|registers[5][14]~q  & ( (!\Instruction[17]~input_o ) # ((!\Instruction[16]~input_o  & ((\Reg_file|registers[6][14]~q ))) # (\Instruction[16]~input_o  & 
// (\Reg_file|registers[7][14]~q ))) ) ) ) # ( !\Reg_file|registers[4][14]~q  & ( \Reg_file|registers[5][14]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o  & \Reg_file|registers[6][14]~q )))) # (\Instruction[16]~input_o  & 
// (((!\Instruction[17]~input_o )) # (\Reg_file|registers[7][14]~q ))) ) ) ) # ( \Reg_file|registers[4][14]~q  & ( !\Reg_file|registers[5][14]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|registers[6][14]~q )))) # 
// (\Instruction[16]~input_o  & (\Reg_file|registers[7][14]~q  & (\Instruction[17]~input_o ))) ) ) ) # ( !\Reg_file|registers[4][14]~q  & ( !\Reg_file|registers[5][14]~q  & ( (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & 
// ((\Reg_file|registers[6][14]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[7][14]~q )))) ) ) )

	.dataa(!\Reg_file|registers[7][14]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[6][14]~q ),
	.datae(!\Reg_file|registers[4][14]~q ),
	.dataf(!\Reg_file|registers[5][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[14]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[14]~81 .extended_lut = "off";
defparam \Reg_file|RD1[14]~81 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Reg_file|RD1[14]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N1
dffeas \Reg_file|registers[12][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][14] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N23
dffeas \Reg_file|registers[13][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][14] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N56
dffeas \Reg_file|registers[14][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][14] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N45
cyclonev_lcell_comb \Reg_file|RD1[14]~80 (
// Equation(s):
// \Reg_file|RD1[14]~80_combout  = ( \Reg_file|registers[14][14]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|registers[12][14]~q ))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o  & 
// \Reg_file|registers[13][14]~q )))) ) ) # ( !\Reg_file|registers[14][14]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[12][14]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[13][14]~q ))))) ) )

	.dataa(!\Reg_file|registers[12][14]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[13][14]~q ),
	.datae(!\Reg_file|registers[14][14]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[14]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[14]~80 .extended_lut = "off";
defparam \Reg_file|RD1[14]~80 .lut_mask = 64'h40704C7C40704C7C;
defparam \Reg_file|RD1[14]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N29
dffeas \Reg_file|registers[0][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][14] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N49
dffeas \Reg_file|registers[1][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][14] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N47
dffeas \Reg_file|registers[2][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][14] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N32
dffeas \Reg_file|registers[3][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][14] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N15
cyclonev_lcell_comb \Reg_file|RD1[14]~83 (
// Equation(s):
// \Reg_file|RD1[14]~83_combout  = ( \Reg_file|registers[2][14]~q  & ( \Reg_file|registers[3][14]~q  & ( ((!\Instruction[16]~input_o  & (\Reg_file|registers[0][14]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[1][14]~q )))) # 
// (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|registers[2][14]~q  & ( \Reg_file|registers[3][14]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[0][14]~q )) # (\Instruction[16]~input_o  & 
// ((\Reg_file|registers[1][14]~q ))))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )))) ) ) ) # ( \Reg_file|registers[2][14]~q  & ( !\Reg_file|registers[3][14]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & 
// (\Reg_file|registers[0][14]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[1][14]~q ))))) # (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )))) ) ) ) # ( !\Reg_file|registers[2][14]~q  & ( !\Reg_file|registers[3][14]~q  & ( 
// (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[0][14]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[1][14]~q ))))) ) ) )

	.dataa(!\Reg_file|registers[0][14]~q ),
	.datab(!\Reg_file|registers[1][14]~q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|registers[2][14]~q ),
	.dataf(!\Reg_file|registers[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[14]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[14]~83 .extended_lut = "off";
defparam \Reg_file|RD1[14]~83 .lut_mask = 64'h50305F30503F5F3F;
defparam \Reg_file|RD1[14]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N14
dffeas \Reg_file|registers[10][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][14] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N44
dffeas \Reg_file|registers[9][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][14] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N20
dffeas \Reg_file|registers[8][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][14] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N56
dffeas \Reg_file|registers[11][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][14] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N15
cyclonev_lcell_comb \Reg_file|RD1[14]~82 (
// Equation(s):
// \Reg_file|RD1[14]~82_combout  = ( \Reg_file|registers[8][14]~q  & ( \Reg_file|registers[11][14]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|registers[9][14]~q )))) # (\Instruction[17]~input_o  & 
// (((\Instruction[16]~input_o )) # (\Reg_file|registers[10][14]~q ))) ) ) ) # ( !\Reg_file|registers[8][14]~q  & ( \Reg_file|registers[11][14]~q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|registers[9][14]~q  & \Instruction[16]~input_o )))) # 
// (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|registers[10][14]~q ))) ) ) ) # ( \Reg_file|registers[8][14]~q  & ( !\Reg_file|registers[11][14]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # 
// (\Reg_file|registers[9][14]~q )))) # (\Instruction[17]~input_o  & (\Reg_file|registers[10][14]~q  & ((!\Instruction[16]~input_o )))) ) ) ) # ( !\Reg_file|registers[8][14]~q  & ( !\Reg_file|registers[11][14]~q  & ( (!\Instruction[17]~input_o  & 
// (((\Reg_file|registers[9][14]~q  & \Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (\Reg_file|registers[10][14]~q  & ((!\Instruction[16]~input_o )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[10][14]~q ),
	.datac(!\Reg_file|registers[9][14]~q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|registers[8][14]~q ),
	.dataf(!\Reg_file|registers[11][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[14]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[14]~82 .extended_lut = "off";
defparam \Reg_file|RD1[14]~82 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \Reg_file|RD1[14]~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N33
cyclonev_lcell_comb \Reg_file|RD1[14]~84 (
// Equation(s):
// \Reg_file|RD1[14]~84_combout  = ( \Reg_file|RD1[14]~83_combout  & ( \Reg_file|RD1[14]~82_combout  & ( (!\Instruction[18]~input_o ) # ((!\Instruction[19]~input_o  & (\Reg_file|RD1[14]~81_combout )) # (\Instruction[19]~input_o  & 
// ((\Reg_file|RD1[14]~80_combout )))) ) ) ) # ( !\Reg_file|RD1[14]~83_combout  & ( \Reg_file|RD1[14]~82_combout  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o )))) # (\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & 
// (\Reg_file|RD1[14]~81_combout )) # (\Instruction[19]~input_o  & ((\Reg_file|RD1[14]~80_combout ))))) ) ) ) # ( \Reg_file|RD1[14]~83_combout  & ( !\Reg_file|RD1[14]~82_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )))) # 
// (\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|RD1[14]~81_combout )) # (\Instruction[19]~input_o  & ((\Reg_file|RD1[14]~80_combout ))))) ) ) ) # ( !\Reg_file|RD1[14]~83_combout  & ( !\Reg_file|RD1[14]~82_combout  & ( 
// (\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|RD1[14]~81_combout )) # (\Instruction[19]~input_o  & ((\Reg_file|RD1[14]~80_combout ))))) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Reg_file|RD1[14]~81_combout ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|RD1[14]~80_combout ),
	.datae(!\Reg_file|RD1[14]~83_combout ),
	.dataf(!\Reg_file|RD1[14]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[14]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[14]~84 .extended_lut = "off";
defparam \Reg_file|RD1[14]~84 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Reg_file|RD1[14]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N38
dffeas \PC_Register|Q[14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~49_sumout ),
	.asdata(\MemToReg|C[14]~14_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[14] .is_wysiwyg = "true";
defparam \PC_Register|Q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \PCPlus4|Add0~49 (
// Equation(s):
// \PCPlus4|Add0~49_sumout  = SUM(( \PC_Register|Q [14] ) + ( GND ) + ( \PCPlus4|Add0~46  ))
// \PCPlus4|Add0~50  = CARRY(( \PC_Register|Q [14] ) + ( GND ) + ( \PCPlus4|Add0~46  ))

	.dataa(!\PC_Register|Q [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~49_sumout ),
	.cout(\PCPlus4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~49 .extended_lut = "off";
defparam \PCPlus4|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N36
cyclonev_lcell_comb \PCPlus8|Add0~41 (
// Equation(s):
// \PCPlus8|Add0~41_sumout  = SUM(( \PCPlus4|Add0~49_sumout  ) + ( GND ) + ( \PCPlus8|Add0~38  ))
// \PCPlus8|Add0~42  = CARRY(( \PCPlus4|Add0~49_sumout  ) + ( GND ) + ( \PCPlus8|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~41_sumout ),
	.cout(\PCPlus8|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~41 .extended_lut = "off";
defparam \PCPlus8|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N21
cyclonev_lcell_comb \Reg_file|RD1[14]~85 (
// Equation(s):
// \Reg_file|RD1[14]~85_combout  = ( \PCPlus8|Add0~41_sumout  & ( (\Reg_file|Equal1~0_combout ) # (\Reg_file|RD1[14]~84_combout ) ) ) # ( !\PCPlus8|Add0~41_sumout  & ( (\Reg_file|RD1[14]~84_combout  & !\Reg_file|Equal1~0_combout ) ) )

	.dataa(!\Reg_file|RD1[14]~84_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Reg_file|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[14]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[14]~85 .extended_lut = "off";
defparam \Reg_file|RD1[14]~85 .lut_mask = 64'h5500550055FF55FF;
defparam \Reg_file|RD1[14]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N0
cyclonev_lcell_comb \ALUSrc_ins|C[14]~22 (
// Equation(s):
// \ALUSrc_ins|C[14]~22_combout  = ( \PCPlus8|Add0~41_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[12]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Reg_file|RD2[14]~90_combout )) # (\Reg_file|Equal2~0_combout ))) ) 
// ) # ( !\PCPlus8|Add0~41_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[12]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (!\Reg_file|Equal2~0_combout  & (\Reg_file|RD2[14]~90_combout ))) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(!\Reg_file|RD2[14]~90_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datad(!\Instruction[12]~input_o ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[14]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[14]~22 .extended_lut = "off";
defparam \ALUSrc_ins|C[14]~22 .lut_mask = 64'h02F202F207F707F7;
defparam \ALUSrc_ins|C[14]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N27
cyclonev_lcell_comb \ALU_ins|Mux17~0 (
// Equation(s):
// \ALU_ins|Mux17~0_combout  = ( \ALUSrc_ins|C[14]~22_combout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (!\ALUSrc_ins|C[2]~1_combout  & \Reg_file|RD1[14]~85_combout )) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// ((!\ALUSrc_ins|C[2]~1_combout ) # (\Reg_file|RD1[14]~85_combout ))) ) ) # ( !\ALUSrc_ins|C[14]~22_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & \Reg_file|RD1[14]~85_combout ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(gnd),
	.datad(!\Reg_file|RD1[14]~85_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[14]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux17~0 .extended_lut = "off";
defparam \ALU_ins|Mux17~0 .lut_mask = 64'h0055005544DD44DD;
defparam \ALU_ins|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N45
cyclonev_lcell_comb \ALU_ins|Add0~57 (
// Equation(s):
// \ALU_ins|Add0~57_sumout  = SUM(( \Reg_file|RD1[14]~85_combout  ) + ( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[14]~22_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & 
// (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[14]~22_combout ))))) ) + ( \ALU_ins|Add0~54  ))
// \ALU_ins|Add0~58  = CARRY(( \Reg_file|RD1[14]~85_combout  ) + ( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[14]~22_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & 
// (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[14]~22_combout ))))) ) + ( \ALU_ins|Add0~54  ))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Decoder0~0_combout ),
	.datad(!\Reg_file|RD1[14]~85_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[14]~22_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~57_sumout ),
	.cout(\ALU_ins|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~57 .extended_lut = "off";
defparam \ALU_ins|Add0~57 .lut_mask = 64'h0000AF63000000FF;
defparam \ALU_ins|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N15
cyclonev_lcell_comb \MemToReg|C[14]~14 (
// Equation(s):
// \MemToReg|C[14]~14_combout  = ( \ALU_ins|Add0~57_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((\ALU_ins|Mux17~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[14]~input_o )))) ) ) # ( !\ALU_ins|Add0~57_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ((\ALU_ins|Mux17~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[14]~input_o )))) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\readData[14]~input_o ),
	.datac(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datad(!\ALU_ins|Mux17~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[14]~14 .extended_lut = "off";
defparam \MemToReg|C[14]~14 .lut_mask = 64'h03530353A3F3A3F3;
defparam \MemToReg|C[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \Reg_file|registers[4][14]~feeder (
// Equation(s):
// \Reg_file|registers[4][14]~feeder_combout  = ( \MemToReg|C[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[4][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[4][14]~feeder .extended_lut = "off";
defparam \Reg_file|registers[4][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[4][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N31
dffeas \Reg_file|registers[4][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][14] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N21
cyclonev_lcell_comb \Reg_file|RD2[14]~89 (
// Equation(s):
// \Reg_file|RD2[14]~89_combout  = ( \Reg_file|registers[7][14]~q  & ( \Reg_file|registers[5][14]~q  & ( ((!\Instruction[13]~input_o  & (\Reg_file|registers[4][14]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[6][14]~q )))) # 
// (\Instruction[12]~input_o ) ) ) ) # ( !\Reg_file|registers[7][14]~q  & ( \Reg_file|registers[5][14]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[4][14]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[6][14]~q ))))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) ) ) ) # ( \Reg_file|registers[7][14]~q  & ( !\Reg_file|registers[5][14]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// (\Reg_file|registers[4][14]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[6][14]~q ))))) # (\Instruction[12]~input_o  & (\Instruction[13]~input_o )) ) ) ) # ( !\Reg_file|registers[7][14]~q  & ( !\Reg_file|registers[5][14]~q  & ( 
// (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[4][14]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[6][14]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[4][14]~q ),
	.datad(!\Reg_file|registers[6][14]~q ),
	.datae(!\Reg_file|registers[7][14]~q ),
	.dataf(!\Reg_file|registers[5][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[14]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[14]~89 .extended_lut = "off";
defparam \Reg_file|RD2[14]~89 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Reg_file|RD2[14]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N57
cyclonev_lcell_comb \Reg_file|RD2[14]~86 (
// Equation(s):
// \Reg_file|RD2[14]~86_combout  = ( \Reg_file|registers[11][14]~q  & ( \Reg_file|registers[8][14]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[10][14]~q )))) # (\Instruction[12]~input_o  & 
// (((\Reg_file|registers[9][14]~q )) # (\Instruction[13]~input_o ))) ) ) ) # ( !\Reg_file|registers[11][14]~q  & ( \Reg_file|registers[8][14]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[10][14]~q )))) # 
// (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & (\Reg_file|registers[9][14]~q ))) ) ) ) # ( \Reg_file|registers[11][14]~q  & ( !\Reg_file|registers[8][14]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[10][14]~q )))) # (\Instruction[12]~input_o  & (((\Reg_file|registers[9][14]~q )) # (\Instruction[13]~input_o ))) ) ) ) # ( !\Reg_file|registers[11][14]~q  & ( !\Reg_file|registers[8][14]~q  & ( (!\Instruction[12]~input_o  & 
// (\Instruction[13]~input_o  & ((\Reg_file|registers[10][14]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & (\Reg_file|registers[9][14]~q ))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[9][14]~q ),
	.datad(!\Reg_file|registers[10][14]~q ),
	.datae(!\Reg_file|registers[11][14]~q ),
	.dataf(!\Reg_file|registers[8][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[14]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[14]~86 .extended_lut = "off";
defparam \Reg_file|RD2[14]~86 .lut_mask = 64'h042615378CAE9DBF;
defparam \Reg_file|RD2[14]~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N6
cyclonev_lcell_comb \Reg_file|RD2[14]~88 (
// Equation(s):
// \Reg_file|RD2[14]~88_combout  = ( \Reg_file|registers[12][14]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # (\Reg_file|registers[13][14]~q )))) # (\Instruction[13]~input_o  & (\Reg_file|registers[14][14]~q  & 
// ((!\Instruction[12]~input_o )))) ) ) # ( !\Reg_file|registers[12][14]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[13][14]~q  & \Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & (\Reg_file|registers[14][14]~q  & 
// ((!\Instruction[12]~input_o )))) ) )

	.dataa(!\Reg_file|registers[14][14]~q ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[13][14]~q ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Reg_file|registers[12][14]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[14]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[14]~88 .extended_lut = "off";
defparam \Reg_file|RD2[14]~88 .lut_mask = 64'h110CDD0C110CDD0C;
defparam \Reg_file|RD2[14]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N33
cyclonev_lcell_comb \Reg_file|RD2[14]~87 (
// Equation(s):
// \Reg_file|RD2[14]~87_combout  = ( \Reg_file|registers[1][14]~q  & ( \Reg_file|registers[0][14]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & (\Reg_file|registers[2][14]~q )) # (\Instruction[12]~input_o  & 
// ((\Reg_file|registers[3][14]~q )))) ) ) ) # ( !\Reg_file|registers[1][14]~q  & ( \Reg_file|registers[0][14]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// (\Reg_file|registers[2][14]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[3][14]~q ))))) ) ) ) # ( \Reg_file|registers[1][14]~q  & ( !\Reg_file|registers[0][14]~q  & ( (!\Instruction[13]~input_o  & (((\Instruction[12]~input_o )))) # 
// (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & (\Reg_file|registers[2][14]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[3][14]~q ))))) ) ) ) # ( !\Reg_file|registers[1][14]~q  & ( !\Reg_file|registers[0][14]~q  & ( 
// (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & (\Reg_file|registers[2][14]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[3][14]~q ))))) ) ) )

	.dataa(!\Reg_file|registers[2][14]~q ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[3][14]~q ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Reg_file|registers[1][14]~q ),
	.dataf(!\Reg_file|registers[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[14]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[14]~87 .extended_lut = "off";
defparam \Reg_file|RD2[14]~87 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Reg_file|RD2[14]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N42
cyclonev_lcell_comb \Reg_file|RD2[14]~90 (
// Equation(s):
// \Reg_file|RD2[14]~90_combout  = ( \Reg_file|RD2[14]~88_combout  & ( \Reg_file|RD2[14]~87_combout  & ( (!\Instruction[15]~input_o  & (((!\Instruction[14]~input_o )) # (\Reg_file|RD2[14]~89_combout ))) # (\Instruction[15]~input_o  & 
// (((\Reg_file|RD2[14]~86_combout ) # (\Instruction[14]~input_o )))) ) ) ) # ( !\Reg_file|RD2[14]~88_combout  & ( \Reg_file|RD2[14]~87_combout  & ( (!\Instruction[15]~input_o  & (((!\Instruction[14]~input_o )) # (\Reg_file|RD2[14]~89_combout ))) # 
// (\Instruction[15]~input_o  & (((!\Instruction[14]~input_o  & \Reg_file|RD2[14]~86_combout )))) ) ) ) # ( \Reg_file|RD2[14]~88_combout  & ( !\Reg_file|RD2[14]~87_combout  & ( (!\Instruction[15]~input_o  & (\Reg_file|RD2[14]~89_combout  & 
// (\Instruction[14]~input_o ))) # (\Instruction[15]~input_o  & (((\Reg_file|RD2[14]~86_combout ) # (\Instruction[14]~input_o )))) ) ) ) # ( !\Reg_file|RD2[14]~88_combout  & ( !\Reg_file|RD2[14]~87_combout  & ( (!\Instruction[15]~input_o  & 
// (\Reg_file|RD2[14]~89_combout  & (\Instruction[14]~input_o ))) # (\Instruction[15]~input_o  & (((!\Instruction[14]~input_o  & \Reg_file|RD2[14]~86_combout )))) ) ) )

	.dataa(!\Reg_file|RD2[14]~89_combout ),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\Instruction[14]~input_o ),
	.datad(!\Reg_file|RD2[14]~86_combout ),
	.datae(!\Reg_file|RD2[14]~88_combout ),
	.dataf(!\Reg_file|RD2[14]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[14]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[14]~90 .extended_lut = "off";
defparam \Reg_file|RD2[14]~90 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Reg_file|RD2[14]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N3
cyclonev_lcell_comb \Reg_file|RD2[14]~91 (
// Equation(s):
// \Reg_file|RD2[14]~91_combout  = ( \PCPlus8|Add0~41_sumout  & ( (\Reg_file|RD2[14]~90_combout ) # (\Reg_file|Equal2~0_combout ) ) ) # ( !\PCPlus8|Add0~41_sumout  & ( (!\Reg_file|Equal2~0_combout  & \Reg_file|RD2[14]~90_combout ) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(!\Reg_file|RD2[14]~90_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[14]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[14]~91 .extended_lut = "off";
defparam \Reg_file|RD2[14]~91 .lut_mask = 64'h2222222277777777;
defparam \Reg_file|RD2[14]~91 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N1
cyclonev_io_ibuf \readData[15]~input (
	.i(readData[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[15]~input_o ));
// synopsys translate_off
defparam \readData[15]~input .bus_hold = "false";
defparam \readData[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y6_N44
dffeas \Reg_file|registers[8][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][15] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N2
dffeas \Reg_file|registers[10][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][15] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N24
cyclonev_lcell_comb \Reg_file|registers[9][15]~feeder (
// Equation(s):
// \Reg_file|registers[9][15]~feeder_combout  = ( \MemToReg|C[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[9][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[9][15]~feeder .extended_lut = "off";
defparam \Reg_file|registers[9][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[9][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N26
dffeas \Reg_file|registers[9][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][15] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N56
dffeas \Reg_file|registers[11][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][15] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N51
cyclonev_lcell_comb \Reg_file|RD1[15]~88 (
// Equation(s):
// \Reg_file|RD1[15]~88_combout  = ( \Reg_file|registers[9][15]~q  & ( \Reg_file|registers[11][15]~q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|registers[8][15]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[10][15]~q )))) # 
// (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|registers[9][15]~q  & ( \Reg_file|registers[11][15]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[8][15]~q )) # (\Instruction[17]~input_o  & 
// ((\Reg_file|registers[10][15]~q ))))) # (\Instruction[16]~input_o  & (\Instruction[17]~input_o )) ) ) ) # ( \Reg_file|registers[9][15]~q  & ( !\Reg_file|registers[11][15]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// (\Reg_file|registers[8][15]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[10][15]~q ))))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o )) ) ) ) # ( !\Reg_file|registers[9][15]~q  & ( !\Reg_file|registers[11][15]~q  & ( 
// (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[8][15]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[10][15]~q ))))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[8][15]~q ),
	.datad(!\Reg_file|registers[10][15]~q ),
	.datae(!\Reg_file|registers[9][15]~q ),
	.dataf(!\Reg_file|registers[11][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[15]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[15]~88 .extended_lut = "off";
defparam \Reg_file|RD1[15]~88 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Reg_file|RD1[15]~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N41
dffeas \Reg_file|registers[13][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][15] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N59
dffeas \Reg_file|registers[14][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][15] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N50
dffeas \Reg_file|registers[12][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][15] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N27
cyclonev_lcell_comb \Reg_file|RD1[15]~86 (
// Equation(s):
// \Reg_file|RD1[15]~86_combout  = ( \Reg_file|registers[14][15]~q  & ( \Reg_file|registers[12][15]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & \Reg_file|registers[13][15]~q )) ) ) ) # ( !\Reg_file|registers[14][15]~q  & ( 
// \Reg_file|registers[12][15]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # (\Reg_file|registers[13][15]~q ))) ) ) ) # ( \Reg_file|registers[14][15]~q  & ( !\Reg_file|registers[12][15]~q  & ( (!\Instruction[17]~input_o  & 
// (\Reg_file|registers[13][15]~q  & \Instruction[16]~input_o )) # (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ))) ) ) ) # ( !\Reg_file|registers[14][15]~q  & ( !\Reg_file|registers[12][15]~q  & ( (!\Instruction[17]~input_o  & 
// (\Reg_file|registers[13][15]~q  & \Instruction[16]~input_o )) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[13][15]~q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(gnd),
	.datae(!\Reg_file|registers[14][15]~q ),
	.dataf(!\Reg_file|registers[12][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[15]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[15]~86 .extended_lut = "off";
defparam \Reg_file|RD1[15]~86 .lut_mask = 64'h02025252A2A2F2F2;
defparam \Reg_file|RD1[15]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N29
dffeas \Reg_file|registers[7][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][15] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N26
dffeas \Reg_file|registers[6][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][15] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N5
dffeas \Reg_file|registers[4][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][15] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N11
dffeas \Reg_file|registers[5][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][15] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N6
cyclonev_lcell_comb \Reg_file|RD1[15]~87 (
// Equation(s):
// \Reg_file|RD1[15]~87_combout  = ( \Reg_file|registers[4][15]~q  & ( \Reg_file|registers[5][15]~q  & ( (!\Instruction[17]~input_o ) # ((!\Instruction[16]~input_o  & ((\Reg_file|registers[6][15]~q ))) # (\Instruction[16]~input_o  & 
// (\Reg_file|registers[7][15]~q ))) ) ) ) # ( !\Reg_file|registers[4][15]~q  & ( \Reg_file|registers[5][15]~q  & ( (!\Instruction[16]~input_o  & (\Instruction[17]~input_o  & ((\Reg_file|registers[6][15]~q )))) # (\Instruction[16]~input_o  & 
// ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[7][15]~q )))) ) ) ) # ( \Reg_file|registers[4][15]~q  & ( !\Reg_file|registers[5][15]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[6][15]~q )))) # 
// (\Instruction[16]~input_o  & (\Instruction[17]~input_o  & (\Reg_file|registers[7][15]~q ))) ) ) ) # ( !\Reg_file|registers[4][15]~q  & ( !\Reg_file|registers[5][15]~q  & ( (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & 
// ((\Reg_file|registers[6][15]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[7][15]~q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[7][15]~q ),
	.datad(!\Reg_file|registers[6][15]~q ),
	.datae(!\Reg_file|registers[4][15]~q ),
	.dataf(!\Reg_file|registers[5][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[15]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[15]~87 .extended_lut = "off";
defparam \Reg_file|RD1[15]~87 .lut_mask = 64'h012389AB4567CDEF;
defparam \Reg_file|RD1[15]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N32
dffeas \Reg_file|registers[2][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][15] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N18
cyclonev_lcell_comb \Reg_file|registers[0][15]~feeder (
// Equation(s):
// \Reg_file|registers[0][15]~feeder_combout  = ( \MemToReg|C[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[0][15]~feeder .extended_lut = "off";
defparam \Reg_file|registers[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N20
dffeas \Reg_file|registers[0][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][15] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N3
cyclonev_lcell_comb \Reg_file|registers[1][15]~feeder (
// Equation(s):
// \Reg_file|registers[1][15]~feeder_combout  = ( \MemToReg|C[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[1][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[1][15]~feeder .extended_lut = "off";
defparam \Reg_file|registers[1][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[1][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N5
dffeas \Reg_file|registers[1][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][15] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N8
dffeas \Reg_file|registers[3][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][15] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N33
cyclonev_lcell_comb \Reg_file|RD1[15]~89 (
// Equation(s):
// \Reg_file|RD1[15]~89_combout  = ( \Reg_file|registers[1][15]~q  & ( \Reg_file|registers[3][15]~q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|registers[0][15]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[2][15]~q ))) # 
// (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|registers[1][15]~q  & ( \Reg_file|registers[3][15]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[0][15]~q ))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[2][15]~q )))) # (\Instruction[16]~input_o  & (\Instruction[17]~input_o )) ) ) ) # ( \Reg_file|registers[1][15]~q  & ( !\Reg_file|registers[3][15]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[0][15]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[2][15]~q )))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o )) ) ) ) # ( !\Reg_file|registers[1][15]~q  & ( !\Reg_file|registers[3][15]~q  & ( 
// (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[0][15]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[2][15]~q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[2][15]~q ),
	.datad(!\Reg_file|registers[0][15]~q ),
	.datae(!\Reg_file|registers[1][15]~q ),
	.dataf(!\Reg_file|registers[3][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[15]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[15]~89 .extended_lut = "off";
defparam \Reg_file|RD1[15]~89 .lut_mask = 64'h028A46CE139B57DF;
defparam \Reg_file|RD1[15]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N45
cyclonev_lcell_comb \Reg_file|RD1[15]~90 (
// Equation(s):
// \Reg_file|RD1[15]~90_combout  = ( \Reg_file|RD1[15]~87_combout  & ( \Reg_file|RD1[15]~89_combout  & ( (!\Instruction[19]~input_o ) # ((!\Instruction[18]~input_o  & (\Reg_file|RD1[15]~88_combout )) # (\Instruction[18]~input_o  & 
// ((\Reg_file|RD1[15]~86_combout )))) ) ) ) # ( !\Reg_file|RD1[15]~87_combout  & ( \Reg_file|RD1[15]~89_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )) # (\Reg_file|RD1[15]~88_combout ))) # (\Instruction[18]~input_o  & 
// (((\Instruction[19]~input_o  & \Reg_file|RD1[15]~86_combout )))) ) ) ) # ( \Reg_file|RD1[15]~87_combout  & ( !\Reg_file|RD1[15]~89_combout  & ( (!\Instruction[18]~input_o  & (\Reg_file|RD1[15]~88_combout  & (\Instruction[19]~input_o ))) # 
// (\Instruction[18]~input_o  & (((!\Instruction[19]~input_o ) # (\Reg_file|RD1[15]~86_combout )))) ) ) ) # ( !\Reg_file|RD1[15]~87_combout  & ( !\Reg_file|RD1[15]~89_combout  & ( (\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & 
// (\Reg_file|RD1[15]~88_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[15]~86_combout ))))) ) ) )

	.dataa(!\Reg_file|RD1[15]~88_combout ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|RD1[15]~86_combout ),
	.datae(!\Reg_file|RD1[15]~87_combout ),
	.dataf(!\Reg_file|RD1[15]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[15]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[15]~90 .extended_lut = "off";
defparam \Reg_file|RD1[15]~90 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Reg_file|RD1[15]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N39
cyclonev_lcell_comb \Reg_file|RD1[15]~91 (
// Equation(s):
// \Reg_file|RD1[15]~91_combout  = ( \PCPlus8|Add0~45_sumout  & ( (\Reg_file|Equal1~0_combout ) # (\Reg_file|RD1[15]~90_combout ) ) ) # ( !\PCPlus8|Add0~45_sumout  & ( (\Reg_file|RD1[15]~90_combout  & !\Reg_file|Equal1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|RD1[15]~90_combout ),
	.datad(!\Reg_file|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[15]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[15]~91 .extended_lut = "off";
defparam \Reg_file|RD1[15]~91 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Reg_file|RD1[15]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N9
cyclonev_lcell_comb \Reg_file|RD2[15]~93 (
// Equation(s):
// \Reg_file|RD2[15]~93_combout  = ( \Reg_file|registers[1][15]~q  & ( \Reg_file|registers[0][15]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & ((\Reg_file|registers[2][15]~q ))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[3][15]~q ))) ) ) ) # ( !\Reg_file|registers[1][15]~q  & ( \Reg_file|registers[0][15]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[2][15]~q )))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[3][15]~q  & (\Instruction[13]~input_o ))) ) ) ) # ( \Reg_file|registers[1][15]~q  & ( !\Reg_file|registers[0][15]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o  & \Reg_file|registers[2][15]~q )))) # 
// (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )) # (\Reg_file|registers[3][15]~q ))) ) ) ) # ( !\Reg_file|registers[1][15]~q  & ( !\Reg_file|registers[0][15]~q  & ( (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[2][15]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[3][15]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[3][15]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[2][15]~q ),
	.datae(!\Reg_file|registers[1][15]~q ),
	.dataf(!\Reg_file|registers[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[15]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[15]~93 .extended_lut = "off";
defparam \Reg_file|RD2[15]~93 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \Reg_file|RD2[15]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N3
cyclonev_lcell_comb \Reg_file|RD2[15]~92 (
// Equation(s):
// \Reg_file|RD2[15]~92_combout  = ( \Reg_file|registers[11][15]~q  & ( \Reg_file|registers[9][15]~q  & ( ((!\Instruction[13]~input_o  & ((\Reg_file|registers[8][15]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[10][15]~q ))) # 
// (\Instruction[12]~input_o ) ) ) ) # ( !\Reg_file|registers[11][15]~q  & ( \Reg_file|registers[9][15]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[8][15]~q ))) # (\Instruction[13]~input_o  & 
// (\Reg_file|registers[10][15]~q )))) # (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )))) ) ) ) # ( \Reg_file|registers[11][15]~q  & ( !\Reg_file|registers[9][15]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// ((\Reg_file|registers[8][15]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[10][15]~q )))) # (\Instruction[12]~input_o  & (((\Instruction[13]~input_o )))) ) ) ) # ( !\Reg_file|registers[11][15]~q  & ( !\Reg_file|registers[9][15]~q  & ( 
// (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[8][15]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[10][15]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[10][15]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[8][15]~q ),
	.datae(!\Reg_file|registers[11][15]~q ),
	.dataf(!\Reg_file|registers[9][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[15]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[15]~92 .extended_lut = "off";
defparam \Reg_file|RD2[15]~92 .lut_mask = 64'h02A207A752F257F7;
defparam \Reg_file|RD2[15]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N27
cyclonev_lcell_comb \Reg_file|RD2[15]~95 (
// Equation(s):
// \Reg_file|RD2[15]~95_combout  = ( \Reg_file|registers[4][15]~q  & ( \Reg_file|registers[6][15]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & ((\Reg_file|registers[5][15]~q ))) # (\Instruction[13]~input_o  & 
// (\Reg_file|registers[7][15]~q ))) ) ) ) # ( !\Reg_file|registers[4][15]~q  & ( \Reg_file|registers[6][15]~q  & ( (!\Instruction[13]~input_o  & (((\Instruction[12]~input_o  & \Reg_file|registers[5][15]~q )))) # (\Instruction[13]~input_o  & 
// (((!\Instruction[12]~input_o )) # (\Reg_file|registers[7][15]~q ))) ) ) ) # ( \Reg_file|registers[4][15]~q  & ( !\Reg_file|registers[6][15]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # (\Reg_file|registers[5][15]~q )))) # 
// (\Instruction[13]~input_o  & (\Reg_file|registers[7][15]~q  & (\Instruction[12]~input_o ))) ) ) ) # ( !\Reg_file|registers[4][15]~q  & ( !\Reg_file|registers[6][15]~q  & ( (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// ((\Reg_file|registers[5][15]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[7][15]~q )))) ) ) )

	.dataa(!\Reg_file|registers[7][15]~q ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[5][15]~q ),
	.datae(!\Reg_file|registers[4][15]~q ),
	.dataf(!\Reg_file|registers[6][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[15]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[15]~95 .extended_lut = "off";
defparam \Reg_file|RD2[15]~95 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Reg_file|RD2[15]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \Reg_file|RD2[15]~94 (
// Equation(s):
// \Reg_file|RD2[15]~94_combout  = ( \Reg_file|registers[14][15]~q  & ( \Reg_file|registers[12][15]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & \Reg_file|registers[13][15]~q )) ) ) ) # ( !\Reg_file|registers[14][15]~q  & ( 
// \Reg_file|registers[12][15]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o ) # (\Reg_file|registers[13][15]~q ))) ) ) ) # ( \Reg_file|registers[14][15]~q  & ( !\Reg_file|registers[12][15]~q  & ( (!\Instruction[13]~input_o  & 
// (\Instruction[12]~input_o  & \Reg_file|registers[13][15]~q )) # (\Instruction[13]~input_o  & (!\Instruction[12]~input_o )) ) ) ) # ( !\Reg_file|registers[14][15]~q  & ( !\Reg_file|registers[12][15]~q  & ( (!\Instruction[13]~input_o  & 
// (\Instruction[12]~input_o  & \Reg_file|registers[13][15]~q )) ) ) )

	.dataa(gnd),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[13][15]~q ),
	.datae(!\Reg_file|registers[14][15]~q ),
	.dataf(!\Reg_file|registers[12][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[15]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[15]~94 .extended_lut = "off";
defparam \Reg_file|RD2[15]~94 .lut_mask = 64'h000C303CC0CCF0FC;
defparam \Reg_file|RD2[15]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N48
cyclonev_lcell_comb \Reg_file|RD2[15]~96 (
// Equation(s):
// \Reg_file|RD2[15]~96_combout  = ( \Reg_file|RD2[15]~95_combout  & ( \Reg_file|RD2[15]~94_combout  & ( ((!\Instruction[15]~input_o  & (\Reg_file|RD2[15]~93_combout )) # (\Instruction[15]~input_o  & ((\Reg_file|RD2[15]~92_combout )))) # 
// (\Instruction[14]~input_o ) ) ) ) # ( !\Reg_file|RD2[15]~95_combout  & ( \Reg_file|RD2[15]~94_combout  & ( (!\Instruction[15]~input_o  & (\Reg_file|RD2[15]~93_combout  & (!\Instruction[14]~input_o ))) # (\Instruction[15]~input_o  & 
// (((\Reg_file|RD2[15]~92_combout ) # (\Instruction[14]~input_o )))) ) ) ) # ( \Reg_file|RD2[15]~95_combout  & ( !\Reg_file|RD2[15]~94_combout  & ( (!\Instruction[15]~input_o  & (((\Instruction[14]~input_o )) # (\Reg_file|RD2[15]~93_combout ))) # 
// (\Instruction[15]~input_o  & (((!\Instruction[14]~input_o  & \Reg_file|RD2[15]~92_combout )))) ) ) ) # ( !\Reg_file|RD2[15]~95_combout  & ( !\Reg_file|RD2[15]~94_combout  & ( (!\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & 
// (\Reg_file|RD2[15]~93_combout )) # (\Instruction[15]~input_o  & ((\Reg_file|RD2[15]~92_combout ))))) ) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Reg_file|RD2[15]~93_combout ),
	.datac(!\Instruction[14]~input_o ),
	.datad(!\Reg_file|RD2[15]~92_combout ),
	.datae(!\Reg_file|RD2[15]~95_combout ),
	.dataf(!\Reg_file|RD2[15]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[15]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[15]~96 .extended_lut = "off";
defparam \Reg_file|RD2[15]~96 .lut_mask = 64'h20702A7A25752F7F;
defparam \Reg_file|RD2[15]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N12
cyclonev_lcell_comb \ALUSrc_ins|C[15]~23 (
// Equation(s):
// \ALUSrc_ins|C[15]~23_combout  = ( \Reg_file|Equal2~0_combout  & ( \PCPlus8|Add0~45_sumout  & ( (\Instruction[13]~input_o ) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout ) ) ) ) # ( !\Reg_file|Equal2~0_combout  & ( \PCPlus8|Add0~45_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Instruction[13]~input_o ))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (\Reg_file|RD2[15]~96_combout )) ) ) ) # ( \Reg_file|Equal2~0_combout  & ( !\PCPlus8|Add0~45_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & \Instruction[13]~input_o ) ) ) ) # ( !\Reg_file|Equal2~0_combout  & ( !\PCPlus8|Add0~45_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Instruction[13]~input_o ))) # 
// (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (\Reg_file|RD2[15]~96_combout )) ) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datac(!\Reg_file|RD2[15]~96_combout ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|Equal2~0_combout ),
	.dataf(!\PCPlus8|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[15]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[15]~23 .extended_lut = "off";
defparam \ALUSrc_ins|C[15]~23 .lut_mask = 64'h03CF00CC03CF33FF;
defparam \ALUSrc_ins|C[15]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N21
cyclonev_lcell_comb \ALU_ins|Mux16~0 (
// Equation(s):
// \ALU_ins|Mux16~0_combout  = ( \ALUSrc_ins|C[15]~23_combout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (\Reg_file|RD1[15]~91_combout  & !\ALUSrc_ins|C[2]~1_combout )) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// ((!\ALUSrc_ins|C[2]~1_combout ) # (\Reg_file|RD1[15]~91_combout ))) ) ) # ( !\ALUSrc_ins|C[15]~23_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & \Reg_file|RD1[15]~91_combout ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datab(!\Reg_file|RD1[15]~91_combout ),
	.datac(!\ALUSrc_ins|C[2]~1_combout ),
	.datad(gnd),
	.datae(!\ALUSrc_ins|C[15]~23_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux16~0 .extended_lut = "off";
defparam \ALU_ins|Mux16~0 .lut_mask = 64'h1111717111117171;
defparam \ALU_ins|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N48
cyclonev_lcell_comb \ALU_ins|Add0~61 (
// Equation(s):
// \ALU_ins|Add0~61_sumout  = SUM(( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[15]~23_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ 
// (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[15]~23_combout ))))) ) + ( \Reg_file|RD1[15]~91_combout  ) + ( \ALU_ins|Add0~58  ))
// \ALU_ins|Add0~62  = CARRY(( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[15]~23_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ 
// (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[15]~23_combout ))))) ) + ( \Reg_file|RD1[15]~91_combout  ) + ( \ALU_ins|Add0~58  ))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Decoder0~0_combout ),
	.datad(!\ALUSrc_ins|C[15]~23_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[15]~91_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~61_sumout ),
	.cout(\ALU_ins|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~61 .extended_lut = "off";
defparam \ALU_ins|Add0~61 .lut_mask = 64'h0000FF000000509C;
defparam \ALU_ins|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N36
cyclonev_lcell_comb \MemToReg|C[15]~15 (
// Equation(s):
// \MemToReg|C[15]~15_combout  = ( \ALU_ins|Mux16~0_combout  & ( \ALU_ins|Add0~61_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) # (\readData[15]~input_o ) ) ) ) # ( !\ALU_ins|Mux16~0_combout  & ( \ALU_ins|Add0~61_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout )) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((\readData[15]~input_o ))) ) ) ) # ( \ALU_ins|Mux16~0_combout  & ( !\ALU_ins|Add0~61_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout )) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((\readData[15]~input_o ))) ) ) ) # ( !\ALU_ins|Mux16~0_combout  & ( !\ALU_ins|Add0~61_sumout  & ( 
// (\readData[15]~input_o  & \CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\readData[15]~input_o ),
	.datac(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datad(gnd),
	.datae(!\ALU_ins|Mux16~0_combout ),
	.dataf(!\ALU_ins|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[15]~15 .extended_lut = "off";
defparam \MemToReg|C[15]~15 .lut_mask = 64'h03035353A3A3F3F3;
defparam \MemToReg|C[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N41
dffeas \PC_Register|Q[15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~53_sumout ),
	.asdata(\MemToReg|C[15]~15_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[15] .is_wysiwyg = "true";
defparam \PC_Register|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N39
cyclonev_lcell_comb \PCPlus4|Add0~53 (
// Equation(s):
// \PCPlus4|Add0~53_sumout  = SUM(( \PC_Register|Q [15] ) + ( GND ) + ( \PCPlus4|Add0~50  ))
// \PCPlus4|Add0~54  = CARRY(( \PC_Register|Q [15] ) + ( GND ) + ( \PCPlus4|Add0~50  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~53_sumout ),
	.cout(\PCPlus4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~53 .extended_lut = "off";
defparam \PCPlus4|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N39
cyclonev_lcell_comb \PCPlus8|Add0~45 (
// Equation(s):
// \PCPlus8|Add0~45_sumout  = SUM(( \PCPlus4|Add0~53_sumout  ) + ( GND ) + ( \PCPlus8|Add0~42  ))
// \PCPlus8|Add0~46  = CARRY(( \PCPlus4|Add0~53_sumout  ) + ( GND ) + ( \PCPlus8|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~45_sumout ),
	.cout(\PCPlus8|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~45 .extended_lut = "off";
defparam \PCPlus8|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \Reg_file|RD2[15]~97 (
// Equation(s):
// \Reg_file|RD2[15]~97_combout  = (!\Reg_file|Equal2~0_combout  & ((\Reg_file|RD2[15]~96_combout ))) # (\Reg_file|Equal2~0_combout  & (\PCPlus8|Add0~45_sumout ))

	.dataa(!\PCPlus8|Add0~45_sumout ),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(gnd),
	.datad(!\Reg_file|RD2[15]~96_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[15]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[15]~97 .extended_lut = "off";
defparam \Reg_file|RD2[15]~97 .lut_mask = 64'h11DD11DD11DD11DD;
defparam \Reg_file|RD2[15]~97 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \readData[16]~input (
	.i(readData[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[16]~input_o ));
// synopsys translate_off
defparam \readData[16]~input .bus_hold = "false";
defparam \readData[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y10_N44
dffeas \PC_Register|Q[16] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~57_sumout ),
	.asdata(\MemToReg|C[16]~16_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[16] .is_wysiwyg = "true";
defparam \PC_Register|Q[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \PCPlus4|Add0~57 (
// Equation(s):
// \PCPlus4|Add0~57_sumout  = SUM(( \PC_Register|Q [16] ) + ( GND ) + ( \PCPlus4|Add0~54  ))
// \PCPlus4|Add0~58  = CARRY(( \PC_Register|Q [16] ) + ( GND ) + ( \PCPlus4|Add0~54  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~57_sumout ),
	.cout(\PCPlus4|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~57 .extended_lut = "off";
defparam \PCPlus4|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N42
cyclonev_lcell_comb \PCPlus8|Add0~49 (
// Equation(s):
// \PCPlus8|Add0~49_sumout  = SUM(( \PCPlus4|Add0~57_sumout  ) + ( GND ) + ( \PCPlus8|Add0~46  ))
// \PCPlus8|Add0~50  = CARRY(( \PCPlus4|Add0~57_sumout  ) + ( GND ) + ( \PCPlus8|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~49_sumout ),
	.cout(\PCPlus8|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~49 .extended_lut = "off";
defparam \PCPlus8|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \ALUSrc_ins|C[16]~24 (
// Equation(s):
// \ALUSrc_ins|C[16]~24_combout  = ( \PCPlus8|Add0~49_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[14]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Reg_file|RD2[16]~102_combout )) # (\Reg_file|Equal2~0_combout ))) 
// ) ) # ( !\PCPlus8|Add0~49_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[14]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (!\Reg_file|Equal2~0_combout  & ((\Reg_file|RD2[16]~102_combout )))) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\Instruction[14]~input_o ),
	.datad(!\Reg_file|RD2[16]~102_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[16]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[16]~24 .extended_lut = "off";
defparam \ALUSrc_ins|C[16]~24 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \ALUSrc_ins|C[16]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N38
dffeas \Reg_file|registers[14][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][16] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N47
dffeas \Reg_file|registers[13][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][16] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N14
dffeas \Reg_file|registers[12][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][16] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N42
cyclonev_lcell_comb \Reg_file|RD1[16]~92 (
// Equation(s):
// \Reg_file|RD1[16]~92_combout  = ( \Reg_file|registers[13][16]~q  & ( \Reg_file|registers[12][16]~q  & ( (!\Instruction[17]~input_o ) # ((\Reg_file|registers[14][16]~q  & !\Instruction[16]~input_o )) ) ) ) # ( !\Reg_file|registers[13][16]~q  & ( 
// \Reg_file|registers[12][16]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # (\Reg_file|registers[14][16]~q ))) ) ) ) # ( \Reg_file|registers[13][16]~q  & ( !\Reg_file|registers[12][16]~q  & ( (!\Instruction[17]~input_o  & 
// ((\Instruction[16]~input_o ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[14][16]~q  & !\Instruction[16]~input_o )) ) ) ) # ( !\Reg_file|registers[13][16]~q  & ( !\Reg_file|registers[12][16]~q  & ( (\Reg_file|registers[14][16]~q  & 
// (\Instruction[17]~input_o  & !\Instruction[16]~input_o )) ) ) )

	.dataa(!\Reg_file|registers[14][16]~q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(gnd),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|registers[13][16]~q ),
	.dataf(!\Reg_file|registers[12][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[16]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[16]~92 .extended_lut = "off";
defparam \Reg_file|RD1[16]~92 .lut_mask = 64'h110011CCDD00DDCC;
defparam \Reg_file|RD1[16]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N32
dffeas \Reg_file|registers[5][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][16] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N11
dffeas \Reg_file|registers[7][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][16] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N8
dffeas \Reg_file|registers[6][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][16] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N59
dffeas \Reg_file|registers[4][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][16] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N45
cyclonev_lcell_comb \Reg_file|RD1[16]~93 (
// Equation(s):
// \Reg_file|RD1[16]~93_combout  = ( \Instruction[17]~input_o  & ( \Reg_file|registers[4][16]~q  & ( (!\Instruction[16]~input_o  & ((\Reg_file|registers[6][16]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[7][16]~q )) ) ) ) # ( 
// !\Instruction[17]~input_o  & ( \Reg_file|registers[4][16]~q  & ( (!\Instruction[16]~input_o ) # (\Reg_file|registers[5][16]~q ) ) ) ) # ( \Instruction[17]~input_o  & ( !\Reg_file|registers[4][16]~q  & ( (!\Instruction[16]~input_o  & 
// ((\Reg_file|registers[6][16]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[7][16]~q )) ) ) ) # ( !\Instruction[17]~input_o  & ( !\Reg_file|registers[4][16]~q  & ( (\Reg_file|registers[5][16]~q  & \Instruction[16]~input_o ) ) ) )

	.dataa(!\Reg_file|registers[5][16]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[7][16]~q ),
	.datad(!\Reg_file|registers[6][16]~q ),
	.datae(!\Instruction[17]~input_o ),
	.dataf(!\Reg_file|registers[4][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[16]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[16]~93 .extended_lut = "off";
defparam \Reg_file|RD1[16]~93 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Reg_file|RD1[16]~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \Reg_file|registers[9][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][16] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N38
dffeas \Reg_file|registers[10][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][16] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N41
dffeas \Reg_file|registers[8][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][16] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N33
cyclonev_lcell_comb \Reg_file|RD1[16]~94 (
// Equation(s):
// \Reg_file|RD1[16]~94_combout  = ( \Reg_file|registers[10][16]~q  & ( \Reg_file|registers[8][16]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & ((\Reg_file|registers[9][16]~q ))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[11][16]~q ))) ) ) ) # ( !\Reg_file|registers[10][16]~q  & ( \Reg_file|registers[8][16]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[9][16]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[11][16]~q )))) ) ) ) # ( \Reg_file|registers[10][16]~q  & ( !\Reg_file|registers[8][16]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) # 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[9][16]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[11][16]~q )))) ) ) ) # ( !\Reg_file|registers[10][16]~q  & ( !\Reg_file|registers[8][16]~q  & ( 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[9][16]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[11][16]~q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[11][16]~q ),
	.datac(!\Reg_file|registers[9][16]~q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[10][16]~q ),
	.dataf(!\Reg_file|registers[8][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[16]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[16]~94 .extended_lut = "off";
defparam \Reg_file|RD1[16]~94 .lut_mask = 64'h051105BBAF11AFBB;
defparam \Reg_file|RD1[16]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N8
dffeas \Reg_file|registers[2][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][16] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N0
cyclonev_lcell_comb \Reg_file|registers[0][16]~feeder (
// Equation(s):
// \Reg_file|registers[0][16]~feeder_combout  = ( \MemToReg|C[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[0][16]~feeder .extended_lut = "off";
defparam \Reg_file|registers[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N1
dffeas \Reg_file|registers[0][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][16] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N39
cyclonev_lcell_comb \Reg_file|registers[1][16]~feeder (
// Equation(s):
// \Reg_file|registers[1][16]~feeder_combout  = ( \MemToReg|C[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[1][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[1][16]~feeder .extended_lut = "off";
defparam \Reg_file|registers[1][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[1][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N41
dffeas \Reg_file|registers[1][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][16] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N32
dffeas \Reg_file|registers[3][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][16] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N9
cyclonev_lcell_comb \Reg_file|RD1[16]~95 (
// Equation(s):
// \Reg_file|RD1[16]~95_combout  = ( \Instruction[17]~input_o  & ( \Reg_file|registers[3][16]~q  & ( (\Reg_file|registers[2][16]~q ) # (\Instruction[16]~input_o ) ) ) ) # ( !\Instruction[17]~input_o  & ( \Reg_file|registers[3][16]~q  & ( 
// (!\Instruction[16]~input_o  & (\Reg_file|registers[0][16]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[1][16]~q ))) ) ) ) # ( \Instruction[17]~input_o  & ( !\Reg_file|registers[3][16]~q  & ( (!\Instruction[16]~input_o  & 
// \Reg_file|registers[2][16]~q ) ) ) ) # ( !\Instruction[17]~input_o  & ( !\Reg_file|registers[3][16]~q  & ( (!\Instruction[16]~input_o  & (\Reg_file|registers[0][16]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[1][16]~q ))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[2][16]~q ),
	.datac(!\Reg_file|registers[0][16]~q ),
	.datad(!\Reg_file|registers[1][16]~q ),
	.datae(!\Instruction[17]~input_o ),
	.dataf(!\Reg_file|registers[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[16]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[16]~95 .extended_lut = "off";
defparam \Reg_file|RD1[16]~95 .lut_mask = 64'h0A5F22220A5F7777;
defparam \Reg_file|RD1[16]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N21
cyclonev_lcell_comb \Reg_file|RD1[16]~96 (
// Equation(s):
// \Reg_file|RD1[16]~96_combout  = ( \Reg_file|RD1[16]~94_combout  & ( \Reg_file|RD1[16]~95_combout  & ( (!\Instruction[18]~input_o ) # ((!\Instruction[19]~input_o  & ((\Reg_file|RD1[16]~93_combout ))) # (\Instruction[19]~input_o  & 
// (\Reg_file|RD1[16]~92_combout ))) ) ) ) # ( !\Reg_file|RD1[16]~94_combout  & ( \Reg_file|RD1[16]~95_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )))) # (\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & 
// ((\Reg_file|RD1[16]~93_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|RD1[16]~92_combout )))) ) ) ) # ( \Reg_file|RD1[16]~94_combout  & ( !\Reg_file|RD1[16]~95_combout  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o )))) # 
// (\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & ((\Reg_file|RD1[16]~93_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|RD1[16]~92_combout )))) ) ) ) # ( !\Reg_file|RD1[16]~94_combout  & ( !\Reg_file|RD1[16]~95_combout  & ( 
// (\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & ((\Reg_file|RD1[16]~93_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|RD1[16]~92_combout )))) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Reg_file|RD1[16]~92_combout ),
	.datac(!\Reg_file|RD1[16]~93_combout ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|RD1[16]~94_combout ),
	.dataf(!\Reg_file|RD1[16]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[16]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[16]~96 .extended_lut = "off";
defparam \Reg_file|RD1[16]~96 .lut_mask = 64'h051105BBAF11AFBB;
defparam \Reg_file|RD1[16]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \Reg_file|RD1[16]~97 (
// Equation(s):
// \Reg_file|RD1[16]~97_combout  = ( \PCPlus8|Add0~49_sumout  & ( (\Reg_file|RD1[16]~96_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~49_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[16]~96_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(!\Reg_file|RD1[16]~96_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[16]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[16]~97 .extended_lut = "off";
defparam \Reg_file|RD1[16]~97 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Reg_file|RD1[16]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N6
cyclonev_lcell_comb \ALU_ins|Mux15~0 (
// Equation(s):
// \ALU_ins|Mux15~0_combout  = ( \Reg_file|RD1[16]~97_combout  & ( ((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[16]~24_combout )) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) ) # ( !\Reg_file|RD1[16]~97_combout  & ( (!\ALUSrc_ins|C[2]~1_combout  & 
// (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & \ALUSrc_ins|C[16]~24_combout )) ) )

	.dataa(gnd),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datad(!\ALUSrc_ins|C[16]~24_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[16]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux15~0 .extended_lut = "off";
defparam \ALU_ins|Mux15~0 .lut_mask = 64'h000C000C0FCF0FCF;
defparam \ALU_ins|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N51
cyclonev_lcell_comb \ALU_ins|Add0~65 (
// Equation(s):
// \ALU_ins|Add0~65_sumout  = SUM(( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[16]~24_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ 
// (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[16]~24_combout ))))) ) + ( \Reg_file|RD1[16]~97_combout  ) + ( \ALU_ins|Add0~62  ))
// \ALU_ins|Add0~66  = CARRY(( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[16]~24_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ 
// (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[16]~24_combout ))))) ) + ( \Reg_file|RD1[16]~97_combout  ) + ( \ALU_ins|Add0~62  ))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Decoder0~0_combout ),
	.datad(!\ALUSrc_ins|C[16]~24_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[16]~97_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~65_sumout ),
	.cout(\ALU_ins|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~65 .extended_lut = "off";
defparam \ALU_ins|Add0~65 .lut_mask = 64'h0000FF000000509C;
defparam \ALU_ins|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N24
cyclonev_lcell_comb \MemToReg|C[16]~16 (
// Equation(s):
// \MemToReg|C[16]~16_combout  = ( \ALU_ins|Mux15~0_combout  & ( \ALU_ins|Add0~65_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) # (\readData[16]~input_o ) ) ) ) # ( !\ALU_ins|Mux15~0_combout  & ( \ALU_ins|Add0~65_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\readData[16]~input_o )) ) ) ) # ( \ALU_ins|Mux15~0_combout  & ( !\ALU_ins|Add0~65_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\readData[16]~input_o )) ) ) ) # ( !\ALU_ins|Mux15~0_combout  & ( !\ALU_ins|Add0~65_sumout  & ( 
// (\readData[16]~input_o  & \CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) ) ) )

	.dataa(!\readData[16]~input_o ),
	.datab(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datad(gnd),
	.datae(!\ALU_ins|Mux15~0_combout ),
	.dataf(!\ALU_ins|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[16]~16 .extended_lut = "off";
defparam \MemToReg|C[16]~16 .lut_mask = 64'h11111D1DD1D1DDDD;
defparam \MemToReg|C[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N32
dffeas \Reg_file|registers[11][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][16] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N18
cyclonev_lcell_comb \Reg_file|RD2[16]~98 (
// Equation(s):
// \Reg_file|RD2[16]~98_combout  = ( \Reg_file|registers[10][16]~q  & ( \Reg_file|registers[8][16]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & ((\Reg_file|registers[9][16]~q ))) # (\Instruction[13]~input_o  & 
// (\Reg_file|registers[11][16]~q ))) ) ) ) # ( !\Reg_file|registers[10][16]~q  & ( \Reg_file|registers[8][16]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// ((\Reg_file|registers[9][16]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[11][16]~q )))) ) ) ) # ( \Reg_file|registers[10][16]~q  & ( !\Reg_file|registers[8][16]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o )))) # 
// (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[9][16]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[11][16]~q )))) ) ) ) # ( !\Reg_file|registers[10][16]~q  & ( !\Reg_file|registers[8][16]~q  & ( 
// (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[9][16]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[11][16]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[11][16]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[9][16]~q ),
	.datae(!\Reg_file|registers[10][16]~q ),
	.dataf(!\Reg_file|registers[8][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[16]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[16]~98 .extended_lut = "off";
defparam \Reg_file|RD2[16]~98 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Reg_file|RD2[16]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_lcell_comb \Reg_file|RD2[16]~101 (
// Equation(s):
// \Reg_file|RD2[16]~101_combout  = ( \Instruction[12]~input_o  & ( \Reg_file|registers[7][16]~q  & ( (\Instruction[13]~input_o ) # (\Reg_file|registers[5][16]~q ) ) ) ) # ( !\Instruction[12]~input_o  & ( \Reg_file|registers[7][16]~q  & ( 
// (!\Instruction[13]~input_o  & ((\Reg_file|registers[4][16]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[6][16]~q )) ) ) ) # ( \Instruction[12]~input_o  & ( !\Reg_file|registers[7][16]~q  & ( (\Reg_file|registers[5][16]~q  & 
// !\Instruction[13]~input_o ) ) ) ) # ( !\Instruction[12]~input_o  & ( !\Reg_file|registers[7][16]~q  & ( (!\Instruction[13]~input_o  & ((\Reg_file|registers[4][16]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[6][16]~q )) ) ) )

	.dataa(!\Reg_file|registers[5][16]~q ),
	.datab(!\Reg_file|registers[6][16]~q ),
	.datac(!\Reg_file|registers[4][16]~q ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Instruction[12]~input_o ),
	.dataf(!\Reg_file|registers[7][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[16]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[16]~101 .extended_lut = "off";
defparam \Reg_file|RD2[16]~101 .lut_mask = 64'h0F3355000F3355FF;
defparam \Reg_file|RD2[16]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N39
cyclonev_lcell_comb \Reg_file|RD2[16]~100 (
// Equation(s):
// \Reg_file|RD2[16]~100_combout  = ( \Reg_file|registers[13][16]~q  & ( \Reg_file|registers[12][16]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & \Reg_file|registers[14][16]~q )) ) ) ) # ( !\Reg_file|registers[13][16]~q  & ( 
// \Reg_file|registers[12][16]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # (\Reg_file|registers[14][16]~q ))) ) ) ) # ( \Reg_file|registers[13][16]~q  & ( !\Reg_file|registers[12][16]~q  & ( (!\Instruction[12]~input_o  & 
// (\Instruction[13]~input_o  & \Reg_file|registers[14][16]~q )) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) ) ) ) # ( !\Reg_file|registers[13][16]~q  & ( !\Reg_file|registers[12][16]~q  & ( (!\Instruction[12]~input_o  & 
// (\Instruction[13]~input_o  & \Reg_file|registers[14][16]~q )) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(gnd),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[14][16]~q ),
	.datae(!\Reg_file|registers[13][16]~q ),
	.dataf(!\Reg_file|registers[12][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[16]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[16]~100 .extended_lut = "off";
defparam \Reg_file|RD2[16]~100 .lut_mask = 64'h000A505AA0AAF0FA;
defparam \Reg_file|RD2[16]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \Reg_file|RD2[16]~99 (
// Equation(s):
// \Reg_file|RD2[16]~99_combout  = ( \Reg_file|registers[2][16]~q  & ( \Reg_file|registers[3][16]~q  & ( ((!\Instruction[12]~input_o  & (\Reg_file|registers[0][16]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[1][16]~q )))) # 
// (\Instruction[13]~input_o ) ) ) ) # ( !\Reg_file|registers[2][16]~q  & ( \Reg_file|registers[3][16]~q  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[0][16]~q  & (!\Instruction[13]~input_o ))) # (\Instruction[12]~input_o  & 
// (((\Reg_file|registers[1][16]~q ) # (\Instruction[13]~input_o )))) ) ) ) # ( \Reg_file|registers[2][16]~q  & ( !\Reg_file|registers[3][16]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o )) # (\Reg_file|registers[0][16]~q ))) # 
// (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o  & \Reg_file|registers[1][16]~q )))) ) ) ) # ( !\Reg_file|registers[2][16]~q  & ( !\Reg_file|registers[3][16]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// (\Reg_file|registers[0][16]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[1][16]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[0][16]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[1][16]~q ),
	.datae(!\Reg_file|registers[2][16]~q ),
	.dataf(!\Reg_file|registers[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[16]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[16]~99 .extended_lut = "off";
defparam \Reg_file|RD2[16]~99 .lut_mask = 64'h20702A7A25752F7F;
defparam \Reg_file|RD2[16]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \Reg_file|RD2[16]~102 (
// Equation(s):
// \Reg_file|RD2[16]~102_combout  = ( \Reg_file|RD2[16]~100_combout  & ( \Reg_file|RD2[16]~99_combout  & ( (!\Instruction[14]~input_o  & ((!\Instruction[15]~input_o ) # ((\Reg_file|RD2[16]~98_combout )))) # (\Instruction[14]~input_o  & 
// (((\Reg_file|RD2[16]~101_combout )) # (\Instruction[15]~input_o ))) ) ) ) # ( !\Reg_file|RD2[16]~100_combout  & ( \Reg_file|RD2[16]~99_combout  & ( (!\Instruction[14]~input_o  & ((!\Instruction[15]~input_o ) # ((\Reg_file|RD2[16]~98_combout )))) # 
// (\Instruction[14]~input_o  & (!\Instruction[15]~input_o  & ((\Reg_file|RD2[16]~101_combout )))) ) ) ) # ( \Reg_file|RD2[16]~100_combout  & ( !\Reg_file|RD2[16]~99_combout  & ( (!\Instruction[14]~input_o  & (\Instruction[15]~input_o  & 
// (\Reg_file|RD2[16]~98_combout ))) # (\Instruction[14]~input_o  & (((\Reg_file|RD2[16]~101_combout )) # (\Instruction[15]~input_o ))) ) ) ) # ( !\Reg_file|RD2[16]~100_combout  & ( !\Reg_file|RD2[16]~99_combout  & ( (!\Instruction[14]~input_o  & 
// (\Instruction[15]~input_o  & (\Reg_file|RD2[16]~98_combout ))) # (\Instruction[14]~input_o  & (!\Instruction[15]~input_o  & ((\Reg_file|RD2[16]~101_combout )))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\Reg_file|RD2[16]~98_combout ),
	.datad(!\Reg_file|RD2[16]~101_combout ),
	.datae(!\Reg_file|RD2[16]~100_combout ),
	.dataf(!\Reg_file|RD2[16]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[16]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[16]~102 .extended_lut = "off";
defparam \Reg_file|RD2[16]~102 .lut_mask = 64'h024613578ACE9BDF;
defparam \Reg_file|RD2[16]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N45
cyclonev_lcell_comb \Reg_file|RD2[16]~103 (
// Equation(s):
// \Reg_file|RD2[16]~103_combout  = ( \PCPlus8|Add0~49_sumout  & ( (\Reg_file|RD2[16]~102_combout ) # (\Reg_file|Equal2~0_combout ) ) ) # ( !\PCPlus8|Add0~49_sumout  & ( (!\Reg_file|Equal2~0_combout  & \Reg_file|RD2[16]~102_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal2~0_combout ),
	.datad(!\Reg_file|RD2[16]~102_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[16]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[16]~103 .extended_lut = "off";
defparam \Reg_file|RD2[16]~103 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Reg_file|RD2[16]~103 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \readData[17]~input (
	.i(readData[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[17]~input_o ));
// synopsys translate_off
defparam \readData[17]~input .bus_hold = "false";
defparam \readData[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y10_N47
dffeas \PC_Register|Q[17] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~61_sumout ),
	.asdata(\MemToReg|C[17]~17_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[17] .is_wysiwyg = "true";
defparam \PC_Register|Q[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N45
cyclonev_lcell_comb \PCPlus4|Add0~61 (
// Equation(s):
// \PCPlus4|Add0~61_sumout  = SUM(( \PC_Register|Q [17] ) + ( GND ) + ( \PCPlus4|Add0~58  ))
// \PCPlus4|Add0~62  = CARRY(( \PC_Register|Q [17] ) + ( GND ) + ( \PCPlus4|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~61_sumout ),
	.cout(\PCPlus4|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~61 .extended_lut = "off";
defparam \PCPlus4|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N45
cyclonev_lcell_comb \PCPlus8|Add0~53 (
// Equation(s):
// \PCPlus8|Add0~53_sumout  = SUM(( \PCPlus4|Add0~61_sumout  ) + ( GND ) + ( \PCPlus8|Add0~50  ))
// \PCPlus8|Add0~54  = CARRY(( \PCPlus4|Add0~61_sumout  ) + ( GND ) + ( \PCPlus8|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4|Add0~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~53_sumout ),
	.cout(\PCPlus8|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~53 .extended_lut = "off";
defparam \PCPlus8|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus8|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N30
cyclonev_lcell_comb \ALUSrc_ins|C[17]~25 (
// Equation(s):
// \ALUSrc_ins|C[17]~25_combout  = ( \PCPlus8|Add0~53_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[15]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Reg_file|RD2[17]~108_combout )) # (\Reg_file|Equal2~0_combout ))) 
// ) ) # ( !\PCPlus8|Add0~53_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[15]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (!\Reg_file|Equal2~0_combout  & (\Reg_file|RD2[17]~108_combout ))) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(!\Reg_file|RD2[17]~108_combout ),
	.datac(!\Instruction[15]~input_o ),
	.datad(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[17]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[17]~25 .extended_lut = "off";
defparam \ALUSrc_ins|C[17]~25 .lut_mask = 64'h0F220F220F770F77;
defparam \ALUSrc_ins|C[17]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N14
dffeas \Reg_file|registers[8][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][17] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N56
dffeas \Reg_file|registers[11][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][17] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N59
dffeas \Reg_file|registers[10][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][17] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N2
dffeas \Reg_file|registers[9][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][17] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N21
cyclonev_lcell_comb \Reg_file|RD1[17]~100 (
// Equation(s):
// \Reg_file|RD1[17]~100_combout  = ( \Reg_file|registers[10][17]~q  & ( \Reg_file|registers[9][17]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[8][17]~q )) # (\Instruction[17]~input_o ))) # (\Instruction[16]~input_o  & 
// ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[11][17]~q )))) ) ) ) # ( !\Reg_file|registers[10][17]~q  & ( \Reg_file|registers[9][17]~q  & ( (!\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & (\Reg_file|registers[8][17]~q ))) # 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[11][17]~q )))) ) ) ) # ( \Reg_file|registers[10][17]~q  & ( !\Reg_file|registers[9][17]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[8][17]~q )) # 
// (\Instruction[17]~input_o ))) # (\Instruction[16]~input_o  & (\Instruction[17]~input_o  & ((\Reg_file|registers[11][17]~q )))) ) ) ) # ( !\Reg_file|registers[10][17]~q  & ( !\Reg_file|registers[9][17]~q  & ( (!\Instruction[16]~input_o  & 
// (!\Instruction[17]~input_o  & (\Reg_file|registers[8][17]~q ))) # (\Instruction[16]~input_o  & (\Instruction[17]~input_o  & ((\Reg_file|registers[11][17]~q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[8][17]~q ),
	.datad(!\Reg_file|registers[11][17]~q ),
	.datae(!\Reg_file|registers[10][17]~q ),
	.dataf(!\Reg_file|registers[9][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[17]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[17]~100 .extended_lut = "off";
defparam \Reg_file|RD1[17]~100 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Reg_file|RD1[17]~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N20
dffeas \Reg_file|registers[2][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][17] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \Reg_file|registers[0][17]~feeder (
// Equation(s):
// \Reg_file|registers[0][17]~feeder_combout  = ( \MemToReg|C[17]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[0][17]~feeder .extended_lut = "off";
defparam \Reg_file|registers[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N38
dffeas \Reg_file|registers[0][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][17] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N38
dffeas \Reg_file|registers[3][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][17] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N43
dffeas \Reg_file|registers[1][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][17] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N15
cyclonev_lcell_comb \Reg_file|RD1[17]~101 (
// Equation(s):
// \Reg_file|RD1[17]~101_combout  = ( \Reg_file|registers[3][17]~q  & ( \Reg_file|registers[1][17]~q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|registers[0][17]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[2][17]~q ))) # 
// (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|registers[3][17]~q  & ( \Reg_file|registers[1][17]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[0][17]~q ))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[2][17]~q )))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o )) ) ) ) # ( \Reg_file|registers[3][17]~q  & ( !\Reg_file|registers[1][17]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[0][17]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[2][17]~q )))) # (\Instruction[16]~input_o  & (\Instruction[17]~input_o )) ) ) ) # ( !\Reg_file|registers[3][17]~q  & ( !\Reg_file|registers[1][17]~q  & ( 
// (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[0][17]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[2][17]~q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[2][17]~q ),
	.datad(!\Reg_file|registers[0][17]~q ),
	.datae(!\Reg_file|registers[3][17]~q ),
	.dataf(!\Reg_file|registers[1][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[17]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[17]~101 .extended_lut = "off";
defparam \Reg_file|RD1[17]~101 .lut_mask = 64'h028A139B46CE57DF;
defparam \Reg_file|RD1[17]~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N50
dffeas \Reg_file|registers[6][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][17] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N32
dffeas \Reg_file|registers[4][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][17] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N56
dffeas \Reg_file|registers[5][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][17] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N20
dffeas \Reg_file|registers[7][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][17] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N33
cyclonev_lcell_comb \Reg_file|RD1[17]~99 (
// Equation(s):
// \Reg_file|RD1[17]~99_combout  = ( \Reg_file|registers[5][17]~q  & ( \Reg_file|registers[7][17]~q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|registers[4][17]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[6][17]~q ))) # 
// (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|registers[5][17]~q  & ( \Reg_file|registers[7][17]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[4][17]~q ))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[6][17]~q )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) ) ) ) # ( \Reg_file|registers[5][17]~q  & ( !\Reg_file|registers[7][17]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[4][17]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[6][17]~q )))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|registers[5][17]~q  & ( !\Reg_file|registers[7][17]~q  & ( 
// (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[4][17]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[6][17]~q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[6][17]~q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[4][17]~q ),
	.datae(!\Reg_file|registers[5][17]~q ),
	.dataf(!\Reg_file|registers[7][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[17]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[17]~99 .extended_lut = "off";
defparam \Reg_file|RD1[17]~99 .lut_mask = 64'h02A252F207A757F7;
defparam \Reg_file|RD1[17]~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N32
dffeas \Reg_file|registers[12][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][17] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N44
dffeas \Reg_file|registers[13][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][17] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \Reg_file|RD1[17]~98 (
// Equation(s):
// \Reg_file|RD1[17]~98_combout  = ( \Reg_file|registers[12][17]~q  & ( \Reg_file|registers[13][17]~q  & ( (!\Instruction[17]~input_o ) # ((\Reg_file|registers[14][17]~q  & !\Instruction[16]~input_o )) ) ) ) # ( !\Reg_file|registers[12][17]~q  & ( 
// \Reg_file|registers[13][17]~q  & ( (!\Instruction[17]~input_o  & ((\Instruction[16]~input_o ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[14][17]~q  & !\Instruction[16]~input_o )) ) ) ) # ( \Reg_file|registers[12][17]~q  & ( 
// !\Reg_file|registers[13][17]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # (\Reg_file|registers[14][17]~q ))) ) ) ) # ( !\Reg_file|registers[12][17]~q  & ( !\Reg_file|registers[13][17]~q  & ( (\Reg_file|registers[14][17]~q  & 
// (\Instruction[17]~input_o  & !\Instruction[16]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\Reg_file|registers[14][17]~q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|registers[12][17]~q ),
	.dataf(!\Reg_file|registers[13][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[17]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[17]~98 .extended_lut = "off";
defparam \Reg_file|RD1[17]~98 .lut_mask = 64'h0300F30003F0F3F0;
defparam \Reg_file|RD1[17]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_lcell_comb \Reg_file|RD1[17]~102 (
// Equation(s):
// \Reg_file|RD1[17]~102_combout  = ( \Instruction[19]~input_o  & ( \Reg_file|RD1[17]~98_combout  & ( (\Instruction[18]~input_o ) # (\Reg_file|RD1[17]~100_combout ) ) ) ) # ( !\Instruction[19]~input_o  & ( \Reg_file|RD1[17]~98_combout  & ( 
// (!\Instruction[18]~input_o  & (\Reg_file|RD1[17]~101_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[17]~99_combout ))) ) ) ) # ( \Instruction[19]~input_o  & ( !\Reg_file|RD1[17]~98_combout  & ( (\Reg_file|RD1[17]~100_combout  & 
// !\Instruction[18]~input_o ) ) ) ) # ( !\Instruction[19]~input_o  & ( !\Reg_file|RD1[17]~98_combout  & ( (!\Instruction[18]~input_o  & (\Reg_file|RD1[17]~101_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[17]~99_combout ))) ) ) )

	.dataa(!\Reg_file|RD1[17]~100_combout ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|RD1[17]~101_combout ),
	.datad(!\Reg_file|RD1[17]~99_combout ),
	.datae(!\Instruction[19]~input_o ),
	.dataf(!\Reg_file|RD1[17]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[17]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[17]~102 .extended_lut = "off";
defparam \Reg_file|RD1[17]~102 .lut_mask = 64'h0C3F44440C3F7777;
defparam \Reg_file|RD1[17]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N0
cyclonev_lcell_comb \Reg_file|RD1[17]~103 (
// Equation(s):
// \Reg_file|RD1[17]~103_combout  = ( \PCPlus8|Add0~53_sumout  & ( (\Reg_file|RD1[17]~102_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~53_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[17]~102_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(!\Reg_file|RD1[17]~102_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[17]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[17]~103 .extended_lut = "off";
defparam \Reg_file|RD1[17]~103 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Reg_file|RD1[17]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \ALU_ins|Add0~69 (
// Equation(s):
// \ALU_ins|Add0~69_sumout  = SUM(( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[17]~25_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ 
// (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[17]~25_combout ))))) ) + ( \Reg_file|RD1[17]~103_combout  ) + ( \ALU_ins|Add0~66  ))
// \ALU_ins|Add0~70  = CARRY(( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[17]~25_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ 
// (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[17]~25_combout ))))) ) + ( \Reg_file|RD1[17]~103_combout  ) + ( \ALU_ins|Add0~66  ))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Decoder0~0_combout ),
	.datad(!\ALUSrc_ins|C[17]~25_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[17]~103_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~69_sumout ),
	.cout(\ALU_ins|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~69 .extended_lut = "off";
defparam \ALU_ins|Add0~69 .lut_mask = 64'h0000FF000000509C;
defparam \ALU_ins|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \ALU_ins|Mux14~0 (
// Equation(s):
// \ALU_ins|Mux14~0_combout  = (!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (!\ALUSrc_ins|C[2]~1_combout  & (\Reg_file|RD1[17]~103_combout  & \ALUSrc_ins|C[17]~25_combout ))) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[17]~25_combout )) # (\Reg_file|RD1[17]~103_combout )))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\Reg_file|RD1[17]~103_combout ),
	.datad(!\ALUSrc_ins|C[17]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux14~0 .extended_lut = "off";
defparam \ALU_ins|Mux14~0 .lut_mask = 64'h054D054D054D054D;
defparam \ALU_ins|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \MemToReg|C[17]~17 (
// Equation(s):
// \MemToReg|C[17]~17_combout  = ( \ALU_ins|Mux14~0_combout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (((\ALU_ins|Add0~69_sumout )) # (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[17]~input_o )))) ) ) # ( !\ALU_ins|Mux14~0_combout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ((\ALU_ins|Add0~69_sumout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[17]~input_o )))) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datac(!\readData[17]~input_o ),
	.datad(!\ALU_ins|Add0~69_sumout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[17]~17 .extended_lut = "off";
defparam \MemToReg|C[17]~17 .lut_mask = 64'h038B038B47CF47CF;
defparam \MemToReg|C[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N14
dffeas \Reg_file|registers[14][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][17] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N9
cyclonev_lcell_comb \Reg_file|RD2[17]~106 (
// Equation(s):
// \Reg_file|RD2[17]~106_combout  = ( \Reg_file|registers[12][17]~q  & ( \Reg_file|registers[13][17]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & \Reg_file|registers[14][17]~q )) ) ) ) # ( !\Reg_file|registers[12][17]~q  & ( 
// \Reg_file|registers[13][17]~q  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[14][17]~q  & \Instruction[13]~input_o )) # (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ))) ) ) ) # ( \Reg_file|registers[12][17]~q  & ( 
// !\Reg_file|registers[13][17]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # (\Reg_file|registers[14][17]~q ))) ) ) ) # ( !\Reg_file|registers[12][17]~q  & ( !\Reg_file|registers[13][17]~q  & ( (!\Instruction[12]~input_o  & 
// (\Reg_file|registers[14][17]~q  & \Instruction[13]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Reg_file|registers[14][17]~q ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[12][17]~q ),
	.dataf(!\Reg_file|registers[13][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[17]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[17]~106 .extended_lut = "off";
defparam \Reg_file|RD2[17]~106 .lut_mask = 64'h000CCC0C330CFF0C;
defparam \Reg_file|RD2[17]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \Reg_file|RD2[17]~104 (
// Equation(s):
// \Reg_file|RD2[17]~104_combout  = ( \Reg_file|registers[9][17]~q  & ( \Reg_file|registers[8][17]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & (\Reg_file|registers[10][17]~q )) # (\Instruction[12]~input_o  & 
// ((\Reg_file|registers[11][17]~q )))) ) ) ) # ( !\Reg_file|registers[9][17]~q  & ( \Reg_file|registers[8][17]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// (\Reg_file|registers[10][17]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[11][17]~q ))))) ) ) ) # ( \Reg_file|registers[9][17]~q  & ( !\Reg_file|registers[8][17]~q  & ( (!\Instruction[13]~input_o  & (((\Instruction[12]~input_o )))) # 
// (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & (\Reg_file|registers[10][17]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[11][17]~q ))))) ) ) ) # ( !\Reg_file|registers[9][17]~q  & ( !\Reg_file|registers[8][17]~q  & ( 
// (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & (\Reg_file|registers[10][17]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[11][17]~q ))))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Reg_file|registers[10][17]~q ),
	.datac(!\Reg_file|registers[11][17]~q ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Reg_file|registers[9][17]~q ),
	.dataf(!\Reg_file|registers[8][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[17]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[17]~104 .extended_lut = "off";
defparam \Reg_file|RD2[17]~104 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Reg_file|RD2[17]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_lcell_comb \Reg_file|RD2[17]~107 (
// Equation(s):
// \Reg_file|RD2[17]~107_combout  = ( \Reg_file|registers[7][17]~q  & ( \Reg_file|registers[6][17]~q  & ( ((!\Instruction[12]~input_o  & (\Reg_file|registers[4][17]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[5][17]~q )))) # 
// (\Instruction[13]~input_o ) ) ) ) # ( !\Reg_file|registers[7][17]~q  & ( \Reg_file|registers[6][17]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & (\Reg_file|registers[4][17]~q )) # (\Instruction[12]~input_o  & 
// ((\Reg_file|registers[5][17]~q ))))) # (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )))) ) ) ) # ( \Reg_file|registers[7][17]~q  & ( !\Reg_file|registers[6][17]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// (\Reg_file|registers[4][17]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[5][17]~q ))))) # (\Instruction[13]~input_o  & (((\Instruction[12]~input_o )))) ) ) ) # ( !\Reg_file|registers[7][17]~q  & ( !\Reg_file|registers[6][17]~q  & ( 
// (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & (\Reg_file|registers[4][17]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[5][17]~q ))))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Reg_file|registers[4][17]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[5][17]~q ),
	.datae(!\Reg_file|registers[7][17]~q ),
	.dataf(!\Reg_file|registers[6][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[17]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[17]~107 .extended_lut = "off";
defparam \Reg_file|RD2[17]~107 .lut_mask = 64'h202A252F707A757F;
defparam \Reg_file|RD2[17]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N30
cyclonev_lcell_comb \Reg_file|RD2[17]~105 (
// Equation(s):
// \Reg_file|RD2[17]~105_combout  = ( \Reg_file|registers[3][17]~q  & ( \Reg_file|registers[2][17]~q  & ( ((!\Instruction[12]~input_o  & (\Reg_file|registers[0][17]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[1][17]~q )))) # 
// (\Instruction[13]~input_o ) ) ) ) # ( !\Reg_file|registers[3][17]~q  & ( \Reg_file|registers[2][17]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & (\Reg_file|registers[0][17]~q )) # (\Instruction[12]~input_o  & 
// ((\Reg_file|registers[1][17]~q ))))) # (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )))) ) ) ) # ( \Reg_file|registers[3][17]~q  & ( !\Reg_file|registers[2][17]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// (\Reg_file|registers[0][17]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[1][17]~q ))))) # (\Instruction[13]~input_o  & (((\Instruction[12]~input_o )))) ) ) ) # ( !\Reg_file|registers[3][17]~q  & ( !\Reg_file|registers[2][17]~q  & ( 
// (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & (\Reg_file|registers[0][17]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[1][17]~q ))))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Reg_file|registers[0][17]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[1][17]~q ),
	.datae(!\Reg_file|registers[3][17]~q ),
	.dataf(!\Reg_file|registers[2][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[17]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[17]~105 .extended_lut = "off";
defparam \Reg_file|RD2[17]~105 .lut_mask = 64'h202A252F707A757F;
defparam \Reg_file|RD2[17]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N12
cyclonev_lcell_comb \Reg_file|RD2[17]~108 (
// Equation(s):
// \Reg_file|RD2[17]~108_combout  = ( \Reg_file|RD2[17]~107_combout  & ( \Reg_file|RD2[17]~105_combout  & ( (!\Instruction[15]~input_o ) # ((!\Instruction[14]~input_o  & ((\Reg_file|RD2[17]~104_combout ))) # (\Instruction[14]~input_o  & 
// (\Reg_file|RD2[17]~106_combout ))) ) ) ) # ( !\Reg_file|RD2[17]~107_combout  & ( \Reg_file|RD2[17]~105_combout  & ( (!\Instruction[14]~input_o  & ((!\Instruction[15]~input_o ) # ((\Reg_file|RD2[17]~104_combout )))) # (\Instruction[14]~input_o  & 
// (\Instruction[15]~input_o  & (\Reg_file|RD2[17]~106_combout ))) ) ) ) # ( \Reg_file|RD2[17]~107_combout  & ( !\Reg_file|RD2[17]~105_combout  & ( (!\Instruction[14]~input_o  & (\Instruction[15]~input_o  & ((\Reg_file|RD2[17]~104_combout )))) # 
// (\Instruction[14]~input_o  & ((!\Instruction[15]~input_o ) # ((\Reg_file|RD2[17]~106_combout )))) ) ) ) # ( !\Reg_file|RD2[17]~107_combout  & ( !\Reg_file|RD2[17]~105_combout  & ( (\Instruction[15]~input_o  & ((!\Instruction[14]~input_o  & 
// ((\Reg_file|RD2[17]~104_combout ))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[17]~106_combout )))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\Reg_file|RD2[17]~106_combout ),
	.datad(!\Reg_file|RD2[17]~104_combout ),
	.datae(!\Reg_file|RD2[17]~107_combout ),
	.dataf(!\Reg_file|RD2[17]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[17]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[17]~108 .extended_lut = "off";
defparam \Reg_file|RD2[17]~108 .lut_mask = 64'h0123456789ABCDEF;
defparam \Reg_file|RD2[17]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N33
cyclonev_lcell_comb \Reg_file|RD2[17]~109 (
// Equation(s):
// \Reg_file|RD2[17]~109_combout  = ( \PCPlus8|Add0~53_sumout  & ( (\Reg_file|RD2[17]~108_combout ) # (\Reg_file|Equal2~0_combout ) ) ) # ( !\PCPlus8|Add0~53_sumout  & ( (!\Reg_file|Equal2~0_combout  & \Reg_file|RD2[17]~108_combout ) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(!\Reg_file|RD2[17]~108_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[17]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[17]~109 .extended_lut = "off";
defparam \Reg_file|RD2[17]~109 .lut_mask = 64'h2222222277777777;
defparam \Reg_file|RD2[17]~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N8
dffeas \Reg_file|registers[7][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][18] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N38
dffeas \Reg_file|registers[6][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][18] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \Reg_file|registers[4][18]~feeder (
// Equation(s):
// \Reg_file|registers[4][18]~feeder_combout  = ( \MemToReg|C[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[4][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[4][18]~feeder .extended_lut = "off";
defparam \Reg_file|registers[4][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[4][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N10
dffeas \Reg_file|registers[4][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[4][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][18] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N14
dffeas \Reg_file|registers[5][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][18] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N39
cyclonev_lcell_comb \Reg_file|RD2[18]~113 (
// Equation(s):
// \Reg_file|RD2[18]~113_combout  = ( \Reg_file|registers[4][18]~q  & ( \Reg_file|registers[5][18]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & ((\Reg_file|registers[6][18]~q ))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[7][18]~q ))) ) ) ) # ( !\Reg_file|registers[4][18]~q  & ( \Reg_file|registers[5][18]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o  & \Reg_file|registers[6][18]~q )))) # (\Instruction[12]~input_o  & 
// (((!\Instruction[13]~input_o )) # (\Reg_file|registers[7][18]~q ))) ) ) ) # ( \Reg_file|registers[4][18]~q  & ( !\Reg_file|registers[5][18]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[6][18]~q )))) # 
// (\Instruction[12]~input_o  & (\Reg_file|registers[7][18]~q  & (\Instruction[13]~input_o ))) ) ) ) # ( !\Reg_file|registers[4][18]~q  & ( !\Reg_file|registers[5][18]~q  & ( (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[6][18]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[7][18]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[7][18]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[6][18]~q ),
	.datae(!\Reg_file|registers[4][18]~q ),
	.dataf(!\Reg_file|registers[5][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[18]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[18]~113 .extended_lut = "off";
defparam \Reg_file|RD2[18]~113 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Reg_file|RD2[18]~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N39
cyclonev_lcell_comb \Reg_file|registers[10][18]~feeder (
// Equation(s):
// \Reg_file|registers[10][18]~feeder_combout  = ( \MemToReg|C[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[10][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[10][18]~feeder .extended_lut = "off";
defparam \Reg_file|registers[10][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[10][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N41
dffeas \Reg_file|registers[10][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[10][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][18] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N8
dffeas \Reg_file|registers[9][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][18] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N2
dffeas \Reg_file|registers[11][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][18] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N49
dffeas \Reg_file|registers[8][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][18] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N3
cyclonev_lcell_comb \Reg_file|RD2[18]~110 (
// Equation(s):
// \Reg_file|RD2[18]~110_combout  = ( \Reg_file|registers[11][18]~q  & ( \Reg_file|registers[8][18]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # (\Reg_file|registers[9][18]~q )))) # (\Instruction[13]~input_o  & 
// (((\Instruction[12]~input_o )) # (\Reg_file|registers[10][18]~q ))) ) ) ) # ( !\Reg_file|registers[11][18]~q  & ( \Reg_file|registers[8][18]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # (\Reg_file|registers[9][18]~q )))) # 
// (\Instruction[13]~input_o  & (\Reg_file|registers[10][18]~q  & ((!\Instruction[12]~input_o )))) ) ) ) # ( \Reg_file|registers[11][18]~q  & ( !\Reg_file|registers[8][18]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[9][18]~q  & 
// \Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & (((\Instruction[12]~input_o )) # (\Reg_file|registers[10][18]~q ))) ) ) ) # ( !\Reg_file|registers[11][18]~q  & ( !\Reg_file|registers[8][18]~q  & ( (!\Instruction[13]~input_o  & 
// (((\Reg_file|registers[9][18]~q  & \Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & (\Reg_file|registers[10][18]~q  & ((!\Instruction[12]~input_o )))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Reg_file|registers[10][18]~q ),
	.datac(!\Reg_file|registers[9][18]~q ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Reg_file|registers[11][18]~q ),
	.dataf(!\Reg_file|registers[8][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[18]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[18]~110 .extended_lut = "off";
defparam \Reg_file|RD2[18]~110 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Reg_file|RD2[18]~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N14
dffeas \Reg_file|registers[12][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][18] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N29
dffeas \Reg_file|registers[14][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][18] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \Reg_file|registers[13][18]~feeder (
// Equation(s):
// \Reg_file|registers[13][18]~feeder_combout  = ( \MemToReg|C[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[13][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[13][18]~feeder .extended_lut = "off";
defparam \Reg_file|registers[13][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[13][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N14
dffeas \Reg_file|registers[13][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[13][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][18] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N27
cyclonev_lcell_comb \Reg_file|RD2[18]~112 (
// Equation(s):
// \Reg_file|RD2[18]~112_combout  = ( \Reg_file|registers[13][18]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[12][18]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[14][18]~q ))))) # 
// (\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) ) ) # ( !\Reg_file|registers[13][18]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[12][18]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[14][18]~q ))))) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[12][18]~q ),
	.datad(!\Reg_file|registers[14][18]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[13][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[18]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[18]~112 .extended_lut = "off";
defparam \Reg_file|RD2[18]~112 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \Reg_file|RD2[18]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \Reg_file|registers[0][18]~feeder (
// Equation(s):
// \Reg_file|registers[0][18]~feeder_combout  = ( \MemToReg|C[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[0][18]~feeder .extended_lut = "off";
defparam \Reg_file|registers[0][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N50
dffeas \Reg_file|registers[0][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][18] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N20
dffeas \Reg_file|registers[2][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][18] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N38
dffeas \Reg_file|registers[3][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][18] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N53
dffeas \Reg_file|registers[1][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][18] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N39
cyclonev_lcell_comb \Reg_file|RD2[18]~111 (
// Equation(s):
// \Reg_file|RD2[18]~111_combout  = ( \Reg_file|registers[3][18]~q  & ( \Reg_file|registers[1][18]~q  & ( ((!\Instruction[13]~input_o  & (\Reg_file|registers[0][18]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[2][18]~q )))) # 
// (\Instruction[12]~input_o ) ) ) ) # ( !\Reg_file|registers[3][18]~q  & ( \Reg_file|registers[1][18]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[0][18]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[2][18]~q ))))) # (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )))) ) ) ) # ( \Reg_file|registers[3][18]~q  & ( !\Reg_file|registers[1][18]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// (\Reg_file|registers[0][18]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[2][18]~q ))))) # (\Instruction[12]~input_o  & (((\Instruction[13]~input_o )))) ) ) ) # ( !\Reg_file|registers[3][18]~q  & ( !\Reg_file|registers[1][18]~q  & ( 
// (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[0][18]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[2][18]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[0][18]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[2][18]~q ),
	.datae(!\Reg_file|registers[3][18]~q ),
	.dataf(!\Reg_file|registers[1][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[18]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[18]~111 .extended_lut = "off";
defparam \Reg_file|RD2[18]~111 .lut_mask = 64'h202A252F707A757F;
defparam \Reg_file|RD2[18]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N21
cyclonev_lcell_comb \Reg_file|RD2[18]~114 (
// Equation(s):
// \Reg_file|RD2[18]~114_combout  = ( \Reg_file|RD2[18]~112_combout  & ( \Reg_file|RD2[18]~111_combout  & ( (!\Instruction[15]~input_o  & (((!\Instruction[14]~input_o )) # (\Reg_file|RD2[18]~113_combout ))) # (\Instruction[15]~input_o  & 
// (((\Instruction[14]~input_o ) # (\Reg_file|RD2[18]~110_combout )))) ) ) ) # ( !\Reg_file|RD2[18]~112_combout  & ( \Reg_file|RD2[18]~111_combout  & ( (!\Instruction[15]~input_o  & (((!\Instruction[14]~input_o )) # (\Reg_file|RD2[18]~113_combout ))) # 
// (\Instruction[15]~input_o  & (((\Reg_file|RD2[18]~110_combout  & !\Instruction[14]~input_o )))) ) ) ) # ( \Reg_file|RD2[18]~112_combout  & ( !\Reg_file|RD2[18]~111_combout  & ( (!\Instruction[15]~input_o  & (\Reg_file|RD2[18]~113_combout  & 
// ((\Instruction[14]~input_o )))) # (\Instruction[15]~input_o  & (((\Instruction[14]~input_o ) # (\Reg_file|RD2[18]~110_combout )))) ) ) ) # ( !\Reg_file|RD2[18]~112_combout  & ( !\Reg_file|RD2[18]~111_combout  & ( (!\Instruction[15]~input_o  & 
// (\Reg_file|RD2[18]~113_combout  & ((\Instruction[14]~input_o )))) # (\Instruction[15]~input_o  & (((\Reg_file|RD2[18]~110_combout  & !\Instruction[14]~input_o )))) ) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Reg_file|RD2[18]~113_combout ),
	.datac(!\Reg_file|RD2[18]~110_combout ),
	.datad(!\Instruction[14]~input_o ),
	.datae(!\Reg_file|RD2[18]~112_combout ),
	.dataf(!\Reg_file|RD2[18]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[18]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[18]~114 .extended_lut = "off";
defparam \Reg_file|RD2[18]~114 .lut_mask = 64'h05220577AF22AF77;
defparam \Reg_file|RD2[18]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N6
cyclonev_lcell_comb \ALUSrc_ins|C[18]~26 (
// Equation(s):
// \ALUSrc_ins|C[18]~26_combout  = ( \PCPlus8|Add0~57_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (\Instruction[16]~input_o )) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Reg_file|Equal2~0_combout ) # (\Reg_file|RD2[18]~114_combout )))) ) ) 
// # ( !\PCPlus8|Add0~57_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (\Instruction[16]~input_o )) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Reg_file|RD2[18]~114_combout  & !\Reg_file|Equal2~0_combout )))) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|RD2[18]~114_combout ),
	.datad(!\Reg_file|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[18]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[18]~26 .extended_lut = "off";
defparam \ALUSrc_ins|C[18]~26 .lut_mask = 64'h2722272227772777;
defparam \ALUSrc_ins|C[18]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \Reg_file|RD1[18]~105 (
// Equation(s):
// \Reg_file|RD1[18]~105_combout  = ( \Reg_file|registers[5][18]~q  & ( \Reg_file|registers[7][18]~q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|registers[4][18]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[6][18]~q )))) # 
// (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|registers[5][18]~q  & ( \Reg_file|registers[7][18]~q  & ( (!\Instruction[17]~input_o  & (\Reg_file|registers[4][18]~q  & ((!\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & 
// (((\Instruction[16]~input_o ) # (\Reg_file|registers[6][18]~q )))) ) ) ) # ( \Reg_file|registers[5][18]~q  & ( !\Reg_file|registers[7][18]~q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|registers[4][18]~q ))) # 
// (\Instruction[17]~input_o  & (((\Reg_file|registers[6][18]~q  & !\Instruction[16]~input_o )))) ) ) ) # ( !\Reg_file|registers[5][18]~q  & ( !\Reg_file|registers[7][18]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// (\Reg_file|registers[4][18]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[6][18]~q ))))) ) ) )

	.dataa(!\Reg_file|registers[4][18]~q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[6][18]~q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|registers[5][18]~q ),
	.dataf(!\Reg_file|registers[7][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[18]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[18]~105 .extended_lut = "off";
defparam \Reg_file|RD1[18]~105 .lut_mask = 64'h470047CC473347FF;
defparam \Reg_file|RD1[18]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N57
cyclonev_lcell_comb \Reg_file|RD1[18]~106 (
// Equation(s):
// \Reg_file|RD1[18]~106_combout  = ( \Reg_file|registers[11][18]~q  & ( \Reg_file|registers[9][18]~q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|registers[8][18]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[10][18]~q )))) # 
// (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|registers[11][18]~q  & ( \Reg_file|registers[9][18]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[8][18]~q )) # (\Instruction[17]~input_o  & 
// ((\Reg_file|registers[10][18]~q ))))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( \Reg_file|registers[11][18]~q  & ( !\Reg_file|registers[9][18]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// (\Reg_file|registers[8][18]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[10][18]~q ))))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|registers[11][18]~q  & ( !\Reg_file|registers[9][18]~q  & ( 
// (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[8][18]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[10][18]~q ))))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[8][18]~q ),
	.datac(!\Reg_file|registers[10][18]~q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[11][18]~q ),
	.dataf(!\Reg_file|registers[9][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[18]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[18]~106 .extended_lut = "off";
defparam \Reg_file|RD1[18]~106 .lut_mask = 64'h220A225F770A775F;
defparam \Reg_file|RD1[18]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \Reg_file|RD1[18]~104 (
// Equation(s):
// \Reg_file|RD1[18]~104_combout  = ( \Reg_file|registers[14][18]~q  & ( \Reg_file|registers[13][18]~q  & ( (!\Instruction[16]~input_o  & ((\Instruction[17]~input_o ) # (\Reg_file|registers[12][18]~q ))) # (\Instruction[16]~input_o  & 
// ((!\Instruction[17]~input_o ))) ) ) ) # ( !\Reg_file|registers[14][18]~q  & ( \Reg_file|registers[13][18]~q  & ( (!\Instruction[17]~input_o  & ((\Instruction[16]~input_o ) # (\Reg_file|registers[12][18]~q ))) ) ) ) # ( \Reg_file|registers[14][18]~q  & ( 
// !\Reg_file|registers[13][18]~q  & ( (!\Instruction[16]~input_o  & ((\Instruction[17]~input_o ) # (\Reg_file|registers[12][18]~q ))) ) ) ) # ( !\Reg_file|registers[14][18]~q  & ( !\Reg_file|registers[13][18]~q  & ( (\Reg_file|registers[12][18]~q  & 
// (!\Instruction[16]~input_o  & !\Instruction[17]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\Reg_file|registers[12][18]~q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[14][18]~q ),
	.dataf(!\Reg_file|registers[13][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[18]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[18]~104 .extended_lut = "off";
defparam \Reg_file|RD1[18]~104 .lut_mask = 64'h300030F03F003FF0;
defparam \Reg_file|RD1[18]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N21
cyclonev_lcell_comb \Reg_file|RD1[18]~107 (
// Equation(s):
// \Reg_file|RD1[18]~107_combout  = ( \Reg_file|registers[3][18]~q  & ( \Reg_file|registers[1][18]~q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|registers[0][18]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[2][18]~q )))) # 
// (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|registers[3][18]~q  & ( \Reg_file|registers[1][18]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[0][18]~q )) # (\Instruction[17]~input_o  & 
// ((\Reg_file|registers[2][18]~q ))))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( \Reg_file|registers[3][18]~q  & ( !\Reg_file|registers[1][18]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// (\Reg_file|registers[0][18]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[2][18]~q ))))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|registers[3][18]~q  & ( !\Reg_file|registers[1][18]~q  & ( 
// (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[0][18]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[2][18]~q ))))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[0][18]~q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[2][18]~q ),
	.datae(!\Reg_file|registers[3][18]~q ),
	.dataf(!\Reg_file|registers[1][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[18]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[18]~107 .extended_lut = "off";
defparam \Reg_file|RD1[18]~107 .lut_mask = 64'h202A252F707A757F;
defparam \Reg_file|RD1[18]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N54
cyclonev_lcell_comb \Reg_file|RD1[18]~108 (
// Equation(s):
// \Reg_file|RD1[18]~108_combout  = ( \Reg_file|RD1[18]~104_combout  & ( \Reg_file|RD1[18]~107_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o ) # (\Reg_file|RD1[18]~106_combout )))) # (\Instruction[18]~input_o  & 
// (((\Instruction[19]~input_o )) # (\Reg_file|RD1[18]~105_combout ))) ) ) ) # ( !\Reg_file|RD1[18]~104_combout  & ( \Reg_file|RD1[18]~107_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o ) # (\Reg_file|RD1[18]~106_combout )))) # 
// (\Instruction[18]~input_o  & (\Reg_file|RD1[18]~105_combout  & (!\Instruction[19]~input_o ))) ) ) ) # ( \Reg_file|RD1[18]~104_combout  & ( !\Reg_file|RD1[18]~107_combout  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o  & 
// \Reg_file|RD1[18]~106_combout )))) # (\Instruction[18]~input_o  & (((\Instruction[19]~input_o )) # (\Reg_file|RD1[18]~105_combout ))) ) ) ) # ( !\Reg_file|RD1[18]~104_combout  & ( !\Reg_file|RD1[18]~107_combout  & ( (!\Instruction[18]~input_o  & 
// (((\Instruction[19]~input_o  & \Reg_file|RD1[18]~106_combout )))) # (\Instruction[18]~input_o  & (\Reg_file|RD1[18]~105_combout  & (!\Instruction[19]~input_o ))) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Reg_file|RD1[18]~105_combout ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|RD1[18]~106_combout ),
	.datae(!\Reg_file|RD1[18]~104_combout ),
	.dataf(!\Reg_file|RD1[18]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[18]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[18]~108 .extended_lut = "off";
defparam \Reg_file|RD1[18]~108 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Reg_file|RD1[18]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N33
cyclonev_lcell_comb \Reg_file|RD1[18]~109 (
// Equation(s):
// \Reg_file|RD1[18]~109_combout  = ( \PCPlus8|Add0~57_sumout  & ( (\Reg_file|RD1[18]~108_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~57_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[18]~108_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(!\Reg_file|RD1[18]~108_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[18]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[18]~109 .extended_lut = "off";
defparam \Reg_file|RD1[18]~109 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Reg_file|RD1[18]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N30
cyclonev_lcell_comb \ALU_ins|Mux13~0 (
// Equation(s):
// \ALU_ins|Mux13~0_combout  = ( \Reg_file|RD1[18]~109_combout  & ( ((\ALUSrc_ins|C[18]~26_combout  & !\ALUSrc_ins|C[2]~1_combout )) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) ) # ( !\Reg_file|RD1[18]~109_combout  & ( (\ALUSrc_ins|C[18]~26_combout  & 
// (!\ALUSrc_ins|C[2]~1_combout  & \CU_Inst|inst_ALU_Deco|ALUControl~1_combout )) ) )

	.dataa(!\ALUSrc_ins|C[18]~26_combout ),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[18]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux13~0 .extended_lut = "off";
defparam \ALU_ins|Mux13~0 .lut_mask = 64'h040404044F4F4F4F;
defparam \ALU_ins|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \readData[18]~input (
	.i(readData[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[18]~input_o ));
// synopsys translate_off
defparam \readData[18]~input .bus_hold = "false";
defparam \readData[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N57
cyclonev_lcell_comb \ALU_ins|Add0~73 (
// Equation(s):
// \ALU_ins|Add0~73_sumout  = SUM(( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[18]~26_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ 
// (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[18]~26_combout ))))) ) + ( \Reg_file|RD1[18]~109_combout  ) + ( \ALU_ins|Add0~70  ))
// \ALU_ins|Add0~74  = CARRY(( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[18]~26_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ 
// (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[18]~26_combout ))))) ) + ( \Reg_file|RD1[18]~109_combout  ) + ( \ALU_ins|Add0~70  ))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Decoder0~0_combout ),
	.datad(!\ALUSrc_ins|C[18]~26_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[18]~109_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~73_sumout ),
	.cout(\ALU_ins|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~73 .extended_lut = "off";
defparam \ALU_ins|Add0~73 .lut_mask = 64'h0000FF000000509C;
defparam \ALU_ins|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \MemToReg|C[18]~18 (
// Equation(s):
// \MemToReg|C[18]~18_combout  = ( \ALU_ins|Add0~73_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((\ALU_ins|Mux13~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[18]~input_o )))) ) ) # ( !\ALU_ins|Add0~73_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & (\ALU_ins|Mux13~0_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[18]~input_o )))) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\ALU_ins|Mux13~0_combout ),
	.datac(!\readData[18]~input_o ),
	.datad(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[18]~18 .extended_lut = "off";
defparam \MemToReg|C[18]~18 .lut_mask = 64'h110F110FBB0FBB0F;
defparam \MemToReg|C[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N50
dffeas \PC_Register|Q[18] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~65_sumout ),
	.asdata(\MemToReg|C[18]~18_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[18] .is_wysiwyg = "true";
defparam \PC_Register|Q[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \PCPlus4|Add0~65 (
// Equation(s):
// \PCPlus4|Add0~65_sumout  = SUM(( \PC_Register|Q [18] ) + ( GND ) + ( \PCPlus4|Add0~62  ))
// \PCPlus4|Add0~66  = CARRY(( \PC_Register|Q [18] ) + ( GND ) + ( \PCPlus4|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~65_sumout ),
	.cout(\PCPlus4|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~65 .extended_lut = "off";
defparam \PCPlus4|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N48
cyclonev_lcell_comb \PCPlus8|Add0~57 (
// Equation(s):
// \PCPlus8|Add0~57_sumout  = SUM(( \PCPlus4|Add0~65_sumout  ) + ( GND ) + ( \PCPlus8|Add0~54  ))
// \PCPlus8|Add0~58  = CARRY(( \PCPlus4|Add0~65_sumout  ) + ( GND ) + ( \PCPlus8|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4|Add0~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~57_sumout ),
	.cout(\PCPlus8|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~57 .extended_lut = "off";
defparam \PCPlus8|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus8|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \Reg_file|RD2[18]~115 (
// Equation(s):
// \Reg_file|RD2[18]~115_combout  = (!\Reg_file|Equal2~0_combout  & ((\Reg_file|RD2[18]~114_combout ))) # (\Reg_file|Equal2~0_combout  & (\PCPlus8|Add0~57_sumout ))

	.dataa(gnd),
	.datab(!\PCPlus8|Add0~57_sumout ),
	.datac(!\Reg_file|RD2[18]~114_combout ),
	.datad(!\Reg_file|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[18]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[18]~115 .extended_lut = "off";
defparam \Reg_file|RD2[18]~115 .lut_mask = 64'h0F330F330F330F33;
defparam \Reg_file|RD2[18]~115 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \readData[19]~input (
	.i(readData[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[19]~input_o ));
// synopsys translate_off
defparam \readData[19]~input .bus_hold = "false";
defparam \readData[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y7_N8
dffeas \Reg_file|registers[11][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][19] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N29
dffeas \Reg_file|registers[9][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][19] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N59
dffeas \Reg_file|registers[10][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][19] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \Reg_file|registers[8][19]~feeder (
// Equation(s):
// \Reg_file|registers[8][19]~feeder_combout  = ( \MemToReg|C[19]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[8][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[8][19]~feeder .extended_lut = "off";
defparam \Reg_file|registers[8][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[8][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N25
dffeas \Reg_file|registers[8][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[8][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][19] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N9
cyclonev_lcell_comb \Reg_file|RD2[19]~116 (
// Equation(s):
// \Reg_file|RD2[19]~116_combout  = ( \Reg_file|registers[10][19]~q  & ( \Reg_file|registers[8][19]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & ((\Reg_file|registers[9][19]~q ))) # (\Instruction[13]~input_o  & 
// (\Reg_file|registers[11][19]~q ))) ) ) ) # ( !\Reg_file|registers[10][19]~q  & ( \Reg_file|registers[8][19]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # (\Reg_file|registers[9][19]~q )))) # (\Instruction[13]~input_o  & 
// (\Reg_file|registers[11][19]~q  & (\Instruction[12]~input_o ))) ) ) ) # ( \Reg_file|registers[10][19]~q  & ( !\Reg_file|registers[8][19]~q  & ( (!\Instruction[13]~input_o  & (((\Instruction[12]~input_o  & \Reg_file|registers[9][19]~q )))) # 
// (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )) # (\Reg_file|registers[11][19]~q ))) ) ) ) # ( !\Reg_file|registers[10][19]~q  & ( !\Reg_file|registers[8][19]~q  & ( (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// ((\Reg_file|registers[9][19]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[11][19]~q )))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Reg_file|registers[11][19]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[9][19]~q ),
	.datae(!\Reg_file|registers[10][19]~q ),
	.dataf(!\Reg_file|registers[8][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[19]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[19]~116 .extended_lut = "off";
defparam \Reg_file|RD2[19]~116 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \Reg_file|RD2[19]~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N32
dffeas \Reg_file|registers[1][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][19] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N56
dffeas \Reg_file|registers[3][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][19] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N23
dffeas \Reg_file|registers[0][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][19] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N14
dffeas \Reg_file|registers[2][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][19] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N57
cyclonev_lcell_comb \Reg_file|RD2[19]~117 (
// Equation(s):
// \Reg_file|RD2[19]~117_combout  = ( \Reg_file|registers[0][19]~q  & ( \Reg_file|registers[2][19]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & (\Reg_file|registers[1][19]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[3][19]~q )))) ) ) ) # ( !\Reg_file|registers[0][19]~q  & ( \Reg_file|registers[2][19]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// (\Reg_file|registers[1][19]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[3][19]~q ))))) ) ) ) # ( \Reg_file|registers[0][19]~q  & ( !\Reg_file|registers[2][19]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )))) # 
// (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[1][19]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[3][19]~q ))))) ) ) ) # ( !\Reg_file|registers[0][19]~q  & ( !\Reg_file|registers[2][19]~q  & ( 
// (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[1][19]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[3][19]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[1][19]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[3][19]~q ),
	.datae(!\Reg_file|registers[0][19]~q ),
	.dataf(!\Reg_file|registers[2][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[19]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[19]~117 .extended_lut = "off";
defparam \Reg_file|RD2[19]~117 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Reg_file|RD2[19]~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N50
dffeas \Reg_file|registers[13][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][19] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N2
dffeas \Reg_file|registers[14][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][19] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N32
dffeas \Reg_file|registers[12][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][19] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N0
cyclonev_lcell_comb \Reg_file|RD2[19]~118 (
// Equation(s):
// \Reg_file|RD2[19]~118_combout  = ( \Reg_file|registers[12][19]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[14][19]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & 
// (\Reg_file|registers[13][19]~q ))) ) ) # ( !\Reg_file|registers[12][19]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o  & ((\Reg_file|registers[14][19]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & 
// (\Reg_file|registers[13][19]~q ))) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[13][19]~q ),
	.datad(!\Reg_file|registers[14][19]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[19]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[19]~118 .extended_lut = "off";
defparam \Reg_file|RD2[19]~118 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file|RD2[19]~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N47
dffeas \Reg_file|registers[5][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][19] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \Reg_file|registers[4][19]~feeder (
// Equation(s):
// \Reg_file|registers[4][19]~feeder_combout  = ( \MemToReg|C[19]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[4][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[4][19]~feeder .extended_lut = "off";
defparam \Reg_file|registers[4][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[4][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N29
dffeas \Reg_file|registers[4][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[4][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][19] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N26
dffeas \Reg_file|registers[7][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][19] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N50
dffeas \Reg_file|registers[6][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][19] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \Reg_file|RD2[19]~119 (
// Equation(s):
// \Reg_file|RD2[19]~119_combout  = ( \Reg_file|registers[7][19]~q  & ( \Reg_file|registers[6][19]~q  & ( ((!\Instruction[12]~input_o  & ((\Reg_file|registers[4][19]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[5][19]~q ))) # 
// (\Instruction[13]~input_o ) ) ) ) # ( !\Reg_file|registers[7][19]~q  & ( \Reg_file|registers[6][19]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & ((\Reg_file|registers[4][19]~q ))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[5][19]~q )))) # (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )))) ) ) ) # ( \Reg_file|registers[7][19]~q  & ( !\Reg_file|registers[6][19]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[4][19]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[5][19]~q )))) # (\Instruction[13]~input_o  & (((\Instruction[12]~input_o )))) ) ) ) # ( !\Reg_file|registers[7][19]~q  & ( !\Reg_file|registers[6][19]~q  & ( 
// (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & ((\Reg_file|registers[4][19]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[5][19]~q )))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Reg_file|registers[5][19]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[4][19]~q ),
	.datae(!\Reg_file|registers[7][19]~q ),
	.dataf(!\Reg_file|registers[6][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[19]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[19]~119 .extended_lut = "off";
defparam \Reg_file|RD2[19]~119 .lut_mask = 64'h02A207A752F257F7;
defparam \Reg_file|RD2[19]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N51
cyclonev_lcell_comb \Reg_file|RD2[19]~120 (
// Equation(s):
// \Reg_file|RD2[19]~120_combout  = ( \Reg_file|RD2[19]~118_combout  & ( \Reg_file|RD2[19]~119_combout  & ( ((!\Instruction[15]~input_o  & ((\Reg_file|RD2[19]~117_combout ))) # (\Instruction[15]~input_o  & (\Reg_file|RD2[19]~116_combout ))) # 
// (\Instruction[14]~input_o ) ) ) ) # ( !\Reg_file|RD2[19]~118_combout  & ( \Reg_file|RD2[19]~119_combout  & ( (!\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & ((\Reg_file|RD2[19]~117_combout ))) # (\Instruction[15]~input_o  & 
// (\Reg_file|RD2[19]~116_combout )))) # (\Instruction[14]~input_o  & (((!\Instruction[15]~input_o )))) ) ) ) # ( \Reg_file|RD2[19]~118_combout  & ( !\Reg_file|RD2[19]~119_combout  & ( (!\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & 
// ((\Reg_file|RD2[19]~117_combout ))) # (\Instruction[15]~input_o  & (\Reg_file|RD2[19]~116_combout )))) # (\Instruction[14]~input_o  & (((\Instruction[15]~input_o )))) ) ) ) # ( !\Reg_file|RD2[19]~118_combout  & ( !\Reg_file|RD2[19]~119_combout  & ( 
// (!\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & ((\Reg_file|RD2[19]~117_combout ))) # (\Instruction[15]~input_o  & (\Reg_file|RD2[19]~116_combout )))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Reg_file|RD2[19]~116_combout ),
	.datac(!\Instruction[15]~input_o ),
	.datad(!\Reg_file|RD2[19]~117_combout ),
	.datae(!\Reg_file|RD2[19]~118_combout ),
	.dataf(!\Reg_file|RD2[19]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[19]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[19]~120 .extended_lut = "off";
defparam \Reg_file|RD2[19]~120 .lut_mask = 64'h02A207A752F257F7;
defparam \Reg_file|RD2[19]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N42
cyclonev_lcell_comb \ALUSrc_ins|C[19]~27 (
// Equation(s):
// \ALUSrc_ins|C[19]~27_combout  = ( \PCPlus8|Add0~61_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[17]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Reg_file|Equal2~0_combout )) # (\Reg_file|RD2[19]~120_combout ))) 
// ) ) # ( !\PCPlus8|Add0~61_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[17]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (\Reg_file|RD2[19]~120_combout  & (!\Reg_file|Equal2~0_combout ))) ) )

	.dataa(!\Reg_file|RD2[19]~120_combout ),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[19]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[19]~27 .extended_lut = "off";
defparam \ALUSrc_ins|C[19]~27 .lut_mask = 64'h0F440F440F770F77;
defparam \ALUSrc_ins|C[19]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N3
cyclonev_lcell_comb \Reg_file|RD1[19]~113 (
// Equation(s):
// \Reg_file|RD1[19]~113_combout  = ( \Reg_file|registers[3][19]~q  & ( \Reg_file|registers[0][19]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|registers[2][19]~q )))) # (\Instruction[16]~input_o  & 
// (((\Instruction[17]~input_o )) # (\Reg_file|registers[1][19]~q ))) ) ) ) # ( !\Reg_file|registers[3][19]~q  & ( \Reg_file|registers[0][19]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|registers[2][19]~q )))) # 
// (\Instruction[16]~input_o  & (\Reg_file|registers[1][19]~q  & ((!\Instruction[17]~input_o )))) ) ) ) # ( \Reg_file|registers[3][19]~q  & ( !\Reg_file|registers[0][19]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[2][19]~q  & 
// \Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|registers[1][19]~q ))) ) ) ) # ( !\Reg_file|registers[3][19]~q  & ( !\Reg_file|registers[0][19]~q  & ( (!\Instruction[16]~input_o  & 
// (((\Reg_file|registers[2][19]~q  & \Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (\Reg_file|registers[1][19]~q  & ((!\Instruction[17]~input_o )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[1][19]~q ),
	.datac(!\Reg_file|registers[2][19]~q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[3][19]~q ),
	.dataf(!\Reg_file|registers[0][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[19]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[19]~113 .extended_lut = "off";
defparam \Reg_file|RD1[19]~113 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Reg_file|RD1[19]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N48
cyclonev_lcell_comb \Reg_file|RD1[19]~110 (
// Equation(s):
// \Reg_file|RD1[19]~110_combout  = ( \Reg_file|registers[12][19]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[14][19]~q )))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[13][19]~q )))) ) ) # ( !\Reg_file|registers[12][19]~q  & ( (!\Instruction[16]~input_o  & (\Instruction[17]~input_o  & (\Reg_file|registers[14][19]~q ))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[13][19]~q )))) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[14][19]~q ),
	.datad(!\Reg_file|registers[13][19]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[19]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[19]~110 .extended_lut = "off";
defparam \Reg_file|RD1[19]~110 .lut_mask = 64'h024602468ACE8ACE;
defparam \Reg_file|RD1[19]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \Reg_file|RD1[19]~111 (
// Equation(s):
// \Reg_file|RD1[19]~111_combout  = ( \Reg_file|registers[7][19]~q  & ( \Reg_file|registers[6][19]~q  & ( ((!\Instruction[16]~input_o  & (\Reg_file|registers[4][19]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[5][19]~q )))) # 
// (\Instruction[17]~input_o ) ) ) ) # ( !\Reg_file|registers[7][19]~q  & ( \Reg_file|registers[6][19]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[4][19]~q )) # (\Instruction[16]~input_o  & 
// ((\Reg_file|registers[5][19]~q ))))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o )) ) ) ) # ( \Reg_file|registers[7][19]~q  & ( !\Reg_file|registers[6][19]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & 
// (\Reg_file|registers[4][19]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[5][19]~q ))))) # (\Instruction[17]~input_o  & (\Instruction[16]~input_o )) ) ) ) # ( !\Reg_file|registers[7][19]~q  & ( !\Reg_file|registers[6][19]~q  & ( 
// (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[4][19]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[5][19]~q ))))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[4][19]~q ),
	.datad(!\Reg_file|registers[5][19]~q ),
	.datae(!\Reg_file|registers[7][19]~q ),
	.dataf(!\Reg_file|registers[6][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[19]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[19]~111 .extended_lut = "off";
defparam \Reg_file|RD1[19]~111 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Reg_file|RD1[19]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N39
cyclonev_lcell_comb \Reg_file|RD1[19]~112 (
// Equation(s):
// \Reg_file|RD1[19]~112_combout  = ( \Reg_file|registers[10][19]~q  & ( \Reg_file|registers[8][19]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & ((\Reg_file|registers[9][19]~q ))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[11][19]~q ))) ) ) ) # ( !\Reg_file|registers[10][19]~q  & ( \Reg_file|registers[8][19]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|registers[9][19]~q )))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[11][19]~q  & (\Instruction[16]~input_o ))) ) ) ) # ( \Reg_file|registers[10][19]~q  & ( !\Reg_file|registers[8][19]~q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o  & \Reg_file|registers[9][19]~q )))) # 
// (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|registers[11][19]~q ))) ) ) ) # ( !\Reg_file|registers[10][19]~q  & ( !\Reg_file|registers[8][19]~q  & ( (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[9][19]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[11][19]~q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[11][19]~q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[9][19]~q ),
	.datae(!\Reg_file|registers[10][19]~q ),
	.dataf(!\Reg_file|registers[8][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[19]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[19]~112 .extended_lut = "off";
defparam \Reg_file|RD1[19]~112 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \Reg_file|RD1[19]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N0
cyclonev_lcell_comb \Reg_file|RD1[19]~114 (
// Equation(s):
// \Reg_file|RD1[19]~114_combout  = ( \Reg_file|RD1[19]~111_combout  & ( \Reg_file|RD1[19]~112_combout  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o )) # (\Reg_file|RD1[19]~113_combout ))) # (\Instruction[18]~input_o  & 
// (((!\Instruction[19]~input_o ) # (\Reg_file|RD1[19]~110_combout )))) ) ) ) # ( !\Reg_file|RD1[19]~111_combout  & ( \Reg_file|RD1[19]~112_combout  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o )) # (\Reg_file|RD1[19]~113_combout ))) # 
// (\Instruction[18]~input_o  & (((\Instruction[19]~input_o  & \Reg_file|RD1[19]~110_combout )))) ) ) ) # ( \Reg_file|RD1[19]~111_combout  & ( !\Reg_file|RD1[19]~112_combout  & ( (!\Instruction[18]~input_o  & (\Reg_file|RD1[19]~113_combout  & 
// (!\Instruction[19]~input_o ))) # (\Instruction[18]~input_o  & (((!\Instruction[19]~input_o ) # (\Reg_file|RD1[19]~110_combout )))) ) ) ) # ( !\Reg_file|RD1[19]~111_combout  & ( !\Reg_file|RD1[19]~112_combout  & ( (!\Instruction[18]~input_o  & 
// (\Reg_file|RD1[19]~113_combout  & (!\Instruction[19]~input_o ))) # (\Instruction[18]~input_o  & (((\Instruction[19]~input_o  & \Reg_file|RD1[19]~110_combout )))) ) ) )

	.dataa(!\Reg_file|RD1[19]~113_combout ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|RD1[19]~110_combout ),
	.datae(!\Reg_file|RD1[19]~111_combout ),
	.dataf(!\Reg_file|RD1[19]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[19]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[19]~114 .extended_lut = "off";
defparam \Reg_file|RD1[19]~114 .lut_mask = 64'h404370734C4F7C7F;
defparam \Reg_file|RD1[19]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N27
cyclonev_lcell_comb \Reg_file|RD1[19]~115 (
// Equation(s):
// \Reg_file|RD1[19]~115_combout  = ( \PCPlus8|Add0~61_sumout  & ( (\Reg_file|RD1[19]~114_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~61_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[19]~114_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(!\Reg_file|RD1[19]~114_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[19]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[19]~115 .extended_lut = "off";
defparam \Reg_file|RD1[19]~115 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Reg_file|RD1[19]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \ALU_ins|Add0~77 (
// Equation(s):
// \ALU_ins|Add0~77_sumout  = SUM(( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[19]~27_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ 
// (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[19]~27_combout ))))) ) + ( \Reg_file|RD1[19]~115_combout  ) + ( \ALU_ins|Add0~74  ))
// \ALU_ins|Add0~78  = CARRY(( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[19]~27_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ 
// (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[19]~27_combout ))))) ) + ( \Reg_file|RD1[19]~115_combout  ) + ( \ALU_ins|Add0~74  ))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Decoder0~0_combout ),
	.datad(!\ALUSrc_ins|C[19]~27_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[19]~115_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~77_sumout ),
	.cout(\ALU_ins|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~77 .extended_lut = "off";
defparam \ALU_ins|Add0~77 .lut_mask = 64'h0000FF000000509C;
defparam \ALU_ins|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \ALU_ins|Mux12~0 (
// Equation(s):
// \ALU_ins|Mux12~0_combout  = ( \ALUSrc_ins|C[19]~27_combout  & ( \Reg_file|RD1[19]~115_combout  & ( (!\ALUSrc_ins|C[2]~1_combout ) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) ) ) # ( !\ALUSrc_ins|C[19]~27_combout  & ( \Reg_file|RD1[19]~115_combout  
// & ( \CU_Inst|inst_ALU_Deco|ALUControl~1_combout  ) ) ) # ( \ALUSrc_ins|C[19]~27_combout  & ( !\Reg_file|RD1[19]~115_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & !\ALUSrc_ins|C[2]~1_combout ) ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datab(gnd),
	.datac(!\ALUSrc_ins|C[2]~1_combout ),
	.datad(gnd),
	.datae(!\ALUSrc_ins|C[19]~27_combout ),
	.dataf(!\Reg_file|RD1[19]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux12~0 .extended_lut = "off";
defparam \ALU_ins|Mux12~0 .lut_mask = 64'h000050505555F5F5;
defparam \ALU_ins|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N54
cyclonev_lcell_comb \MemToReg|C[19]~19 (
// Equation(s):
// \MemToReg|C[19]~19_combout  = ( \ALU_ins|Add0~77_sumout  & ( \ALU_ins|Mux12~0_combout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) # (\readData[19]~input_o ) ) ) ) # ( !\ALU_ins|Add0~77_sumout  & ( \ALU_ins|Mux12~0_combout  & ( 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\readData[19]~input_o )) ) ) ) # ( \ALU_ins|Add0~77_sumout  & ( !\ALU_ins|Mux12~0_combout  & ( 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\readData[19]~input_o )) ) ) ) # ( !\ALU_ins|Add0~77_sumout  & ( !\ALU_ins|Mux12~0_combout  & ( 
// (\readData[19]~input_o  & \CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) ) ) )

	.dataa(!\readData[19]~input_o ),
	.datab(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datad(gnd),
	.datae(!\ALU_ins|Add0~77_sumout ),
	.dataf(!\ALU_ins|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[19]~19 .extended_lut = "off";
defparam \MemToReg|C[19]~19 .lut_mask = 64'h1111D1D11D1DDDDD;
defparam \MemToReg|C[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N53
dffeas \PC_Register|Q[19] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~69_sumout ),
	.asdata(\MemToReg|C[19]~19_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[19] .is_wysiwyg = "true";
defparam \PC_Register|Q[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N51
cyclonev_lcell_comb \PCPlus4|Add0~69 (
// Equation(s):
// \PCPlus4|Add0~69_sumout  = SUM(( \PC_Register|Q [19] ) + ( GND ) + ( \PCPlus4|Add0~66  ))
// \PCPlus4|Add0~70  = CARRY(( \PC_Register|Q [19] ) + ( GND ) + ( \PCPlus4|Add0~66  ))

	.dataa(!\PC_Register|Q [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~69_sumout ),
	.cout(\PCPlus4|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~69 .extended_lut = "off";
defparam \PCPlus4|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N51
cyclonev_lcell_comb \PCPlus8|Add0~61 (
// Equation(s):
// \PCPlus8|Add0~61_sumout  = SUM(( \PCPlus4|Add0~69_sumout  ) + ( GND ) + ( \PCPlus8|Add0~58  ))
// \PCPlus8|Add0~62  = CARRY(( \PCPlus4|Add0~69_sumout  ) + ( GND ) + ( \PCPlus8|Add0~58  ))

	.dataa(!\PCPlus4|Add0~69_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~61_sumout ),
	.cout(\PCPlus8|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~61 .extended_lut = "off";
defparam \PCPlus8|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus8|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N45
cyclonev_lcell_comb \Reg_file|RD2[19]~121 (
// Equation(s):
// \Reg_file|RD2[19]~121_combout  = ( \Reg_file|RD2[19]~120_combout  & ( (!\Reg_file|Equal2~0_combout ) # (\PCPlus8|Add0~61_sumout ) ) ) # ( !\Reg_file|RD2[19]~120_combout  & ( (\PCPlus8|Add0~61_sumout  & \Reg_file|Equal2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus8|Add0~61_sumout ),
	.datad(!\Reg_file|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD2[19]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[19]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[19]~121 .extended_lut = "off";
defparam \Reg_file|RD2[19]~121 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Reg_file|RD2[19]~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N56
dffeas \PC_Register|Q[20] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~73_sumout ),
	.asdata(\MemToReg|C[20]~20_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[20] .is_wysiwyg = "true";
defparam \PC_Register|Q[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \PCPlus4|Add0~73 (
// Equation(s):
// \PCPlus4|Add0~73_sumout  = SUM(( \PC_Register|Q [20] ) + ( GND ) + ( \PCPlus4|Add0~70  ))
// \PCPlus4|Add0~74  = CARRY(( \PC_Register|Q [20] ) + ( GND ) + ( \PCPlus4|Add0~70  ))

	.dataa(!\PC_Register|Q [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~73_sumout ),
	.cout(\PCPlus4|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~73 .extended_lut = "off";
defparam \PCPlus4|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N54
cyclonev_lcell_comb \PCPlus8|Add0~65 (
// Equation(s):
// \PCPlus8|Add0~65_sumout  = SUM(( \PCPlus4|Add0~73_sumout  ) + ( GND ) + ( \PCPlus8|Add0~62  ))
// \PCPlus8|Add0~66  = CARRY(( \PCPlus4|Add0~73_sumout  ) + ( GND ) + ( \PCPlus8|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4|Add0~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~65_sumout ),
	.cout(\PCPlus8|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~65 .extended_lut = "off";
defparam \PCPlus8|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus8|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \ALUSrc_ins|C[20]~28 (
// Equation(s):
// \ALUSrc_ins|C[20]~28_combout  = ( \PCPlus8|Add0~65_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[18]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Reg_file|RD2[20]~126_combout )) # (\Reg_file|Equal2~0_combout ))) 
// ) ) # ( !\PCPlus8|Add0~65_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[18]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (!\Reg_file|Equal2~0_combout  & ((\Reg_file|RD2[20]~126_combout )))) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|RD2[20]~126_combout ),
	.datad(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[20]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[20]~28 .extended_lut = "off";
defparam \ALUSrc_ins|C[20]~28 .lut_mask = 64'h330A330A335F335F;
defparam \ALUSrc_ins|C[20]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N26
dffeas \Reg_file|registers[3][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][20] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N38
dffeas \Reg_file|registers[0][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][20] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N56
dffeas \Reg_file|registers[2][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][20] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N11
dffeas \Reg_file|registers[1][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][20] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N57
cyclonev_lcell_comb \Reg_file|RD1[20]~119 (
// Equation(s):
// \Reg_file|RD1[20]~119_combout  = ( \Reg_file|registers[1][20]~q  & ( \Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & ((\Reg_file|registers[2][20]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[3][20]~q )) ) ) ) # ( 
// !\Reg_file|registers[1][20]~q  & ( \Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & ((\Reg_file|registers[2][20]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[3][20]~q )) ) ) ) # ( \Reg_file|registers[1][20]~q  & ( 
// !\Instruction[17]~input_o  & ( (\Instruction[16]~input_o ) # (\Reg_file|registers[0][20]~q ) ) ) ) # ( !\Reg_file|registers[1][20]~q  & ( !\Instruction[17]~input_o  & ( (\Reg_file|registers[0][20]~q  & !\Instruction[16]~input_o ) ) ) )

	.dataa(!\Reg_file|registers[3][20]~q ),
	.datab(!\Reg_file|registers[0][20]~q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[2][20]~q ),
	.datae(!\Reg_file|registers[1][20]~q ),
	.dataf(!\Instruction[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[20]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[20]~119 .extended_lut = "off";
defparam \Reg_file|RD1[20]~119 .lut_mask = 64'h30303F3F05F505F5;
defparam \Reg_file|RD1[20]~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N14
dffeas \Reg_file|registers[7][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][20] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N56
dffeas \Reg_file|registers[5][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][20] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N44
dffeas \Reg_file|registers[6][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][20] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N29
dffeas \Reg_file|registers[4][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][20] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \Reg_file|RD1[20]~117 (
// Equation(s):
// \Reg_file|RD1[20]~117_combout  = ( \Reg_file|registers[4][20]~q  & ( \Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[5][20]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[7][20]~q )) ) ) ) # ( 
// !\Reg_file|registers[4][20]~q  & ( \Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[5][20]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[7][20]~q )) ) ) ) # ( \Reg_file|registers[4][20]~q  & ( 
// !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o ) # (\Reg_file|registers[6][20]~q ) ) ) ) # ( !\Reg_file|registers[4][20]~q  & ( !\Instruction[16]~input_o  & ( (\Instruction[17]~input_o  & \Reg_file|registers[6][20]~q ) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[7][20]~q ),
	.datac(!\Reg_file|registers[5][20]~q ),
	.datad(!\Reg_file|registers[6][20]~q ),
	.datae(!\Reg_file|registers[4][20]~q ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[20]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[20]~117 .extended_lut = "off";
defparam \Reg_file|RD1[20]~117 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \Reg_file|RD1[20]~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N23
dffeas \Reg_file|registers[12][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][20] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N53
dffeas \Reg_file|registers[13][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][20] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \Reg_file|RD1[20]~116 (
// Equation(s):
// \Reg_file|RD1[20]~116_combout  = ( \Reg_file|registers[12][20]~q  & ( \Reg_file|registers[13][20]~q  & ( (!\Instruction[17]~input_o ) # ((!\Instruction[16]~input_o  & \Reg_file|registers[14][20]~q )) ) ) ) # ( !\Reg_file|registers[12][20]~q  & ( 
// \Reg_file|registers[13][20]~q  & ( (!\Instruction[16]~input_o  & (\Instruction[17]~input_o  & \Reg_file|registers[14][20]~q )) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o )) ) ) ) # ( \Reg_file|registers[12][20]~q  & ( 
// !\Reg_file|registers[13][20]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # (\Reg_file|registers[14][20]~q ))) ) ) ) # ( !\Reg_file|registers[12][20]~q  & ( !\Reg_file|registers[13][20]~q  & ( (!\Instruction[16]~input_o  & 
// (\Instruction[17]~input_o  & \Reg_file|registers[14][20]~q )) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[14][20]~q ),
	.datad(gnd),
	.datae(!\Reg_file|registers[12][20]~q ),
	.dataf(!\Reg_file|registers[13][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[20]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[20]~116 .extended_lut = "off";
defparam \Reg_file|RD1[20]~116 .lut_mask = 64'h02028A8A4646CECE;
defparam \Reg_file|RD1[20]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N3
cyclonev_lcell_comb \Reg_file|registers[10][20]~feeder (
// Equation(s):
// \Reg_file|registers[10][20]~feeder_combout  = ( \MemToReg|C[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[10][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[10][20]~feeder .extended_lut = "off";
defparam \Reg_file|registers[10][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[10][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N5
dffeas \Reg_file|registers[10][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[10][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][20] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N38
dffeas \Reg_file|registers[11][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][20] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N16
dffeas \Reg_file|registers[8][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][20] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N57
cyclonev_lcell_comb \Reg_file|registers[9][20]~feeder (
// Equation(s):
// \Reg_file|registers[9][20]~feeder_combout  = ( \MemToReg|C[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[9][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[9][20]~feeder .extended_lut = "off";
defparam \Reg_file|registers[9][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[9][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N59
dffeas \Reg_file|registers[9][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[9][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][20] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \Reg_file|RD1[20]~118 (
// Equation(s):
// \Reg_file|RD1[20]~118_combout  = ( \Reg_file|registers[8][20]~q  & ( \Reg_file|registers[9][20]~q  & ( (!\Instruction[17]~input_o ) # ((!\Instruction[16]~input_o  & (\Reg_file|registers[10][20]~q )) # (\Instruction[16]~input_o  & 
// ((\Reg_file|registers[11][20]~q )))) ) ) ) # ( !\Reg_file|registers[8][20]~q  & ( \Reg_file|registers[9][20]~q  & ( (!\Instruction[16]~input_o  & (\Reg_file|registers[10][20]~q  & ((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & 
// (((!\Instruction[17]~input_o ) # (\Reg_file|registers[11][20]~q )))) ) ) ) # ( \Reg_file|registers[8][20]~q  & ( !\Reg_file|registers[9][20]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # (\Reg_file|registers[10][20]~q ))) # 
// (\Instruction[16]~input_o  & (((\Reg_file|registers[11][20]~q  & \Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|registers[8][20]~q  & ( !\Reg_file|registers[9][20]~q  & ( (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & 
// (\Reg_file|registers[10][20]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[11][20]~q ))))) ) ) )

	.dataa(!\Reg_file|registers[10][20]~q ),
	.datab(!\Reg_file|registers[11][20]~q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[8][20]~q ),
	.dataf(!\Reg_file|registers[9][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[20]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[20]~118 .extended_lut = "off";
defparam \Reg_file|RD1[20]~118 .lut_mask = 64'h0053F0530F53FF53;
defparam \Reg_file|RD1[20]~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N51
cyclonev_lcell_comb \Reg_file|RD1[20]~120 (
// Equation(s):
// \Reg_file|RD1[20]~120_combout  = ( \Reg_file|RD1[20]~116_combout  & ( \Reg_file|RD1[20]~118_combout  & ( ((!\Instruction[18]~input_o  & (\Reg_file|RD1[20]~119_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[20]~117_combout )))) # 
// (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|RD1[20]~116_combout  & ( \Reg_file|RD1[20]~118_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|RD1[20]~119_combout )) # (\Instruction[18]~input_o  & 
// ((\Reg_file|RD1[20]~117_combout ))))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )))) ) ) ) # ( \Reg_file|RD1[20]~116_combout  & ( !\Reg_file|RD1[20]~118_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & 
// (\Reg_file|RD1[20]~119_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[20]~117_combout ))))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )))) ) ) ) # ( !\Reg_file|RD1[20]~116_combout  & ( !\Reg_file|RD1[20]~118_combout  & ( 
// (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & (\Reg_file|RD1[20]~119_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[20]~117_combout ))))) ) ) )

	.dataa(!\Reg_file|RD1[20]~119_combout ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Instruction[18]~input_o ),
	.datad(!\Reg_file|RD1[20]~117_combout ),
	.datae(!\Reg_file|RD1[20]~116_combout ),
	.dataf(!\Reg_file|RD1[20]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[20]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[20]~120 .extended_lut = "off";
defparam \Reg_file|RD1[20]~120 .lut_mask = 64'h404C434F707C737F;
defparam \Reg_file|RD1[20]~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N45
cyclonev_lcell_comb \Reg_file|RD1[20]~121 (
// Equation(s):
// \Reg_file|RD1[20]~121_combout  = ( \PCPlus8|Add0~65_sumout  & ( (\Reg_file|Equal1~0_combout ) # (\Reg_file|RD1[20]~120_combout ) ) ) # ( !\PCPlus8|Add0~65_sumout  & ( (\Reg_file|RD1[20]~120_combout  & !\Reg_file|Equal1~0_combout ) ) )

	.dataa(!\Reg_file|RD1[20]~120_combout ),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[20]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[20]~121 .extended_lut = "off";
defparam \Reg_file|RD1[20]~121 .lut_mask = 64'h505050505F5F5F5F;
defparam \Reg_file|RD1[20]~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \ALU_ins|Mux11~0 (
// Equation(s):
// \ALU_ins|Mux11~0_combout  = ( \CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & ( ((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[20]~28_combout )) # (\Reg_file|RD1[20]~121_combout ) ) ) # ( !\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & ( 
// (!\ALUSrc_ins|C[2]~1_combout  & (\ALUSrc_ins|C[20]~28_combout  & \Reg_file|RD1[20]~121_combout )) ) )

	.dataa(gnd),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\ALUSrc_ins|C[20]~28_combout ),
	.datad(!\Reg_file|RD1[20]~121_combout ),
	.datae(gnd),
	.dataf(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux11~0 .extended_lut = "off";
defparam \ALU_ins|Mux11~0 .lut_mask = 64'h000C000C0CFF0CFF;
defparam \ALU_ins|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \readData[20]~input (
	.i(readData[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[20]~input_o ));
// synopsys translate_off
defparam \readData[20]~input .bus_hold = "false";
defparam \readData[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N3
cyclonev_lcell_comb \ALU_ins|Add0~81 (
// Equation(s):
// \ALU_ins|Add0~81_sumout  = SUM(( \Reg_file|RD1[20]~121_combout  ) + ( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[20]~28_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & 
// (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[20]~28_combout ))))) ) + ( \ALU_ins|Add0~78  ))
// \ALU_ins|Add0~82  = CARRY(( \Reg_file|RD1[20]~121_combout  ) + ( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[20]~28_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & 
// (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[20]~28_combout ))))) ) + ( \ALU_ins|Add0~78  ))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Decoder0~0_combout ),
	.datad(!\Reg_file|RD1[20]~121_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[20]~28_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~81_sumout ),
	.cout(\ALU_ins|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~81 .extended_lut = "off";
defparam \ALU_ins|Add0~81 .lut_mask = 64'h0000AF63000000FF;
defparam \ALU_ins|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N30
cyclonev_lcell_comb \MemToReg|C[20]~20 (
// Equation(s):
// \MemToReg|C[20]~20_combout  = ( \ALU_ins|Add0~81_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout )) # (\ALU_ins|Mux11~0_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[20]~input_o )))) ) ) # ( !\ALU_ins|Add0~81_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\ALU_ins|Mux11~0_combout  & ((\CU_Inst|inst_ALU_Deco|ALUControl~2_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[20]~input_o )))) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datab(!\ALU_ins|Mux11~0_combout ),
	.datac(!\readData[20]~input_o ),
	.datad(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[20]~20 .extended_lut = "off";
defparam \MemToReg|C[20]~20 .lut_mask = 64'h05270527AF27AF27;
defparam \MemToReg|C[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N35
dffeas \Reg_file|registers[14][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][20] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \Reg_file|RD2[20]~124 (
// Equation(s):
// \Reg_file|RD2[20]~124_combout  = ( \Reg_file|registers[12][20]~q  & ( \Reg_file|registers[13][20]~q  & ( (!\Instruction[13]~input_o ) # ((\Reg_file|registers[14][20]~q  & !\Instruction[12]~input_o )) ) ) ) # ( !\Reg_file|registers[12][20]~q  & ( 
// \Reg_file|registers[13][20]~q  & ( (!\Instruction[13]~input_o  & ((\Instruction[12]~input_o ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[14][20]~q  & !\Instruction[12]~input_o )) ) ) ) # ( \Reg_file|registers[12][20]~q  & ( 
// !\Reg_file|registers[13][20]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # (\Reg_file|registers[14][20]~q ))) ) ) ) # ( !\Reg_file|registers[12][20]~q  & ( !\Reg_file|registers[13][20]~q  & ( (\Instruction[13]~input_o  & 
// (\Reg_file|registers[14][20]~q  & !\Instruction[12]~input_o )) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(gnd),
	.datac(!\Reg_file|registers[14][20]~q ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Reg_file|registers[12][20]~q ),
	.dataf(!\Reg_file|registers[13][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[20]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[20]~124 .extended_lut = "off";
defparam \Reg_file|RD2[20]~124 .lut_mask = 64'h0500AF0005AAAFAA;
defparam \Reg_file|RD2[20]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N27
cyclonev_lcell_comb \Reg_file|RD2[20]~123 (
// Equation(s):
// \Reg_file|RD2[20]~123_combout  = ( \Reg_file|registers[2][20]~q  & ( \Reg_file|registers[3][20]~q  & ( ((!\Instruction[12]~input_o  & ((\Reg_file|registers[0][20]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[1][20]~q ))) # 
// (\Instruction[13]~input_o ) ) ) ) # ( !\Reg_file|registers[2][20]~q  & ( \Reg_file|registers[3][20]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & ((\Reg_file|registers[0][20]~q ))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[1][20]~q )))) # (\Instruction[13]~input_o  & (((\Instruction[12]~input_o )))) ) ) ) # ( \Reg_file|registers[2][20]~q  & ( !\Reg_file|registers[3][20]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[0][20]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[1][20]~q )))) # (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )))) ) ) ) # ( !\Reg_file|registers[2][20]~q  & ( !\Reg_file|registers[3][20]~q  & ( 
// (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & ((\Reg_file|registers[0][20]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[1][20]~q )))) ) ) )

	.dataa(!\Reg_file|registers[1][20]~q ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[0][20]~q ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Reg_file|registers[2][20]~q ),
	.dataf(!\Reg_file|registers[3][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[20]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[20]~123 .extended_lut = "off";
defparam \Reg_file|RD2[20]~123 .lut_mask = 64'h0C443F440C773F77;
defparam \Reg_file|RD2[20]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \Reg_file|RD2[20]~122 (
// Equation(s):
// \Reg_file|RD2[20]~122_combout  = ( \Reg_file|registers[9][20]~q  & ( \Reg_file|registers[10][20]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o )) # (\Reg_file|registers[8][20]~q ))) # (\Instruction[12]~input_o  & 
// (((!\Instruction[13]~input_o ) # (\Reg_file|registers[11][20]~q )))) ) ) ) # ( !\Reg_file|registers[9][20]~q  & ( \Reg_file|registers[10][20]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o )) # (\Reg_file|registers[8][20]~q ))) # 
// (\Instruction[12]~input_o  & (((\Reg_file|registers[11][20]~q  & \Instruction[13]~input_o )))) ) ) ) # ( \Reg_file|registers[9][20]~q  & ( !\Reg_file|registers[10][20]~q  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[8][20]~q  & 
// ((!\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[11][20]~q )))) ) ) ) # ( !\Reg_file|registers[9][20]~q  & ( !\Reg_file|registers[10][20]~q  & ( (!\Instruction[12]~input_o  & 
// (\Reg_file|registers[8][20]~q  & ((!\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & (((\Reg_file|registers[11][20]~q  & \Instruction[13]~input_o )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[8][20]~q ),
	.datac(!\Reg_file|registers[11][20]~q ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[9][20]~q ),
	.dataf(!\Reg_file|registers[10][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[20]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[20]~122 .extended_lut = "off";
defparam \Reg_file|RD2[20]~122 .lut_mask = 64'h2205770522AF77AF;
defparam \Reg_file|RD2[20]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \Reg_file|RD2[20]~125 (
// Equation(s):
// \Reg_file|RD2[20]~125_combout  = ( \Reg_file|registers[4][20]~q  & ( \Instruction[12]~input_o  & ( (!\Instruction[13]~input_o  & (\Reg_file|registers[5][20]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[7][20]~q ))) ) ) ) # ( 
// !\Reg_file|registers[4][20]~q  & ( \Instruction[12]~input_o  & ( (!\Instruction[13]~input_o  & (\Reg_file|registers[5][20]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[7][20]~q ))) ) ) ) # ( \Reg_file|registers[4][20]~q  & ( 
// !\Instruction[12]~input_o  & ( (!\Instruction[13]~input_o ) # (\Reg_file|registers[6][20]~q ) ) ) ) # ( !\Reg_file|registers[4][20]~q  & ( !\Instruction[12]~input_o  & ( (\Reg_file|registers[6][20]~q  & \Instruction[13]~input_o ) ) ) )

	.dataa(!\Reg_file|registers[5][20]~q ),
	.datab(!\Reg_file|registers[6][20]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[7][20]~q ),
	.datae(!\Reg_file|registers[4][20]~q ),
	.dataf(!\Instruction[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[20]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[20]~125 .extended_lut = "off";
defparam \Reg_file|RD2[20]~125 .lut_mask = 64'h0303F3F3505F505F;
defparam \Reg_file|RD2[20]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \Reg_file|RD2[20]~126 (
// Equation(s):
// \Reg_file|RD2[20]~126_combout  = ( \Reg_file|RD2[20]~122_combout  & ( \Reg_file|RD2[20]~125_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|RD2[20]~123_combout ) # (\Instruction[15]~input_o )))) # (\Instruction[14]~input_o  & 
// (((!\Instruction[15]~input_o )) # (\Reg_file|RD2[20]~124_combout ))) ) ) ) # ( !\Reg_file|RD2[20]~122_combout  & ( \Reg_file|RD2[20]~125_combout  & ( (!\Instruction[14]~input_o  & (((!\Instruction[15]~input_o  & \Reg_file|RD2[20]~123_combout )))) # 
// (\Instruction[14]~input_o  & (((!\Instruction[15]~input_o )) # (\Reg_file|RD2[20]~124_combout ))) ) ) ) # ( \Reg_file|RD2[20]~122_combout  & ( !\Reg_file|RD2[20]~125_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|RD2[20]~123_combout ) # 
// (\Instruction[15]~input_o )))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[20]~124_combout  & (\Instruction[15]~input_o ))) ) ) ) # ( !\Reg_file|RD2[20]~122_combout  & ( !\Reg_file|RD2[20]~125_combout  & ( (!\Instruction[14]~input_o  & 
// (((!\Instruction[15]~input_o  & \Reg_file|RD2[20]~123_combout )))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[20]~124_combout  & (\Instruction[15]~input_o ))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Reg_file|RD2[20]~124_combout ),
	.datac(!\Instruction[15]~input_o ),
	.datad(!\Reg_file|RD2[20]~123_combout ),
	.datae(!\Reg_file|RD2[20]~122_combout ),
	.dataf(!\Reg_file|RD2[20]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[20]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[20]~126 .extended_lut = "off";
defparam \Reg_file|RD2[20]~126 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Reg_file|RD2[20]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \Reg_file|RD2[20]~127 (
// Equation(s):
// \Reg_file|RD2[20]~127_combout  = ( \Reg_file|RD2[20]~126_combout  & ( \PCPlus8|Add0~65_sumout  ) ) # ( !\Reg_file|RD2[20]~126_combout  & ( \PCPlus8|Add0~65_sumout  & ( \Reg_file|Equal2~0_combout  ) ) ) # ( \Reg_file|RD2[20]~126_combout  & ( 
// !\PCPlus8|Add0~65_sumout  & ( !\Reg_file|Equal2~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Reg_file|RD2[20]~126_combout ),
	.dataf(!\PCPlus8|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[20]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[20]~127 .extended_lut = "off";
defparam \Reg_file|RD2[20]~127 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \Reg_file|RD2[20]~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N20
dffeas \Reg_file|registers[12][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][21] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N38
dffeas \Reg_file|registers[14][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][21] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N8
dffeas \Reg_file|registers[13][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][21] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N42
cyclonev_lcell_comb \Reg_file|RD1[21]~122 (
// Equation(s):
// \Reg_file|RD1[21]~122_combout  = ( \Reg_file|registers[13][21]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[12][21]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[14][21]~q ))))) # 
// (\Instruction[16]~input_o  & (!\Instruction[17]~input_o )) ) ) # ( !\Reg_file|registers[13][21]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[12][21]~q )) # (\Instruction[17]~input_o  & 
// ((\Reg_file|registers[14][21]~q ))))) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[12][21]~q ),
	.datad(!\Reg_file|registers[14][21]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[13][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[21]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[21]~122 .extended_lut = "off";
defparam \Reg_file|RD1[21]~122 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \Reg_file|RD1[21]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N48
cyclonev_lcell_comb \Reg_file|registers[1][21]~feeder (
// Equation(s):
// \Reg_file|registers[1][21]~feeder_combout  = ( \MemToReg|C[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[1][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[1][21]~feeder .extended_lut = "off";
defparam \Reg_file|registers[1][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[1][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N50
dffeas \Reg_file|registers[1][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][21] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N56
dffeas \Reg_file|registers[3][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][21] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N38
dffeas \Reg_file|registers[2][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][21] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N47
dffeas \Reg_file|registers[0][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][21] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N39
cyclonev_lcell_comb \Reg_file|RD1[21]~125 (
// Equation(s):
// \Reg_file|RD1[21]~125_combout  = ( \Reg_file|registers[2][21]~q  & ( \Reg_file|registers[0][21]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & (\Reg_file|registers[1][21]~q )) # (\Instruction[17]~input_o  & 
// ((\Reg_file|registers[3][21]~q )))) ) ) ) # ( !\Reg_file|registers[2][21]~q  & ( \Reg_file|registers[0][21]~q  & ( (!\Instruction[16]~input_o  & (!\Instruction[17]~input_o )) # (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// (\Reg_file|registers[1][21]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[3][21]~q ))))) ) ) ) # ( \Reg_file|registers[2][21]~q  & ( !\Reg_file|registers[0][21]~q  & ( (!\Instruction[16]~input_o  & (\Instruction[17]~input_o )) # 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[1][21]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[3][21]~q ))))) ) ) ) # ( !\Reg_file|registers[2][21]~q  & ( !\Reg_file|registers[0][21]~q  & ( 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[1][21]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[3][21]~q ))))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[1][21]~q ),
	.datad(!\Reg_file|registers[3][21]~q ),
	.datae(!\Reg_file|registers[2][21]~q ),
	.dataf(!\Reg_file|registers[0][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[21]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[21]~125 .extended_lut = "off";
defparam \Reg_file|RD1[21]~125 .lut_mask = 64'h041526378C9DAEBF;
defparam \Reg_file|RD1[21]~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N14
dffeas \Reg_file|registers[11][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][21] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N14
dffeas \Reg_file|registers[8][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][21] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N26
dffeas \Reg_file|registers[10][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][21] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N22
dffeas \Reg_file|registers[9][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][21] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N27
cyclonev_lcell_comb \Reg_file|RD1[21]~124 (
// Equation(s):
// \Reg_file|RD1[21]~124_combout  = ( \Instruction[17]~input_o  & ( \Reg_file|registers[9][21]~q  & ( (!\Instruction[16]~input_o  & ((\Reg_file|registers[10][21]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[11][21]~q )) ) ) ) # ( 
// !\Instruction[17]~input_o  & ( \Reg_file|registers[9][21]~q  & ( (\Reg_file|registers[8][21]~q ) # (\Instruction[16]~input_o ) ) ) ) # ( \Instruction[17]~input_o  & ( !\Reg_file|registers[9][21]~q  & ( (!\Instruction[16]~input_o  & 
// ((\Reg_file|registers[10][21]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[11][21]~q )) ) ) ) # ( !\Instruction[17]~input_o  & ( !\Reg_file|registers[9][21]~q  & ( (!\Instruction[16]~input_o  & \Reg_file|registers[8][21]~q ) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[11][21]~q ),
	.datac(!\Reg_file|registers[8][21]~q ),
	.datad(!\Reg_file|registers[10][21]~q ),
	.datae(!\Instruction[17]~input_o ),
	.dataf(!\Reg_file|registers[9][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[21]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[21]~124 .extended_lut = "off";
defparam \Reg_file|RD1[21]~124 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \Reg_file|RD1[21]~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N2
dffeas \Reg_file|registers[6][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][21] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N56
dffeas \Reg_file|registers[5][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][21] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N5
dffeas \Reg_file|registers[7][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MemToReg|C[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][21] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \Reg_file|RD1[21]~123 (
// Equation(s):
// \Reg_file|RD1[21]~123_combout  = ( \Reg_file|registers[5][21]~q  & ( \Reg_file|registers[7][21]~q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|registers[4][21]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[6][21]~q )))) # 
// (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|registers[5][21]~q  & ( \Reg_file|registers[7][21]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[4][21]~q )) # (\Instruction[17]~input_o  & 
// ((\Reg_file|registers[6][21]~q ))))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) ) ) ) # ( \Reg_file|registers[5][21]~q  & ( !\Reg_file|registers[7][21]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// (\Reg_file|registers[4][21]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[6][21]~q ))))) # (\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|registers[5][21]~q  & ( !\Reg_file|registers[7][21]~q  & ( 
// (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[4][21]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[6][21]~q ))))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[4][21]~q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[6][21]~q ),
	.datae(!\Reg_file|registers[5][21]~q ),
	.dataf(!\Reg_file|registers[7][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[21]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[21]~123 .extended_lut = "off";
defparam \Reg_file|RD1[21]~123 .lut_mask = 64'h202A707A252F757F;
defparam \Reg_file|RD1[21]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \Reg_file|RD1[21]~126 (
// Equation(s):
// \Reg_file|RD1[21]~126_combout  = ( \Reg_file|RD1[21]~124_combout  & ( \Reg_file|RD1[21]~123_combout  & ( (!\Instruction[18]~input_o  & (((\Reg_file|RD1[21]~125_combout ) # (\Instruction[19]~input_o )))) # (\Instruction[18]~input_o  & 
// (((!\Instruction[19]~input_o )) # (\Reg_file|RD1[21]~122_combout ))) ) ) ) # ( !\Reg_file|RD1[21]~124_combout  & ( \Reg_file|RD1[21]~123_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o  & \Reg_file|RD1[21]~125_combout )))) # 
// (\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )) # (\Reg_file|RD1[21]~122_combout ))) ) ) ) # ( \Reg_file|RD1[21]~124_combout  & ( !\Reg_file|RD1[21]~123_combout  & ( (!\Instruction[18]~input_o  & (((\Reg_file|RD1[21]~125_combout ) # 
// (\Instruction[19]~input_o )))) # (\Instruction[18]~input_o  & (\Reg_file|RD1[21]~122_combout  & (\Instruction[19]~input_o ))) ) ) ) # ( !\Reg_file|RD1[21]~124_combout  & ( !\Reg_file|RD1[21]~123_combout  & ( (!\Instruction[18]~input_o  & 
// (((!\Instruction[19]~input_o  & \Reg_file|RD1[21]~125_combout )))) # (\Instruction[18]~input_o  & (\Reg_file|RD1[21]~122_combout  & (\Instruction[19]~input_o ))) ) ) )

	.dataa(!\Reg_file|RD1[21]~122_combout ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|RD1[21]~125_combout ),
	.datae(!\Reg_file|RD1[21]~124_combout ),
	.dataf(!\Reg_file|RD1[21]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[21]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[21]~126 .extended_lut = "off";
defparam \Reg_file|RD1[21]~126 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Reg_file|RD1[21]~126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N59
dffeas \PC_Register|Q[21] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~77_sumout ),
	.asdata(\MemToReg|C[21]~21_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[21] .is_wysiwyg = "true";
defparam \PC_Register|Q[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N57
cyclonev_lcell_comb \PCPlus4|Add0~77 (
// Equation(s):
// \PCPlus4|Add0~77_sumout  = SUM(( \PC_Register|Q [21] ) + ( GND ) + ( \PCPlus4|Add0~74  ))
// \PCPlus4|Add0~78  = CARRY(( \PC_Register|Q [21] ) + ( GND ) + ( \PCPlus4|Add0~74  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~77_sumout ),
	.cout(\PCPlus4|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~77 .extended_lut = "off";
defparam \PCPlus4|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N57
cyclonev_lcell_comb \PCPlus8|Add0~69 (
// Equation(s):
// \PCPlus8|Add0~69_sumout  = SUM(( \PCPlus4|Add0~77_sumout  ) + ( GND ) + ( \PCPlus8|Add0~66  ))
// \PCPlus8|Add0~70  = CARRY(( \PCPlus4|Add0~77_sumout  ) + ( GND ) + ( \PCPlus8|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~69_sumout ),
	.cout(\PCPlus8|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~69 .extended_lut = "off";
defparam \PCPlus8|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N21
cyclonev_lcell_comb \Reg_file|RD1[21]~127 (
// Equation(s):
// \Reg_file|RD1[21]~127_combout  = ( \PCPlus8|Add0~69_sumout  & ( (\Reg_file|RD1[21]~126_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~69_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[21]~126_combout ) ) )

	.dataa(!\Reg_file|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Reg_file|RD1[21]~126_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[21]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[21]~127 .extended_lut = "off";
defparam \Reg_file|RD1[21]~127 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Reg_file|RD1[21]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \ALUSrc_ins|C[21]~29 (
// Equation(s):
// \ALUSrc_ins|C[21]~29_combout  = ( \PCPlus8|Add0~69_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[19]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Reg_file|Equal2~0_combout )) # (\Reg_file|RD2[21]~132_combout ))) 
// ) ) # ( !\PCPlus8|Add0~69_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[19]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (\Reg_file|RD2[21]~132_combout  & ((!\Reg_file|Equal2~0_combout )))) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datab(!\Reg_file|RD2[21]~132_combout ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[21]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[21]~29 .extended_lut = "off";
defparam \ALUSrc_ins|C[21]~29 .lut_mask = 64'h1B0A1B0A1B5F1B5F;
defparam \ALUSrc_ins|C[21]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \ALU_ins|Mux10~0 (
// Equation(s):
// \ALU_ins|Mux10~0_combout  = ( \ALUSrc_ins|C[21]~29_combout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (!\ALUSrc_ins|C[2]~1_combout  & \Reg_file|RD1[21]~127_combout )) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// ((!\ALUSrc_ins|C[2]~1_combout ) # (\Reg_file|RD1[21]~127_combout ))) ) ) # ( !\ALUSrc_ins|C[21]~29_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & \Reg_file|RD1[21]~127_combout ) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datac(!\ALUSrc_ins|C[2]~1_combout ),
	.datad(!\Reg_file|RD1[21]~127_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[21]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux10~0 .extended_lut = "off";
defparam \ALU_ins|Mux10~0 .lut_mask = 64'h0033003330F330F3;
defparam \ALU_ins|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \readData[21]~input (
	.i(readData[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[21]~input_o ));
// synopsys translate_off
defparam \readData[21]~input .bus_hold = "false";
defparam \readData[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \ALU_ins|Add0~85 (
// Equation(s):
// \ALU_ins|Add0~85_sumout  = SUM(( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[21]~29_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ 
// (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[21]~29_combout ))))) ) + ( \Reg_file|RD1[21]~127_combout  ) + ( \ALU_ins|Add0~82  ))
// \ALU_ins|Add0~86  = CARRY(( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[21]~29_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ 
// (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[21]~29_combout ))))) ) + ( \Reg_file|RD1[21]~127_combout  ) + ( \ALU_ins|Add0~82  ))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Decoder0~0_combout ),
	.datad(!\ALUSrc_ins|C[21]~29_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[21]~127_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~85_sumout ),
	.cout(\ALU_ins|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~85 .extended_lut = "off";
defparam \ALU_ins|Add0~85 .lut_mask = 64'h0000FF000000509C;
defparam \ALU_ins|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N3
cyclonev_lcell_comb \MemToReg|C[21]~21 (
// Equation(s):
// \MemToReg|C[21]~21_combout  = ( \readData[21]~input_o  & ( \ALU_ins|Add0~85_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((\ALU_ins|Mux10~0_combout ) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout )) ) ) ) # ( !\readData[21]~input_o  & ( 
// \ALU_ins|Add0~85_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux10~0_combout ))) ) ) ) # ( \readData[21]~input_o  & ( !\ALU_ins|Add0~85_sumout  & ( 
// ((\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Mux10~0_combout )) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) ) ) ) # ( !\readData[21]~input_o  & ( !\ALU_ins|Add0~85_sumout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & \ALU_ins|Mux10~0_combout )) ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datac(!\ALU_ins|Mux10~0_combout ),
	.datad(gnd),
	.datae(!\readData[21]~input_o ),
	.dataf(!\ALU_ins|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[21]~21 .extended_lut = "off";
defparam \MemToReg|C[21]~21 .lut_mask = 64'h040437378C8CBFBF;
defparam \MemToReg|C[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \Reg_file|registers[4][21]~feeder (
// Equation(s):
// \Reg_file|registers[4][21]~feeder_combout  = ( \MemToReg|C[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[4][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[4][21]~feeder .extended_lut = "off";
defparam \Reg_file|registers[4][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[4][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N19
dffeas \Reg_file|registers[4][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[4][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][21] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N45
cyclonev_lcell_comb \Reg_file|RD2[21]~131 (
// Equation(s):
// \Reg_file|RD2[21]~131_combout  = ( \Reg_file|registers[5][21]~q  & ( \Reg_file|registers[7][21]~q  & ( ((!\Instruction[13]~input_o  & (\Reg_file|registers[4][21]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[6][21]~q )))) # 
// (\Instruction[12]~input_o ) ) ) ) # ( !\Reg_file|registers[5][21]~q  & ( \Reg_file|registers[7][21]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[4][21]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[6][21]~q ))))) # (\Instruction[12]~input_o  & (\Instruction[13]~input_o )) ) ) ) # ( \Reg_file|registers[5][21]~q  & ( !\Reg_file|registers[7][21]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// (\Reg_file|registers[4][21]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[6][21]~q ))))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) ) ) ) # ( !\Reg_file|registers[5][21]~q  & ( !\Reg_file|registers[7][21]~q  & ( 
// (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[4][21]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[6][21]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[4][21]~q ),
	.datad(!\Reg_file|registers[6][21]~q ),
	.datae(!\Reg_file|registers[5][21]~q ),
	.dataf(!\Reg_file|registers[7][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[21]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[21]~131 .extended_lut = "off";
defparam \Reg_file|RD2[21]~131 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Reg_file|RD2[21]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N57
cyclonev_lcell_comb \Reg_file|RD2[21]~129 (
// Equation(s):
// \Reg_file|RD2[21]~129_combout  = ( \Reg_file|registers[3][21]~q  & ( \Instruction[13]~input_o  & ( (\Reg_file|registers[2][21]~q ) # (\Instruction[12]~input_o ) ) ) ) # ( !\Reg_file|registers[3][21]~q  & ( \Instruction[13]~input_o  & ( 
// (!\Instruction[12]~input_o  & \Reg_file|registers[2][21]~q ) ) ) ) # ( \Reg_file|registers[3][21]~q  & ( !\Instruction[13]~input_o  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[0][21]~q )) # (\Instruction[12]~input_o  & 
// ((\Reg_file|registers[1][21]~q ))) ) ) ) # ( !\Reg_file|registers[3][21]~q  & ( !\Instruction[13]~input_o  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[0][21]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[1][21]~q ))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[0][21]~q ),
	.datac(!\Reg_file|registers[2][21]~q ),
	.datad(!\Reg_file|registers[1][21]~q ),
	.datae(!\Reg_file|registers[3][21]~q ),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[21]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[21]~129 .extended_lut = "off";
defparam \Reg_file|RD2[21]~129 .lut_mask = 64'h227722770A0A5F5F;
defparam \Reg_file|RD2[21]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N36
cyclonev_lcell_comb \Reg_file|RD2[21]~130 (
// Equation(s):
// \Reg_file|RD2[21]~130_combout  = ( \Reg_file|registers[13][21]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[12][21]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[14][21]~q ))))) # 
// (\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) ) ) # ( !\Reg_file|registers[13][21]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[12][21]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[14][21]~q ))))) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[12][21]~q ),
	.datad(!\Reg_file|registers[14][21]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[13][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[21]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[21]~130 .extended_lut = "off";
defparam \Reg_file|RD2[21]~130 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \Reg_file|RD2[21]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N15
cyclonev_lcell_comb \Reg_file|RD2[21]~128 (
// Equation(s):
// \Reg_file|RD2[21]~128_combout  = ( \Instruction[13]~input_o  & ( \Reg_file|registers[9][21]~q  & ( (!\Instruction[12]~input_o  & ((\Reg_file|registers[10][21]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[11][21]~q )) ) ) ) # ( 
// !\Instruction[13]~input_o  & ( \Reg_file|registers[9][21]~q  & ( (\Reg_file|registers[8][21]~q ) # (\Instruction[12]~input_o ) ) ) ) # ( \Instruction[13]~input_o  & ( !\Reg_file|registers[9][21]~q  & ( (!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[10][21]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[11][21]~q )) ) ) ) # ( !\Instruction[13]~input_o  & ( !\Reg_file|registers[9][21]~q  & ( (!\Instruction[12]~input_o  & \Reg_file|registers[8][21]~q ) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[8][21]~q ),
	.datac(!\Reg_file|registers[11][21]~q ),
	.datad(!\Reg_file|registers[10][21]~q ),
	.datae(!\Instruction[13]~input_o ),
	.dataf(!\Reg_file|registers[9][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[21]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[21]~128 .extended_lut = "off";
defparam \Reg_file|RD2[21]~128 .lut_mask = 64'h222205AF777705AF;
defparam \Reg_file|RD2[21]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \Reg_file|RD2[21]~132 (
// Equation(s):
// \Reg_file|RD2[21]~132_combout  = ( \Reg_file|RD2[21]~130_combout  & ( \Reg_file|RD2[21]~128_combout  & ( ((!\Instruction[14]~input_o  & ((\Reg_file|RD2[21]~129_combout ))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[21]~131_combout ))) # 
// (\Instruction[15]~input_o ) ) ) ) # ( !\Reg_file|RD2[21]~130_combout  & ( \Reg_file|RD2[21]~128_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|RD2[21]~129_combout )) # (\Instruction[15]~input_o ))) # (\Instruction[14]~input_o  & 
// (!\Instruction[15]~input_o  & (\Reg_file|RD2[21]~131_combout ))) ) ) ) # ( \Reg_file|RD2[21]~130_combout  & ( !\Reg_file|RD2[21]~128_combout  & ( (!\Instruction[14]~input_o  & (!\Instruction[15]~input_o  & ((\Reg_file|RD2[21]~129_combout )))) # 
// (\Instruction[14]~input_o  & (((\Reg_file|RD2[21]~131_combout )) # (\Instruction[15]~input_o ))) ) ) ) # ( !\Reg_file|RD2[21]~130_combout  & ( !\Reg_file|RD2[21]~128_combout  & ( (!\Instruction[15]~input_o  & ((!\Instruction[14]~input_o  & 
// ((\Reg_file|RD2[21]~129_combout ))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[21]~131_combout )))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\Reg_file|RD2[21]~131_combout ),
	.datad(!\Reg_file|RD2[21]~129_combout ),
	.datae(!\Reg_file|RD2[21]~130_combout ),
	.dataf(!\Reg_file|RD2[21]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[21]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[21]~132 .extended_lut = "off";
defparam \Reg_file|RD2[21]~132 .lut_mask = 64'h048C159D26AE37BF;
defparam \Reg_file|RD2[21]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N51
cyclonev_lcell_comb \Reg_file|RD2[21]~133 (
// Equation(s):
// \Reg_file|RD2[21]~133_combout  = ( \PCPlus8|Add0~69_sumout  & ( (\Reg_file|RD2[21]~132_combout ) # (\Reg_file|Equal2~0_combout ) ) ) # ( !\PCPlus8|Add0~69_sumout  & ( (!\Reg_file|Equal2~0_combout  & \Reg_file|RD2[21]~132_combout ) ) )

	.dataa(gnd),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\Reg_file|RD2[21]~132_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[21]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[21]~133 .extended_lut = "off";
defparam \Reg_file|RD2[21]~133 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Reg_file|RD2[21]~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N4
dffeas \Reg_file|registers[14][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][22] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N53
dffeas \Reg_file|registers[12][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][22] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N45
cyclonev_lcell_comb \Reg_file|RD1[22]~128 (
// Equation(s):
// \Reg_file|RD1[22]~128_combout  = ( \Reg_file|registers[12][22]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # ((\Reg_file|registers[13][22]~q )))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & 
// (\Reg_file|registers[14][22]~q ))) ) ) # ( !\Reg_file|registers[12][22]~q  & ( (!\Instruction[17]~input_o  & (\Instruction[16]~input_o  & ((\Reg_file|registers[13][22]~q )))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & 
// (\Reg_file|registers[14][22]~q ))) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[14][22]~q ),
	.datad(!\Reg_file|registers[13][22]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[22]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[22]~128 .extended_lut = "off";
defparam \Reg_file|RD1[22]~128 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file|RD1[22]~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N41
dffeas \Reg_file|registers[7][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][22] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N8
dffeas \Reg_file|registers[5][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][22] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N2
dffeas \Reg_file|registers[6][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][22] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N44
dffeas \Reg_file|registers[4][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][22] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N15
cyclonev_lcell_comb \Reg_file|RD1[22]~129 (
// Equation(s):
// \Reg_file|RD1[22]~129_combout  = ( \Reg_file|registers[4][22]~q  & ( \Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[5][22]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[7][22]~q )) ) ) ) # ( 
// !\Reg_file|registers[4][22]~q  & ( \Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[5][22]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[7][22]~q )) ) ) ) # ( \Reg_file|registers[4][22]~q  & ( 
// !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o ) # (\Reg_file|registers[6][22]~q ) ) ) ) # ( !\Reg_file|registers[4][22]~q  & ( !\Instruction[16]~input_o  & ( (\Instruction[17]~input_o  & \Reg_file|registers[6][22]~q ) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[7][22]~q ),
	.datac(!\Reg_file|registers[5][22]~q ),
	.datad(!\Reg_file|registers[6][22]~q ),
	.datae(!\Reg_file|registers[4][22]~q ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[22]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[22]~129 .extended_lut = "off";
defparam \Reg_file|RD1[22]~129 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \Reg_file|RD1[22]~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N53
dffeas \Reg_file|registers[1][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][22] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N38
dffeas \Reg_file|registers[3][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][22] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N11
dffeas \Reg_file|registers[2][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][22] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N34
dffeas \Reg_file|registers[0][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][22] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N9
cyclonev_lcell_comb \Reg_file|RD1[22]~131 (
// Equation(s):
// \Reg_file|RD1[22]~131_combout  = ( \Reg_file|registers[2][22]~q  & ( \Reg_file|registers[0][22]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & (\Reg_file|registers[1][22]~q )) # (\Instruction[17]~input_o  & 
// ((\Reg_file|registers[3][22]~q )))) ) ) ) # ( !\Reg_file|registers[2][22]~q  & ( \Reg_file|registers[0][22]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|registers[1][22]~q ))) # (\Instruction[17]~input_o  & 
// (((\Instruction[16]~input_o  & \Reg_file|registers[3][22]~q )))) ) ) ) # ( \Reg_file|registers[2][22]~q  & ( !\Reg_file|registers[0][22]~q  & ( (!\Instruction[17]~input_o  & (\Reg_file|registers[1][22]~q  & (\Instruction[16]~input_o ))) # 
// (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|registers[3][22]~q )))) ) ) ) # ( !\Reg_file|registers[2][22]~q  & ( !\Reg_file|registers[0][22]~q  & ( (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// (\Reg_file|registers[1][22]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[3][22]~q ))))) ) ) )

	.dataa(!\Reg_file|registers[1][22]~q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[3][22]~q ),
	.datae(!\Reg_file|registers[2][22]~q ),
	.dataf(!\Reg_file|registers[0][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[22]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[22]~131 .extended_lut = "off";
defparam \Reg_file|RD1[22]~131 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Reg_file|RD1[22]~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N14
dffeas \Reg_file|registers[11][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][22] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N56
dffeas \Reg_file|registers[10][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][22] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N2
dffeas \Reg_file|registers[9][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][22] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N29
dffeas \Reg_file|registers[8][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][22] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N57
cyclonev_lcell_comb \Reg_file|RD1[22]~130 (
// Equation(s):
// \Reg_file|RD1[22]~130_combout  = ( \Reg_file|registers[9][22]~q  & ( \Reg_file|registers[8][22]~q  & ( (!\Instruction[17]~input_o ) # ((!\Instruction[16]~input_o  & ((\Reg_file|registers[10][22]~q ))) # (\Instruction[16]~input_o  & 
// (\Reg_file|registers[11][22]~q ))) ) ) ) # ( !\Reg_file|registers[9][22]~q  & ( \Reg_file|registers[8][22]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[10][22]~q )))) # (\Instruction[16]~input_o  & 
// (\Instruction[17]~input_o  & (\Reg_file|registers[11][22]~q ))) ) ) ) # ( \Reg_file|registers[9][22]~q  & ( !\Reg_file|registers[8][22]~q  & ( (!\Instruction[16]~input_o  & (\Instruction[17]~input_o  & ((\Reg_file|registers[10][22]~q )))) # 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[11][22]~q )))) ) ) ) # ( !\Reg_file|registers[9][22]~q  & ( !\Reg_file|registers[8][22]~q  & ( (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & 
// ((\Reg_file|registers[10][22]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[11][22]~q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[11][22]~q ),
	.datad(!\Reg_file|registers[10][22]~q ),
	.datae(!\Reg_file|registers[9][22]~q ),
	.dataf(!\Reg_file|registers[8][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[22]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[22]~130 .extended_lut = "off";
defparam \Reg_file|RD1[22]~130 .lut_mask = 64'h0123456789ABCDEF;
defparam \Reg_file|RD1[22]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N27
cyclonev_lcell_comb \Reg_file|RD1[22]~132 (
// Equation(s):
// \Reg_file|RD1[22]~132_combout  = ( \Reg_file|RD1[22]~131_combout  & ( \Reg_file|RD1[22]~130_combout  & ( (!\Instruction[18]~input_o ) # ((!\Instruction[19]~input_o  & ((\Reg_file|RD1[22]~129_combout ))) # (\Instruction[19]~input_o  & 
// (\Reg_file|RD1[22]~128_combout ))) ) ) ) # ( !\Reg_file|RD1[22]~131_combout  & ( \Reg_file|RD1[22]~130_combout  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o )))) # (\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & 
// ((\Reg_file|RD1[22]~129_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|RD1[22]~128_combout )))) ) ) ) # ( \Reg_file|RD1[22]~131_combout  & ( !\Reg_file|RD1[22]~130_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )))) # 
// (\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & ((\Reg_file|RD1[22]~129_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|RD1[22]~128_combout )))) ) ) ) # ( !\Reg_file|RD1[22]~131_combout  & ( !\Reg_file|RD1[22]~130_combout  & ( 
// (\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & ((\Reg_file|RD1[22]~129_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|RD1[22]~128_combout )))) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Reg_file|RD1[22]~128_combout ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|RD1[22]~129_combout ),
	.datae(!\Reg_file|RD1[22]~131_combout ),
	.dataf(!\Reg_file|RD1[22]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[22]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[22]~132 .extended_lut = "off";
defparam \Reg_file|RD1[22]~132 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Reg_file|RD1[22]~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \PC_Register|Q[22]~feeder (
// Equation(s):
// \PC_Register|Q[22]~feeder_combout  = \PCPlus4|Add0~81_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4|Add0~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_Register|Q[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_Register|Q[22]~feeder .extended_lut = "off";
defparam \PC_Register|Q[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_Register|Q[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N44
dffeas \PC_Register|Q[22] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PC_Register|Q[22]~feeder_combout ),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[22] .is_wysiwyg = "true";
defparam \PC_Register|Q[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \PCPlus4|Add0~81 (
// Equation(s):
// \PCPlus4|Add0~81_sumout  = SUM(( \PC_Register|Q [22] ) + ( GND ) + ( \PCPlus4|Add0~78  ))
// \PCPlus4|Add0~82  = CARRY(( \PC_Register|Q [22] ) + ( GND ) + ( \PCPlus4|Add0~78  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~81_sumout ),
	.cout(\PCPlus4|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~81 .extended_lut = "off";
defparam \PCPlus4|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N30
cyclonev_lcell_comb \PCPlus8|Add0~73 (
// Equation(s):
// \PCPlus8|Add0~73_sumout  = SUM(( \PCPlus4|Add0~81_sumout  ) + ( GND ) + ( \PCPlus8|Add0~70  ))
// \PCPlus8|Add0~74  = CARRY(( \PCPlus4|Add0~81_sumout  ) + ( GND ) + ( \PCPlus8|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~73_sumout ),
	.cout(\PCPlus8|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~73 .extended_lut = "off";
defparam \PCPlus8|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N21
cyclonev_lcell_comb \Reg_file|RD1[22]~133 (
// Equation(s):
// \Reg_file|RD1[22]~133_combout  = ( \PCPlus8|Add0~73_sumout  & ( (\Reg_file|RD1[22]~132_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~73_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[22]~132_combout ) ) )

	.dataa(!\Reg_file|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Reg_file|RD1[22]~132_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[22]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[22]~133 .extended_lut = "off";
defparam \Reg_file|RD1[22]~133 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Reg_file|RD1[22]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N48
cyclonev_lcell_comb \ALUSrc_ins|C[22]~30 (
// Equation(s):
// \ALUSrc_ins|C[22]~30_combout  = ( \Reg_file|RD2[22]~138_combout  & ( \PCPlus8|Add0~73_sumout  & ( (\CU_Inst|inst_Main_Deco|Mux0~0_combout ) # (\Instruction[20]~input_o ) ) ) ) # ( !\Reg_file|RD2[22]~138_combout  & ( \PCPlus8|Add0~73_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Instruction[20]~input_o ))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (\Reg_file|Equal2~0_combout )) ) ) ) # ( \Reg_file|RD2[22]~138_combout  & ( !\PCPlus8|Add0~73_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Instruction[20]~input_o ))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (!\Reg_file|Equal2~0_combout )) ) ) ) # ( !\Reg_file|RD2[22]~138_combout  & ( !\PCPlus8|Add0~73_sumout  & ( (\Instruction[20]~input_o  
// & !\CU_Inst|inst_Main_Deco|Mux0~0_combout ) ) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(!\Instruction[20]~input_o ),
	.datac(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\Reg_file|RD2[22]~138_combout ),
	.dataf(!\PCPlus8|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[22]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[22]~30 .extended_lut = "off";
defparam \ALUSrc_ins|C[22]~30 .lut_mask = 64'h30303A3A35353F3F;
defparam \ALUSrc_ins|C[22]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N18
cyclonev_lcell_comb \ALU_ins|Mux9~0 (
// Equation(s):
// \ALU_ins|Mux9~0_combout  = ( \ALUSrc_ins|C[22]~30_combout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (!\ALUSrc_ins|C[2]~1_combout  & \Reg_file|RD1[22]~133_combout )) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// ((!\ALUSrc_ins|C[2]~1_combout ) # (\Reg_file|RD1[22]~133_combout ))) ) ) # ( !\ALUSrc_ins|C[22]~30_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & \Reg_file|RD1[22]~133_combout ) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datac(!\ALUSrc_ins|C[2]~1_combout ),
	.datad(!\Reg_file|RD1[22]~133_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[22]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux9~0 .extended_lut = "off";
defparam \ALU_ins|Mux9~0 .lut_mask = 64'h0033003330F330F3;
defparam \ALU_ins|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \readData[22]~input (
	.i(readData[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[22]~input_o ));
// synopsys translate_off
defparam \readData[22]~input .bus_hold = "false";
defparam \readData[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N9
cyclonev_lcell_comb \ALU_ins|Add0~89 (
// Equation(s):
// \ALU_ins|Add0~89_sumout  = SUM(( \Reg_file|RD1[22]~133_combout  ) + ( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[22]~30_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & 
// (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[22]~30_combout ))))) ) + ( \ALU_ins|Add0~86  ))
// \ALU_ins|Add0~90  = CARRY(( \Reg_file|RD1[22]~133_combout  ) + ( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[22]~30_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & 
// (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[22]~30_combout ))))) ) + ( \ALU_ins|Add0~86  ))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Decoder0~0_combout ),
	.datad(!\Reg_file|RD1[22]~133_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[22]~30_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~89_sumout ),
	.cout(\ALU_ins|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~89 .extended_lut = "off";
defparam \ALU_ins|Add0~89 .lut_mask = 64'h0000AF63000000FF;
defparam \ALU_ins|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N33
cyclonev_lcell_comb \MemToReg|C[22]~22 (
// Equation(s):
// \MemToReg|C[22]~22_combout  = ( \ALU_ins|Add0~89_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout )) # (\ALU_ins|Mux9~0_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[22]~input_o )))) ) ) # ( !\ALU_ins|Add0~89_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\ALU_ins|Mux9~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[22]~input_o )))) ) )

	.dataa(!\ALU_ins|Mux9~0_combout ),
	.datab(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datad(!\readData[22]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[22]~22 .extended_lut = "off";
defparam \MemToReg|C[22]~22 .lut_mask = 64'h04370437C4F7C4F7;
defparam \MemToReg|C[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N47
dffeas \Reg_file|registers[13][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][22] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N3
cyclonev_lcell_comb \Reg_file|RD2[22]~136 (
// Equation(s):
// \Reg_file|RD2[22]~136_combout  = ( \Reg_file|registers[12][22]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[14][22]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & 
// (\Reg_file|registers[13][22]~q ))) ) ) # ( !\Reg_file|registers[12][22]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o  & ((\Reg_file|registers[14][22]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & 
// (\Reg_file|registers[13][22]~q ))) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[13][22]~q ),
	.datad(!\Reg_file|registers[14][22]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[22]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[22]~136 .extended_lut = "off";
defparam \Reg_file|RD2[22]~136 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file|RD2[22]~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N45
cyclonev_lcell_comb \Reg_file|RD2[22]~137 (
// Equation(s):
// \Reg_file|RD2[22]~137_combout  = ( \Reg_file|registers[4][22]~q  & ( \Reg_file|registers[7][22]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[6][22]~q )))) # (\Instruction[12]~input_o  & 
// (((\Instruction[13]~input_o )) # (\Reg_file|registers[5][22]~q ))) ) ) ) # ( !\Reg_file|registers[4][22]~q  & ( \Reg_file|registers[7][22]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o  & \Reg_file|registers[6][22]~q )))) # 
// (\Instruction[12]~input_o  & (((\Instruction[13]~input_o )) # (\Reg_file|registers[5][22]~q ))) ) ) ) # ( \Reg_file|registers[4][22]~q  & ( !\Reg_file|registers[7][22]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # 
// (\Reg_file|registers[6][22]~q )))) # (\Instruction[12]~input_o  & (\Reg_file|registers[5][22]~q  & (!\Instruction[13]~input_o ))) ) ) ) # ( !\Reg_file|registers[4][22]~q  & ( !\Reg_file|registers[7][22]~q  & ( (!\Instruction[12]~input_o  & 
// (((\Instruction[13]~input_o  & \Reg_file|registers[6][22]~q )))) # (\Instruction[12]~input_o  & (\Reg_file|registers[5][22]~q  & (!\Instruction[13]~input_o ))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[5][22]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[6][22]~q ),
	.datae(!\Reg_file|registers[4][22]~q ),
	.dataf(!\Reg_file|registers[7][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[22]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[22]~137 .extended_lut = "off";
defparam \Reg_file|RD2[22]~137 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \Reg_file|RD2[22]~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \Reg_file|RD2[22]~135 (
// Equation(s):
// \Reg_file|RD2[22]~135_combout  = ( \Reg_file|registers[3][22]~q  & ( \Reg_file|registers[0][22]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # (\Reg_file|registers[1][22]~q )))) # (\Instruction[13]~input_o  & 
// (((\Instruction[12]~input_o )) # (\Reg_file|registers[2][22]~q ))) ) ) ) # ( !\Reg_file|registers[3][22]~q  & ( \Reg_file|registers[0][22]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # (\Reg_file|registers[1][22]~q )))) # 
// (\Instruction[13]~input_o  & (\Reg_file|registers[2][22]~q  & (!\Instruction[12]~input_o ))) ) ) ) # ( \Reg_file|registers[3][22]~q  & ( !\Reg_file|registers[0][22]~q  & ( (!\Instruction[13]~input_o  & (((\Instruction[12]~input_o  & 
// \Reg_file|registers[1][22]~q )))) # (\Instruction[13]~input_o  & (((\Instruction[12]~input_o )) # (\Reg_file|registers[2][22]~q ))) ) ) ) # ( !\Reg_file|registers[3][22]~q  & ( !\Reg_file|registers[0][22]~q  & ( (!\Instruction[13]~input_o  & 
// (((\Instruction[12]~input_o  & \Reg_file|registers[1][22]~q )))) # (\Instruction[13]~input_o  & (\Reg_file|registers[2][22]~q  & (!\Instruction[12]~input_o ))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Reg_file|registers[2][22]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[1][22]~q ),
	.datae(!\Reg_file|registers[3][22]~q ),
	.dataf(!\Reg_file|registers[0][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[22]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[22]~135 .extended_lut = "off";
defparam \Reg_file|RD2[22]~135 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Reg_file|RD2[22]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N15
cyclonev_lcell_comb \Reg_file|RD2[22]~134 (
// Equation(s):
// \Reg_file|RD2[22]~134_combout  = ( \Reg_file|registers[9][22]~q  & ( \Reg_file|registers[8][22]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & (\Reg_file|registers[10][22]~q )) # (\Instruction[12]~input_o  & 
// ((\Reg_file|registers[11][22]~q )))) ) ) ) # ( !\Reg_file|registers[9][22]~q  & ( \Reg_file|registers[8][22]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )) # (\Reg_file|registers[10][22]~q ))) # (\Instruction[12]~input_o  & 
// (((\Reg_file|registers[11][22]~q  & \Instruction[13]~input_o )))) ) ) ) # ( \Reg_file|registers[9][22]~q  & ( !\Reg_file|registers[8][22]~q  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[10][22]~q  & ((\Instruction[13]~input_o )))) # 
// (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[11][22]~q )))) ) ) ) # ( !\Reg_file|registers[9][22]~q  & ( !\Reg_file|registers[8][22]~q  & ( (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// (\Reg_file|registers[10][22]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[11][22]~q ))))) ) ) )

	.dataa(!\Reg_file|registers[10][22]~q ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Reg_file|registers[11][22]~q ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[9][22]~q ),
	.dataf(!\Reg_file|registers[8][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[22]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[22]~134 .extended_lut = "off";
defparam \Reg_file|RD2[22]~134 .lut_mask = 64'h00473347CC47FF47;
defparam \Reg_file|RD2[22]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N54
cyclonev_lcell_comb \Reg_file|RD2[22]~138 (
// Equation(s):
// \Reg_file|RD2[22]~138_combout  = ( \Reg_file|RD2[22]~135_combout  & ( \Reg_file|RD2[22]~134_combout  & ( (!\Instruction[14]~input_o ) # ((!\Instruction[15]~input_o  & ((\Reg_file|RD2[22]~137_combout ))) # (\Instruction[15]~input_o  & 
// (\Reg_file|RD2[22]~136_combout ))) ) ) ) # ( !\Reg_file|RD2[22]~135_combout  & ( \Reg_file|RD2[22]~134_combout  & ( (!\Instruction[14]~input_o  & (((\Instruction[15]~input_o )))) # (\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & 
// ((\Reg_file|RD2[22]~137_combout ))) # (\Instruction[15]~input_o  & (\Reg_file|RD2[22]~136_combout )))) ) ) ) # ( \Reg_file|RD2[22]~135_combout  & ( !\Reg_file|RD2[22]~134_combout  & ( (!\Instruction[14]~input_o  & (((!\Instruction[15]~input_o )))) # 
// (\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & ((\Reg_file|RD2[22]~137_combout ))) # (\Instruction[15]~input_o  & (\Reg_file|RD2[22]~136_combout )))) ) ) ) # ( !\Reg_file|RD2[22]~135_combout  & ( !\Reg_file|RD2[22]~134_combout  & ( 
// (\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & ((\Reg_file|RD2[22]~137_combout ))) # (\Instruction[15]~input_o  & (\Reg_file|RD2[22]~136_combout )))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Reg_file|RD2[22]~136_combout ),
	.datac(!\Instruction[15]~input_o ),
	.datad(!\Reg_file|RD2[22]~137_combout ),
	.datae(!\Reg_file|RD2[22]~135_combout ),
	.dataf(!\Reg_file|RD2[22]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[22]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[22]~138 .extended_lut = "off";
defparam \Reg_file|RD2[22]~138 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Reg_file|RD2[22]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \Reg_file|RD2[22]~139 (
// Equation(s):
// \Reg_file|RD2[22]~139_combout  = ( \PCPlus8|Add0~73_sumout  & ( (\Reg_file|RD2[22]~138_combout ) # (\Reg_file|Equal2~0_combout ) ) ) # ( !\PCPlus8|Add0~73_sumout  & ( (!\Reg_file|Equal2~0_combout  & \Reg_file|RD2[22]~138_combout ) ) )

	.dataa(gnd),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\Reg_file|RD2[22]~138_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[22]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[22]~139 .extended_lut = "off";
defparam \Reg_file|RD2[22]~139 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Reg_file|RD2[22]~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N39
cyclonev_lcell_comb \PC_Register|Q[23]~feeder (
// Equation(s):
// \PC_Register|Q[23]~feeder_combout  = \PCPlus4|Add0~85_sumout 

	.dataa(!\PCPlus4|Add0~85_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_Register|Q[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_Register|Q[23]~feeder .extended_lut = "off";
defparam \PC_Register|Q[23]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_Register|Q[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \readData[23]~input (
	.i(readData[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[23]~input_o ));
// synopsys translate_off
defparam \readData[23]~input .bus_hold = "false";
defparam \readData[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y5_N50
dffeas \Reg_file|registers[12][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][23] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N31
dffeas \Reg_file|registers[14][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][23] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N44
dffeas \Reg_file|registers[13][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][23] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N30
cyclonev_lcell_comb \Reg_file|RD2[23]~142 (
// Equation(s):
// \Reg_file|RD2[23]~142_combout  = ( \Reg_file|registers[13][23]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[12][23]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[14][23]~q ))))) # 
// (\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) ) ) # ( !\Reg_file|registers[13][23]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[12][23]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[14][23]~q ))))) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[12][23]~q ),
	.datad(!\Reg_file|registers[14][23]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[13][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[23]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[23]~142 .extended_lut = "off";
defparam \Reg_file|RD2[23]~142 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \Reg_file|RD2[23]~142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N38
dffeas \Reg_file|registers[7][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][23] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N14
dffeas \Reg_file|registers[4][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][23] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \Reg_file|registers[5][23]~feeder (
// Equation(s):
// \Reg_file|registers[5][23]~feeder_combout  = ( \MemToReg|C[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[5][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[5][23]~feeder .extended_lut = "off";
defparam \Reg_file|registers[5][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[5][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N2
dffeas \Reg_file|registers[5][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][23] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N50
dffeas \Reg_file|registers[6][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][23] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_lcell_comb \Reg_file|RD2[23]~143 (
// Equation(s):
// \Reg_file|RD2[23]~143_combout  = ( \Reg_file|registers[5][23]~q  & ( \Reg_file|registers[6][23]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o ) # (\Reg_file|registers[4][23]~q )))) # (\Instruction[12]~input_o  & 
// (((!\Instruction[13]~input_o )) # (\Reg_file|registers[7][23]~q ))) ) ) ) # ( !\Reg_file|registers[5][23]~q  & ( \Reg_file|registers[6][23]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o ) # (\Reg_file|registers[4][23]~q )))) # 
// (\Instruction[12]~input_o  & (\Reg_file|registers[7][23]~q  & ((\Instruction[13]~input_o )))) ) ) ) # ( \Reg_file|registers[5][23]~q  & ( !\Reg_file|registers[6][23]~q  & ( (!\Instruction[12]~input_o  & (((\Reg_file|registers[4][23]~q  & 
// !\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )) # (\Reg_file|registers[7][23]~q ))) ) ) ) # ( !\Reg_file|registers[5][23]~q  & ( !\Reg_file|registers[6][23]~q  & ( (!\Instruction[12]~input_o  & 
// (((\Reg_file|registers[4][23]~q  & !\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & (\Reg_file|registers[7][23]~q  & ((\Instruction[13]~input_o )))) ) ) )

	.dataa(!\Reg_file|registers[7][23]~q ),
	.datab(!\Reg_file|registers[4][23]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[5][23]~q ),
	.dataf(!\Reg_file|registers[6][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[23]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[23]~143 .extended_lut = "off";
defparam \Reg_file|RD2[23]~143 .lut_mask = 64'h30053F0530F53FF5;
defparam \Reg_file|RD2[23]~143 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N5
dffeas \Reg_file|registers[2][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][23] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N59
dffeas \Reg_file|registers[1][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][23] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N12
cyclonev_lcell_comb \Reg_file|registers[0][23]~feeder (
// Equation(s):
// \Reg_file|registers[0][23]~feeder_combout  = ( \MemToReg|C[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[0][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[0][23]~feeder .extended_lut = "off";
defparam \Reg_file|registers[0][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[0][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N13
dffeas \Reg_file|registers[0][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][23] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N32
dffeas \Reg_file|registers[3][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][23] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \Reg_file|RD2[23]~141 (
// Equation(s):
// \Reg_file|RD2[23]~141_combout  = ( \Reg_file|registers[0][23]~q  & ( \Reg_file|registers[3][23]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )) # (\Reg_file|registers[2][23]~q ))) # (\Instruction[12]~input_o  & 
// (((\Instruction[13]~input_o ) # (\Reg_file|registers[1][23]~q )))) ) ) ) # ( !\Reg_file|registers[0][23]~q  & ( \Reg_file|registers[3][23]~q  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[2][23]~q  & ((\Instruction[13]~input_o )))) # 
// (\Instruction[12]~input_o  & (((\Instruction[13]~input_o ) # (\Reg_file|registers[1][23]~q )))) ) ) ) # ( \Reg_file|registers[0][23]~q  & ( !\Reg_file|registers[3][23]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )) # 
// (\Reg_file|registers[2][23]~q ))) # (\Instruction[12]~input_o  & (((\Reg_file|registers[1][23]~q  & !\Instruction[13]~input_o )))) ) ) ) # ( !\Reg_file|registers[0][23]~q  & ( !\Reg_file|registers[3][23]~q  & ( (!\Instruction[12]~input_o  & 
// (\Reg_file|registers[2][23]~q  & ((\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & (((\Reg_file|registers[1][23]~q  & !\Instruction[13]~input_o )))) ) ) )

	.dataa(!\Reg_file|registers[2][23]~q ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Reg_file|registers[1][23]~q ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[0][23]~q ),
	.dataf(!\Reg_file|registers[3][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[23]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[23]~141 .extended_lut = "off";
defparam \Reg_file|RD2[23]~141 .lut_mask = 64'h0344CF440377CF77;
defparam \Reg_file|RD2[23]~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N35
dffeas \Reg_file|registers[9][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][23] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N20
dffeas \Reg_file|registers[11][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][23] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N38
dffeas \Reg_file|registers[10][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][23] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N9
cyclonev_lcell_comb \Reg_file|registers[8][23]~feeder (
// Equation(s):
// \Reg_file|registers[8][23]~feeder_combout  = ( \MemToReg|C[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[8][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[8][23]~feeder .extended_lut = "off";
defparam \Reg_file|registers[8][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[8][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N11
dffeas \Reg_file|registers[8][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][23] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N51
cyclonev_lcell_comb \Reg_file|RD2[23]~140 (
// Equation(s):
// \Reg_file|RD2[23]~140_combout  = ( \Reg_file|registers[10][23]~q  & ( \Reg_file|registers[8][23]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][23]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[11][23]~q )))) ) ) ) # ( !\Reg_file|registers[10][23]~q  & ( \Reg_file|registers[8][23]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// (\Reg_file|registers[9][23]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[11][23]~q ))))) ) ) ) # ( \Reg_file|registers[10][23]~q  & ( !\Reg_file|registers[8][23]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o )))) # 
// (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][23]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[11][23]~q ))))) ) ) ) # ( !\Reg_file|registers[10][23]~q  & ( !\Reg_file|registers[8][23]~q  & ( 
// (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][23]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[11][23]~q ))))) ) ) )

	.dataa(!\Reg_file|registers[9][23]~q ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[11][23]~q ),
	.datae(!\Reg_file|registers[10][23]~q ),
	.dataf(!\Reg_file|registers[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[23]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[23]~140 .extended_lut = "off";
defparam \Reg_file|RD2[23]~140 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Reg_file|RD2[23]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N15
cyclonev_lcell_comb \Reg_file|RD2[23]~144 (
// Equation(s):
// \Reg_file|RD2[23]~144_combout  = ( \Reg_file|RD2[23]~141_combout  & ( \Reg_file|RD2[23]~140_combout  & ( (!\Instruction[14]~input_o ) # ((!\Instruction[15]~input_o  & ((\Reg_file|RD2[23]~143_combout ))) # (\Instruction[15]~input_o  & 
// (\Reg_file|RD2[23]~142_combout ))) ) ) ) # ( !\Reg_file|RD2[23]~141_combout  & ( \Reg_file|RD2[23]~140_combout  & ( (!\Instruction[15]~input_o  & (\Instruction[14]~input_o  & ((\Reg_file|RD2[23]~143_combout )))) # (\Instruction[15]~input_o  & 
// ((!\Instruction[14]~input_o ) # ((\Reg_file|RD2[23]~142_combout )))) ) ) ) # ( \Reg_file|RD2[23]~141_combout  & ( !\Reg_file|RD2[23]~140_combout  & ( (!\Instruction[15]~input_o  & ((!\Instruction[14]~input_o ) # ((\Reg_file|RD2[23]~143_combout )))) # 
// (\Instruction[15]~input_o  & (\Instruction[14]~input_o  & (\Reg_file|RD2[23]~142_combout ))) ) ) ) # ( !\Reg_file|RD2[23]~141_combout  & ( !\Reg_file|RD2[23]~140_combout  & ( (\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & 
// ((\Reg_file|RD2[23]~143_combout ))) # (\Instruction[15]~input_o  & (\Reg_file|RD2[23]~142_combout )))) ) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Reg_file|RD2[23]~142_combout ),
	.datad(!\Reg_file|RD2[23]~143_combout ),
	.datae(!\Reg_file|RD2[23]~141_combout ),
	.dataf(!\Reg_file|RD2[23]~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[23]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[23]~144 .extended_lut = "off";
defparam \Reg_file|RD2[23]~144 .lut_mask = 64'h012389AB4567CDEF;
defparam \Reg_file|RD2[23]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N24
cyclonev_lcell_comb \ALUSrc_ins|C[23]~31 (
// Equation(s):
// \ALUSrc_ins|C[23]~31_combout  = ( \PCPlus8|Add0~77_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[21]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Reg_file|RD2[23]~144_combout )) # (\Reg_file|Equal2~0_combout ))) 
// ) ) # ( !\PCPlus8|Add0~77_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[21]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (!\Reg_file|Equal2~0_combout  & (\Reg_file|RD2[23]~144_combout ))) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\Reg_file|RD2[23]~144_combout ),
	.datad(!\Instruction[21]~input_o ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[23]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[23]~31 .extended_lut = "off";
defparam \ALUSrc_ins|C[23]~31 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \ALUSrc_ins|C[23]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N15
cyclonev_lcell_comb \Reg_file|RD1[23]~135 (
// Equation(s):
// \Reg_file|RD1[23]~135_combout  = ( \Reg_file|registers[5][23]~q  & ( \Reg_file|registers[6][23]~q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|registers[4][23]~q ) # (\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & 
// (((!\Instruction[16]~input_o )) # (\Reg_file|registers[7][23]~q ))) ) ) ) # ( !\Reg_file|registers[5][23]~q  & ( \Reg_file|registers[6][23]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o  & \Reg_file|registers[4][23]~q )))) # 
// (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|registers[7][23]~q ))) ) ) ) # ( \Reg_file|registers[5][23]~q  & ( !\Reg_file|registers[6][23]~q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|registers[4][23]~q ) # 
// (\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (\Reg_file|registers[7][23]~q  & (\Instruction[16]~input_o ))) ) ) ) # ( !\Reg_file|registers[5][23]~q  & ( !\Reg_file|registers[6][23]~q  & ( (!\Instruction[17]~input_o  & 
// (((!\Instruction[16]~input_o  & \Reg_file|registers[4][23]~q )))) # (\Instruction[17]~input_o  & (\Reg_file|registers[7][23]~q  & (\Instruction[16]~input_o ))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[7][23]~q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[4][23]~q ),
	.datae(!\Reg_file|registers[5][23]~q ),
	.dataf(!\Reg_file|registers[6][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[23]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[23]~135 .extended_lut = "off";
defparam \Reg_file|RD1[23]~135 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Reg_file|RD1[23]~135 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N45
cyclonev_lcell_comb \Reg_file|RD1[23]~137 (
// Equation(s):
// \Reg_file|RD1[23]~137_combout  = ( \Reg_file|registers[0][23]~q  & ( \Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[1][23]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[3][23]~q )) ) ) ) # ( 
// !\Reg_file|registers[0][23]~q  & ( \Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[1][23]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[3][23]~q )) ) ) ) # ( \Reg_file|registers[0][23]~q  & ( 
// !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o ) # (\Reg_file|registers[2][23]~q ) ) ) ) # ( !\Reg_file|registers[0][23]~q  & ( !\Instruction[16]~input_o  & ( (\Instruction[17]~input_o  & \Reg_file|registers[2][23]~q ) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[3][23]~q ),
	.datac(!\Reg_file|registers[1][23]~q ),
	.datad(!\Reg_file|registers[2][23]~q ),
	.datae(!\Reg_file|registers[0][23]~q ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[23]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[23]~137 .extended_lut = "off";
defparam \Reg_file|RD1[23]~137 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \Reg_file|RD1[23]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N3
cyclonev_lcell_comb \Reg_file|RD1[23]~136 (
// Equation(s):
// \Reg_file|RD1[23]~136_combout  = ( \Reg_file|registers[10][23]~q  & ( \Reg_file|registers[8][23]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & ((\Reg_file|registers[9][23]~q ))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[11][23]~q ))) ) ) ) # ( !\Reg_file|registers[10][23]~q  & ( \Reg_file|registers[8][23]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[9][23]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[11][23]~q )))) ) ) ) # ( \Reg_file|registers[10][23]~q  & ( !\Reg_file|registers[8][23]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) # 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[9][23]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[11][23]~q )))) ) ) ) # ( !\Reg_file|registers[10][23]~q  & ( !\Reg_file|registers[8][23]~q  & ( 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[9][23]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[11][23]~q )))) ) ) )

	.dataa(!\Reg_file|registers[11][23]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[9][23]~q ),
	.datae(!\Reg_file|registers[10][23]~q ),
	.dataf(!\Reg_file|registers[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[23]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[23]~136 .extended_lut = "off";
defparam \Reg_file|RD1[23]~136 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Reg_file|RD1[23]~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N42
cyclonev_lcell_comb \Reg_file|RD1[23]~134 (
// Equation(s):
// \Reg_file|RD1[23]~134_combout  = ( \Reg_file|registers[14][23]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[12][23]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[13][23]~q ))))) # 
// (\Instruction[17]~input_o  & (!\Instruction[16]~input_o )) ) ) # ( !\Reg_file|registers[14][23]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[12][23]~q )) # (\Instruction[16]~input_o  & 
// ((\Reg_file|registers[13][23]~q ))))) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[12][23]~q ),
	.datad(!\Reg_file|registers[13][23]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[14][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[23]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[23]~134 .extended_lut = "off";
defparam \Reg_file|RD1[23]~134 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \Reg_file|RD1[23]~134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \Reg_file|RD1[23]~138 (
// Equation(s):
// \Reg_file|RD1[23]~138_combout  = ( \Reg_file|RD1[23]~136_combout  & ( \Reg_file|RD1[23]~134_combout  & ( ((!\Instruction[18]~input_o  & ((\Reg_file|RD1[23]~137_combout ))) # (\Instruction[18]~input_o  & (\Reg_file|RD1[23]~135_combout ))) # 
// (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|RD1[23]~136_combout  & ( \Reg_file|RD1[23]~134_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|RD1[23]~137_combout ))) # (\Instruction[18]~input_o  & 
// (\Reg_file|RD1[23]~135_combout )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o )))) ) ) ) # ( \Reg_file|RD1[23]~136_combout  & ( !\Reg_file|RD1[23]~134_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & 
// ((\Reg_file|RD1[23]~137_combout ))) # (\Instruction[18]~input_o  & (\Reg_file|RD1[23]~135_combout )))) # (\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )))) ) ) ) # ( !\Reg_file|RD1[23]~136_combout  & ( !\Reg_file|RD1[23]~134_combout  & ( 
// (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & ((\Reg_file|RD1[23]~137_combout ))) # (\Instruction[18]~input_o  & (\Reg_file|RD1[23]~135_combout )))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|RD1[23]~135_combout ),
	.datac(!\Reg_file|RD1[23]~137_combout ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|RD1[23]~136_combout ),
	.dataf(!\Reg_file|RD1[23]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[23]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[23]~138 .extended_lut = "off";
defparam \Reg_file|RD1[23]~138 .lut_mask = 64'h0A225F220A775F77;
defparam \Reg_file|RD1[23]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N3
cyclonev_lcell_comb \Reg_file|RD1[23]~139 (
// Equation(s):
// \Reg_file|RD1[23]~139_combout  = ( \PCPlus8|Add0~77_sumout  & ( (\Reg_file|RD1[23]~138_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~77_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[23]~138_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(!\Reg_file|RD1[23]~138_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[23]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[23]~139 .extended_lut = "off";
defparam \Reg_file|RD1[23]~139 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Reg_file|RD1[23]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \ALU_ins|Mux8~0 (
// Equation(s):
// \ALU_ins|Mux8~0_combout  = ( \Reg_file|RD1[23]~139_combout  & ( ((\ALUSrc_ins|C[23]~31_combout  & !\ALUSrc_ins|C[2]~1_combout )) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) ) # ( !\Reg_file|RD1[23]~139_combout  & ( 
// (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (\ALUSrc_ins|C[23]~31_combout  & !\ALUSrc_ins|C[2]~1_combout )) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datac(!\ALUSrc_ins|C[23]~31_combout ),
	.datad(!\ALUSrc_ins|C[2]~1_combout ),
	.datae(!\Reg_file|RD1[23]~139_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux8~0 .extended_lut = "off";
defparam \ALU_ins|Mux8~0 .lut_mask = 64'h03003F3303003F33;
defparam \ALU_ins|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \ALU_ins|Add0~93 (
// Equation(s):
// \ALU_ins|Add0~93_sumout  = SUM(( \Reg_file|RD1[23]~139_combout  ) + ( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[23]~31_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & 
// (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[23]~31_combout ))))) ) + ( \ALU_ins|Add0~90  ))
// \ALU_ins|Add0~94  = CARRY(( \Reg_file|RD1[23]~139_combout  ) + ( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[23]~31_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & 
// (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[23]~31_combout ))))) ) + ( \ALU_ins|Add0~90  ))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Decoder0~0_combout ),
	.datad(!\Reg_file|RD1[23]~139_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[23]~31_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~93_sumout ),
	.cout(\ALU_ins|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~93 .extended_lut = "off";
defparam \ALU_ins|Add0~93 .lut_mask = 64'h0000AF63000000FF;
defparam \ALU_ins|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \MemToReg|C[23]~23 (
// Equation(s):
// \MemToReg|C[23]~23_combout  = ( \ALU_ins|Add0~93_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux8~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (\readData[23]~input_o )) ) ) # ( !\ALU_ins|Add0~93_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (((\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Mux8~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (\readData[23]~input_o )) ) )

	.dataa(!\readData[23]~input_o ),
	.datab(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datad(!\ALU_ins|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[23]~23 .extended_lut = "off";
defparam \MemToReg|C[23]~23 .lut_mask = 64'h111D111DD1DDD1DD;
defparam \MemToReg|C[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N41
dffeas \PC_Register|Q[23] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PC_Register|Q[23]~feeder_combout ),
	.asdata(\MemToReg|C[23]~23_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[23] .is_wysiwyg = "true";
defparam \PC_Register|Q[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N3
cyclonev_lcell_comb \PCPlus4|Add0~85 (
// Equation(s):
// \PCPlus4|Add0~85_sumout  = SUM(( \PC_Register|Q [23] ) + ( GND ) + ( \PCPlus4|Add0~82  ))
// \PCPlus4|Add0~86  = CARRY(( \PC_Register|Q [23] ) + ( GND ) + ( \PCPlus4|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~85_sumout ),
	.cout(\PCPlus4|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~85 .extended_lut = "off";
defparam \PCPlus4|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N33
cyclonev_lcell_comb \PCPlus8|Add0~77 (
// Equation(s):
// \PCPlus8|Add0~77_sumout  = SUM(( \PCPlus4|Add0~85_sumout  ) + ( GND ) + ( \PCPlus8|Add0~74  ))
// \PCPlus8|Add0~78  = CARRY(( \PCPlus4|Add0~85_sumout  ) + ( GND ) + ( \PCPlus8|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~77_sumout ),
	.cout(\PCPlus8|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~77 .extended_lut = "off";
defparam \PCPlus8|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \Reg_file|RD2[23]~145 (
// Equation(s):
// \Reg_file|RD2[23]~145_combout  = ( \PCPlus8|Add0~77_sumout  & ( \Reg_file|RD2[23]~144_combout  ) ) # ( !\PCPlus8|Add0~77_sumout  & ( \Reg_file|RD2[23]~144_combout  & ( !\Reg_file|Equal2~0_combout  ) ) ) # ( \PCPlus8|Add0~77_sumout  & ( 
// !\Reg_file|RD2[23]~144_combout  & ( \Reg_file|Equal2~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PCPlus8|Add0~77_sumout ),
	.dataf(!\Reg_file|RD2[23]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[23]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[23]~145 .extended_lut = "off";
defparam \Reg_file|RD2[23]~145 .lut_mask = 64'h00003333CCCCFFFF;
defparam \Reg_file|RD2[23]~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N20
dffeas \Reg_file|registers[3][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][24] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N30
cyclonev_lcell_comb \Reg_file|registers[0][24]~feeder (
// Equation(s):
// \Reg_file|registers[0][24]~feeder_combout  = ( \MemToReg|C[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[0][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[0][24]~feeder .extended_lut = "off";
defparam \Reg_file|registers[0][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[0][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N32
dffeas \Reg_file|registers[0][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][24] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N8
dffeas \Reg_file|registers[2][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][24] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N28
dffeas \Reg_file|registers[1][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][24] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \Reg_file|RD1[24]~143 (
// Equation(s):
// \Reg_file|RD1[24]~143_combout  = ( \Reg_file|registers[1][24]~q  & ( \Instruction[16]~input_o  & ( (!\Instruction[17]~input_o ) # (\Reg_file|registers[3][24]~q ) ) ) ) # ( !\Reg_file|registers[1][24]~q  & ( \Instruction[16]~input_o  & ( 
// (\Reg_file|registers[3][24]~q  & \Instruction[17]~input_o ) ) ) ) # ( \Reg_file|registers[1][24]~q  & ( !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & (\Reg_file|registers[0][24]~q )) # (\Instruction[17]~input_o  & 
// ((\Reg_file|registers[2][24]~q ))) ) ) ) # ( !\Reg_file|registers[1][24]~q  & ( !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & (\Reg_file|registers[0][24]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[2][24]~q ))) ) ) )

	.dataa(!\Reg_file|registers[3][24]~q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[0][24]~q ),
	.datad(!\Reg_file|registers[2][24]~q ),
	.datae(!\Reg_file|registers[1][24]~q ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[24]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[24]~143 .extended_lut = "off";
defparam \Reg_file|RD1[24]~143 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \Reg_file|RD1[24]~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \Reg_file|registers[9][24]~feeder (
// Equation(s):
// \Reg_file|registers[9][24]~feeder_combout  = ( \MemToReg|C[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[9][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[9][24]~feeder .extended_lut = "off";
defparam \Reg_file|registers[9][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[9][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N50
dffeas \Reg_file|registers[9][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][24] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N57
cyclonev_lcell_comb \Reg_file|registers[10][24]~feeder (
// Equation(s):
// \Reg_file|registers[10][24]~feeder_combout  = ( \MemToReg|C[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[10][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[10][24]~feeder .extended_lut = "off";
defparam \Reg_file|registers[10][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[10][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N59
dffeas \Reg_file|registers[10][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[10][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][24] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N2
dffeas \Reg_file|registers[11][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][24] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \Reg_file|registers[8][24]~feeder (
// Equation(s):
// \Reg_file|registers[8][24]~feeder_combout  = ( \MemToReg|C[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[8][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[8][24]~feeder .extended_lut = "off";
defparam \Reg_file|registers[8][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[8][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N20
dffeas \Reg_file|registers[8][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][24] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \Reg_file|RD1[24]~142 (
// Equation(s):
// \Reg_file|RD1[24]~142_combout  = ( \Reg_file|registers[11][24]~q  & ( \Reg_file|registers[8][24]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|registers[10][24]~q )))) # (\Instruction[16]~input_o  & 
// (((\Instruction[17]~input_o )) # (\Reg_file|registers[9][24]~q ))) ) ) ) # ( !\Reg_file|registers[11][24]~q  & ( \Reg_file|registers[8][24]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|registers[10][24]~q )))) # 
// (\Instruction[16]~input_o  & (\Reg_file|registers[9][24]~q  & (!\Instruction[17]~input_o ))) ) ) ) # ( \Reg_file|registers[11][24]~q  & ( !\Reg_file|registers[8][24]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o  & 
// \Reg_file|registers[10][24]~q )))) # (\Instruction[16]~input_o  & (((\Instruction[17]~input_o )) # (\Reg_file|registers[9][24]~q ))) ) ) ) # ( !\Reg_file|registers[11][24]~q  & ( !\Reg_file|registers[8][24]~q  & ( (!\Instruction[16]~input_o  & 
// (((\Instruction[17]~input_o  & \Reg_file|registers[10][24]~q )))) # (\Instruction[16]~input_o  & (\Reg_file|registers[9][24]~q  & (!\Instruction[17]~input_o ))) ) ) )

	.dataa(!\Reg_file|registers[9][24]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[10][24]~q ),
	.datae(!\Reg_file|registers[11][24]~q ),
	.dataf(!\Reg_file|registers[8][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[24]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[24]~142 .extended_lut = "off";
defparam \Reg_file|RD1[24]~142 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Reg_file|RD1[24]~142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N56
dffeas \Reg_file|registers[7][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][24] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N26
dffeas \Reg_file|registers[6][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][24] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N32
dffeas \Reg_file|registers[4][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][24] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N27
cyclonev_lcell_comb \Reg_file|RD1[24]~141 (
// Equation(s):
// \Reg_file|RD1[24]~141_combout  = ( \Reg_file|registers[6][24]~q  & ( \Reg_file|registers[4][24]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & (\Reg_file|registers[5][24]~q )) # (\Instruction[17]~input_o  & 
// ((\Reg_file|registers[7][24]~q )))) ) ) ) # ( !\Reg_file|registers[6][24]~q  & ( \Reg_file|registers[4][24]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|registers[5][24]~q ))) # (\Instruction[17]~input_o  & 
// (((\Instruction[16]~input_o  & \Reg_file|registers[7][24]~q )))) ) ) ) # ( \Reg_file|registers[6][24]~q  & ( !\Reg_file|registers[4][24]~q  & ( (!\Instruction[17]~input_o  & (\Reg_file|registers[5][24]~q  & (\Instruction[16]~input_o ))) # 
// (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|registers[7][24]~q )))) ) ) ) # ( !\Reg_file|registers[6][24]~q  & ( !\Reg_file|registers[4][24]~q  & ( (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// (\Reg_file|registers[5][24]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[7][24]~q ))))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[5][24]~q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[7][24]~q ),
	.datae(!\Reg_file|registers[6][24]~q ),
	.dataf(!\Reg_file|registers[4][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[24]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[24]~141 .extended_lut = "off";
defparam \Reg_file|RD1[24]~141 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Reg_file|RD1[24]~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N29
dffeas \Reg_file|registers[12][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][24] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N11
dffeas \Reg_file|registers[13][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][24] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N35
dffeas \Reg_file|registers[14][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][24] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N9
cyclonev_lcell_comb \Reg_file|RD1[24]~140 (
// Equation(s):
// \Reg_file|RD1[24]~140_combout  = ( \Reg_file|registers[14][24]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[12][24]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[13][24]~q ))))) # 
// (\Instruction[17]~input_o  & (!\Instruction[16]~input_o )) ) ) # ( !\Reg_file|registers[14][24]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[12][24]~q )) # (\Instruction[16]~input_o  & 
// ((\Reg_file|registers[13][24]~q ))))) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[12][24]~q ),
	.datad(!\Reg_file|registers[13][24]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[14][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[24]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[24]~140 .extended_lut = "off";
defparam \Reg_file|RD1[24]~140 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \Reg_file|RD1[24]~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \Reg_file|RD1[24]~144 (
// Equation(s):
// \Reg_file|RD1[24]~144_combout  = ( \Reg_file|RD1[24]~141_combout  & ( \Reg_file|RD1[24]~140_combout  & ( ((!\Instruction[19]~input_o  & (\Reg_file|RD1[24]~143_combout )) # (\Instruction[19]~input_o  & ((\Reg_file|RD1[24]~142_combout )))) # 
// (\Instruction[18]~input_o ) ) ) ) # ( !\Reg_file|RD1[24]~141_combout  & ( \Reg_file|RD1[24]~140_combout  & ( (!\Instruction[19]~input_o  & (\Reg_file|RD1[24]~143_combout  & ((!\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & 
// (((\Instruction[18]~input_o ) # (\Reg_file|RD1[24]~142_combout )))) ) ) ) # ( \Reg_file|RD1[24]~141_combout  & ( !\Reg_file|RD1[24]~140_combout  & ( (!\Instruction[19]~input_o  & (((\Instruction[18]~input_o )) # (\Reg_file|RD1[24]~143_combout ))) # 
// (\Instruction[19]~input_o  & (((\Reg_file|RD1[24]~142_combout  & !\Instruction[18]~input_o )))) ) ) ) # ( !\Reg_file|RD1[24]~141_combout  & ( !\Reg_file|RD1[24]~140_combout  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & 
// (\Reg_file|RD1[24]~143_combout )) # (\Instruction[19]~input_o  & ((\Reg_file|RD1[24]~142_combout ))))) ) ) )

	.dataa(!\Reg_file|RD1[24]~143_combout ),
	.datab(!\Reg_file|RD1[24]~142_combout ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|RD1[24]~141_combout ),
	.dataf(!\Reg_file|RD1[24]~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[24]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[24]~144 .extended_lut = "off";
defparam \Reg_file|RD1[24]~144 .lut_mask = 64'h530053F0530F53FF;
defparam \Reg_file|RD1[24]~144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N33
cyclonev_lcell_comb \PC_Register|Q[24]~feeder (
// Equation(s):
// \PC_Register|Q[24]~feeder_combout  = \PCPlus4|Add0~89_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4|Add0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_Register|Q[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_Register|Q[24]~feeder .extended_lut = "off";
defparam \PC_Register|Q[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_Register|Q[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N35
dffeas \PC_Register|Q[24] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PC_Register|Q[24]~feeder_combout ),
	.asdata(\MemToReg|C[24]~24_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[24] .is_wysiwyg = "true";
defparam \PC_Register|Q[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \PCPlus4|Add0~89 (
// Equation(s):
// \PCPlus4|Add0~89_sumout  = SUM(( \PC_Register|Q [24] ) + ( GND ) + ( \PCPlus4|Add0~86  ))
// \PCPlus4|Add0~90  = CARRY(( \PC_Register|Q [24] ) + ( GND ) + ( \PCPlus4|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~89_sumout ),
	.cout(\PCPlus4|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~89 .extended_lut = "off";
defparam \PCPlus4|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N36
cyclonev_lcell_comb \PCPlus8|Add0~81 (
// Equation(s):
// \PCPlus8|Add0~81_sumout  = SUM(( \PCPlus4|Add0~89_sumout  ) + ( GND ) + ( \PCPlus8|Add0~78  ))
// \PCPlus8|Add0~82  = CARRY(( \PCPlus4|Add0~89_sumout  ) + ( GND ) + ( \PCPlus8|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~81_sumout ),
	.cout(\PCPlus8|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~81 .extended_lut = "off";
defparam \PCPlus8|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N45
cyclonev_lcell_comb \Reg_file|RD1[24]~145 (
// Equation(s):
// \Reg_file|RD1[24]~145_combout  = ( \PCPlus8|Add0~81_sumout  & ( (\Reg_file|RD1[24]~144_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~81_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[24]~144_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(!\Reg_file|RD1[24]~144_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[24]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[24]~145 .extended_lut = "off";
defparam \Reg_file|RD1[24]~145 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Reg_file|RD1[24]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \ALUSrc_ins|C[24]~32 (
// Equation(s):
// \ALUSrc_ins|C[24]~32_combout  = ( \PCPlus8|Add0~81_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[22]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Reg_file|Equal2~0_combout )) # (\Reg_file|RD2[24]~150_combout ))) 
// ) ) # ( !\PCPlus8|Add0~81_sumout  & ( (!\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (((\Instruction[22]~input_o )))) # (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (\Reg_file|RD2[24]~150_combout  & ((!\Reg_file|Equal2~0_combout )))) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datab(!\Reg_file|RD2[24]~150_combout ),
	.datac(!\Instruction[22]~input_o ),
	.datad(!\Reg_file|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[24]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[24]~32 .extended_lut = "off";
defparam \ALUSrc_ins|C[24]~32 .lut_mask = 64'h1B0A1B0A1B5F1B5F;
defparam \ALUSrc_ins|C[24]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \ALU_ins|Mux7~0 (
// Equation(s):
// \ALU_ins|Mux7~0_combout  = ( \ALUSrc_ins|C[24]~32_combout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & (!\ALUSrc_ins|C[2]~1_combout  & \Reg_file|RD1[24]~145_combout )) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// ((!\ALUSrc_ins|C[2]~1_combout ) # (\Reg_file|RD1[24]~145_combout ))) ) ) # ( !\ALUSrc_ins|C[24]~32_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & \Reg_file|RD1[24]~145_combout ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datab(gnd),
	.datac(!\ALUSrc_ins|C[2]~1_combout ),
	.datad(!\Reg_file|RD1[24]~145_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[24]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux7~0 .extended_lut = "off";
defparam \ALU_ins|Mux7~0 .lut_mask = 64'h0055005550F550F5;
defparam \ALU_ins|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \readData[24]~input (
	.i(readData[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[24]~input_o ));
// synopsys translate_off
defparam \readData[24]~input .bus_hold = "false";
defparam \readData[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \ALU_ins|Add0~97 (
// Equation(s):
// \ALU_ins|Add0~97_sumout  = SUM(( \Reg_file|RD1[24]~145_combout  ) + ( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[24]~32_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & 
// (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[24]~32_combout ))))) ) + ( \ALU_ins|Add0~94  ))
// \ALU_ins|Add0~98  = CARRY(( \Reg_file|RD1[24]~145_combout  ) + ( (!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & (!\ALUSrc_ins|C[2]~1_combout  & ((\ALUSrc_ins|C[24]~32_combout )))) # (\CU_Inst|inst_ALU_Deco|ALUControl~0_combout  & 
// (!\CU_Inst|inst_Main_Deco|Decoder0~0_combout  $ (((!\ALUSrc_ins|C[2]~1_combout  & \ALUSrc_ins|C[24]~32_combout ))))) ) + ( \ALU_ins|Add0~94  ))

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datab(!\ALUSrc_ins|C[2]~1_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Decoder0~0_combout ),
	.datad(!\Reg_file|RD1[24]~145_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[24]~32_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~97_sumout ),
	.cout(\ALU_ins|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~97 .extended_lut = "off";
defparam \ALU_ins|Add0~97 .lut_mask = 64'h0000AF63000000FF;
defparam \ALU_ins|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N45
cyclonev_lcell_comb \MemToReg|C[24]~24 (
// Equation(s):
// \MemToReg|C[24]~24_combout  = ( \ALU_ins|Add0~97_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((\ALU_ins|Mux7~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[24]~input_o )))) ) ) # ( !\ALU_ins|Add0~97_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & (\ALU_ins|Mux7~0_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[24]~input_o )))) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datac(!\ALU_ins|Mux7~0_combout ),
	.datad(!\readData[24]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[24]~24 .extended_lut = "off";
defparam \MemToReg|C[24]~24 .lut_mask = 64'h043704378CBF8CBF;
defparam \MemToReg|C[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N14
dffeas \Reg_file|registers[5][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][24] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N15
cyclonev_lcell_comb \Reg_file|RD2[24]~149 (
// Equation(s):
// \Reg_file|RD2[24]~149_combout  = ( \Reg_file|registers[7][24]~q  & ( \Reg_file|registers[6][24]~q  & ( ((!\Instruction[12]~input_o  & ((\Reg_file|registers[4][24]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[5][24]~q ))) # 
// (\Instruction[13]~input_o ) ) ) ) # ( !\Reg_file|registers[7][24]~q  & ( \Reg_file|registers[6][24]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & ((\Reg_file|registers[4][24]~q ))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[5][24]~q )))) # (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )))) ) ) ) # ( \Reg_file|registers[7][24]~q  & ( !\Reg_file|registers[6][24]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[4][24]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[5][24]~q )))) # (\Instruction[13]~input_o  & (((\Instruction[12]~input_o )))) ) ) ) # ( !\Reg_file|registers[7][24]~q  & ( !\Reg_file|registers[6][24]~q  & ( 
// (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & ((\Reg_file|registers[4][24]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[5][24]~q )))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Reg_file|registers[5][24]~q ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[4][24]~q ),
	.datae(!\Reg_file|registers[7][24]~q ),
	.dataf(!\Reg_file|registers[6][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[24]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[24]~149 .extended_lut = "off";
defparam \Reg_file|RD2[24]~149 .lut_mask = 64'h02A207A752F257F7;
defparam \Reg_file|RD2[24]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \Reg_file|RD2[24]~146 (
// Equation(s):
// \Reg_file|RD2[24]~146_combout  = ( \Reg_file|registers[11][24]~q  & ( \Reg_file|registers[8][24]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[10][24]~q )))) # (\Instruction[12]~input_o  & 
// (((\Reg_file|registers[9][24]~q )) # (\Instruction[13]~input_o ))) ) ) ) # ( !\Reg_file|registers[11][24]~q  & ( \Reg_file|registers[8][24]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[10][24]~q )))) # 
// (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & ((\Reg_file|registers[9][24]~q )))) ) ) ) # ( \Reg_file|registers[11][24]~q  & ( !\Reg_file|registers[8][24]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o  & 
// (\Reg_file|registers[10][24]~q ))) # (\Instruction[12]~input_o  & (((\Reg_file|registers[9][24]~q )) # (\Instruction[13]~input_o ))) ) ) ) # ( !\Reg_file|registers[11][24]~q  & ( !\Reg_file|registers[8][24]~q  & ( (!\Instruction[12]~input_o  & 
// (\Instruction[13]~input_o  & (\Reg_file|registers[10][24]~q ))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & ((\Reg_file|registers[9][24]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[10][24]~q ),
	.datad(!\Reg_file|registers[9][24]~q ),
	.datae(!\Reg_file|registers[11][24]~q ),
	.dataf(!\Reg_file|registers[8][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[24]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[24]~146 .extended_lut = "off";
defparam \Reg_file|RD2[24]~146 .lut_mask = 64'h024613578ACE9BDF;
defparam \Reg_file|RD2[24]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N33
cyclonev_lcell_comb \Reg_file|RD2[24]~148 (
// Equation(s):
// \Reg_file|RD2[24]~148_combout  = ( \Reg_file|registers[12][24]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[14][24]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & 
// (\Reg_file|registers[13][24]~q ))) ) ) # ( !\Reg_file|registers[12][24]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o  & ((\Reg_file|registers[14][24]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & 
// (\Reg_file|registers[13][24]~q ))) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[13][24]~q ),
	.datad(!\Reg_file|registers[14][24]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[24]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[24]~148 .extended_lut = "off";
defparam \Reg_file|RD2[24]~148 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file|RD2[24]~148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_lcell_comb \Reg_file|RD2[24]~147 (
// Equation(s):
// \Reg_file|RD2[24]~147_combout  = ( \Reg_file|registers[1][24]~q  & ( \Reg_file|registers[3][24]~q  & ( ((!\Instruction[13]~input_o  & ((\Reg_file|registers[0][24]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[2][24]~q ))) # 
// (\Instruction[12]~input_o ) ) ) ) # ( !\Reg_file|registers[1][24]~q  & ( \Reg_file|registers[3][24]~q  & ( (!\Instruction[13]~input_o  & (!\Instruction[12]~input_o  & ((\Reg_file|registers[0][24]~q )))) # (\Instruction[13]~input_o  & 
// (((\Reg_file|registers[2][24]~q )) # (\Instruction[12]~input_o ))) ) ) ) # ( \Reg_file|registers[1][24]~q  & ( !\Reg_file|registers[3][24]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[0][24]~q )) # (\Instruction[12]~input_o ))) # 
// (\Instruction[13]~input_o  & (!\Instruction[12]~input_o  & (\Reg_file|registers[2][24]~q ))) ) ) ) # ( !\Reg_file|registers[1][24]~q  & ( !\Reg_file|registers[3][24]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// ((\Reg_file|registers[0][24]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[2][24]~q )))) ) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Reg_file|registers[2][24]~q ),
	.datad(!\Reg_file|registers[0][24]~q ),
	.datae(!\Reg_file|registers[1][24]~q ),
	.dataf(!\Reg_file|registers[3][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[24]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[24]~147 .extended_lut = "off";
defparam \Reg_file|RD2[24]~147 .lut_mask = 64'h048C26AE159D37BF;
defparam \Reg_file|RD2[24]~147 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N33
cyclonev_lcell_comb \Reg_file|RD2[24]~150 (
// Equation(s):
// \Reg_file|RD2[24]~150_combout  = ( \Reg_file|RD2[24]~148_combout  & ( \Reg_file|RD2[24]~147_combout  & ( (!\Instruction[14]~input_o  & (((!\Instruction[15]~input_o ) # (\Reg_file|RD2[24]~146_combout )))) # (\Instruction[14]~input_o  & 
// (((\Instruction[15]~input_o )) # (\Reg_file|RD2[24]~149_combout ))) ) ) ) # ( !\Reg_file|RD2[24]~148_combout  & ( \Reg_file|RD2[24]~147_combout  & ( (!\Instruction[14]~input_o  & (((!\Instruction[15]~input_o ) # (\Reg_file|RD2[24]~146_combout )))) # 
// (\Instruction[14]~input_o  & (\Reg_file|RD2[24]~149_combout  & (!\Instruction[15]~input_o ))) ) ) ) # ( \Reg_file|RD2[24]~148_combout  & ( !\Reg_file|RD2[24]~147_combout  & ( (!\Instruction[14]~input_o  & (((\Instruction[15]~input_o  & 
// \Reg_file|RD2[24]~146_combout )))) # (\Instruction[14]~input_o  & (((\Instruction[15]~input_o )) # (\Reg_file|RD2[24]~149_combout ))) ) ) ) # ( !\Reg_file|RD2[24]~148_combout  & ( !\Reg_file|RD2[24]~147_combout  & ( (!\Instruction[14]~input_o  & 
// (((\Instruction[15]~input_o  & \Reg_file|RD2[24]~146_combout )))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[24]~149_combout  & (!\Instruction[15]~input_o ))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Reg_file|RD2[24]~149_combout ),
	.datac(!\Instruction[15]~input_o ),
	.datad(!\Reg_file|RD2[24]~146_combout ),
	.datae(!\Reg_file|RD2[24]~148_combout ),
	.dataf(!\Reg_file|RD2[24]~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[24]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[24]~150 .extended_lut = "off";
defparam \Reg_file|RD2[24]~150 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Reg_file|RD2[24]~150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N39
cyclonev_lcell_comb \Reg_file|RD2[24]~151 (
// Equation(s):
// \Reg_file|RD2[24]~151_combout  = (!\Reg_file|Equal2~0_combout  & (\Reg_file|RD2[24]~150_combout )) # (\Reg_file|Equal2~0_combout  & ((\PCPlus8|Add0~81_sumout )))

	.dataa(!\Reg_file|RD2[24]~150_combout ),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\PCPlus8|Add0~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[24]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[24]~151 .extended_lut = "off";
defparam \Reg_file|RD2[24]~151 .lut_mask = 64'h4747474747474747;
defparam \Reg_file|RD2[24]~151 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \readData[25]~input (
	.i(readData[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[25]~input_o ));
// synopsys translate_off
defparam \readData[25]~input .bus_hold = "false";
defparam \readData[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y4_N50
dffeas \Reg_file|registers[9][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][25] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N8
dffeas \Reg_file|registers[10][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][25] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \Reg_file|registers[8][25]~feeder (
// Equation(s):
// \Reg_file|registers[8][25]~feeder_combout  = ( \MemToReg|C[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[8][25]~feeder .extended_lut = "off";
defparam \Reg_file|registers[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N50
dffeas \Reg_file|registers[8][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][25] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N26
dffeas \Reg_file|registers[11][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][25] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N42
cyclonev_lcell_comb \Reg_file|RD1[25]~148 (
// Equation(s):
// \Reg_file|RD1[25]~148_combout  = ( \Reg_file|registers[8][25]~q  & ( \Reg_file|registers[11][25]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # ((\Reg_file|registers[10][25]~q )))) # (\Instruction[16]~input_o  & 
// (((\Reg_file|registers[9][25]~q )) # (\Instruction[17]~input_o ))) ) ) ) # ( !\Reg_file|registers[8][25]~q  & ( \Reg_file|registers[11][25]~q  & ( (!\Instruction[16]~input_o  & (\Instruction[17]~input_o  & ((\Reg_file|registers[10][25]~q )))) # 
// (\Instruction[16]~input_o  & (((\Reg_file|registers[9][25]~q )) # (\Instruction[17]~input_o ))) ) ) ) # ( \Reg_file|registers[8][25]~q  & ( !\Reg_file|registers[11][25]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o ) # 
// ((\Reg_file|registers[10][25]~q )))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & (\Reg_file|registers[9][25]~q ))) ) ) ) # ( !\Reg_file|registers[8][25]~q  & ( !\Reg_file|registers[11][25]~q  & ( (!\Instruction[16]~input_o  & 
// (\Instruction[17]~input_o  & ((\Reg_file|registers[10][25]~q )))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & (\Reg_file|registers[9][25]~q ))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[9][25]~q ),
	.datad(!\Reg_file|registers[10][25]~q ),
	.datae(!\Reg_file|registers[8][25]~q ),
	.dataf(!\Reg_file|registers[11][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[25]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[25]~148 .extended_lut = "off";
defparam \Reg_file|RD1[25]~148 .lut_mask = 64'h04268CAE15379DBF;
defparam \Reg_file|RD1[25]~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N17
dffeas \Reg_file|registers[2][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][25] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N50
dffeas \Reg_file|registers[1][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][25] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N44
dffeas \Reg_file|registers[3][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][25] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N11
dffeas \Reg_file|registers[0][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][25] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \Reg_file|RD1[25]~149 (
// Equation(s):
// \Reg_file|RD1[25]~149_combout  = ( \Instruction[17]~input_o  & ( \Reg_file|registers[0][25]~q  & ( (!\Instruction[16]~input_o  & (\Reg_file|registers[2][25]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[3][25]~q ))) ) ) ) # ( 
// !\Instruction[17]~input_o  & ( \Reg_file|registers[0][25]~q  & ( (!\Instruction[16]~input_o ) # (\Reg_file|registers[1][25]~q ) ) ) ) # ( \Instruction[17]~input_o  & ( !\Reg_file|registers[0][25]~q  & ( (!\Instruction[16]~input_o  & 
// (\Reg_file|registers[2][25]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[3][25]~q ))) ) ) ) # ( !\Instruction[17]~input_o  & ( !\Reg_file|registers[0][25]~q  & ( (\Instruction[16]~input_o  & \Reg_file|registers[1][25]~q ) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[2][25]~q ),
	.datac(!\Reg_file|registers[1][25]~q ),
	.datad(!\Reg_file|registers[3][25]~q ),
	.datae(!\Instruction[17]~input_o ),
	.dataf(!\Reg_file|registers[0][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[25]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[25]~149 .extended_lut = "off";
defparam \Reg_file|RD1[25]~149 .lut_mask = 64'h05052277AFAF2277;
defparam \Reg_file|RD1[25]~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N44
dffeas \Reg_file|registers[7][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][25] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N14
dffeas \Reg_file|registers[5][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][25] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \Reg_file|registers[4][25]~feeder (
// Equation(s):
// \Reg_file|registers[4][25]~feeder_combout  = ( \MemToReg|C[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[4][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[4][25]~feeder .extended_lut = "off";
defparam \Reg_file|registers[4][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[4][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N56
dffeas \Reg_file|registers[4][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][25] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N53
dffeas \Reg_file|registers[6][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][25] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N9
cyclonev_lcell_comb \Reg_file|RD1[25]~147 (
// Equation(s):
// \Reg_file|RD1[25]~147_combout  = ( \Reg_file|registers[4][25]~q  & ( \Reg_file|registers[6][25]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & ((\Reg_file|registers[5][25]~q ))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[7][25]~q ))) ) ) ) # ( !\Reg_file|registers[4][25]~q  & ( \Reg_file|registers[6][25]~q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|registers[5][25]~q  & \Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & 
// (((!\Instruction[16]~input_o )) # (\Reg_file|registers[7][25]~q ))) ) ) ) # ( \Reg_file|registers[4][25]~q  & ( !\Reg_file|registers[6][25]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|registers[5][25]~q )))) # 
// (\Instruction[17]~input_o  & (\Reg_file|registers[7][25]~q  & ((\Instruction[16]~input_o )))) ) ) ) # ( !\Reg_file|registers[4][25]~q  & ( !\Reg_file|registers[6][25]~q  & ( (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[5][25]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[7][25]~q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[7][25]~q ),
	.datac(!\Reg_file|registers[5][25]~q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|registers[4][25]~q ),
	.dataf(!\Reg_file|registers[6][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[25]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[25]~147 .extended_lut = "off";
defparam \Reg_file|RD1[25]~147 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Reg_file|RD1[25]~147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N2
dffeas \Reg_file|registers[14][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][25] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N8
dffeas \Reg_file|registers[13][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][25] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N26
dffeas \Reg_file|registers[12][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][25] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N6
cyclonev_lcell_comb \Reg_file|RD1[25]~146 (
// Equation(s):
// \Reg_file|RD1[25]~146_combout  = ( \Reg_file|registers[12][25]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # ((\Reg_file|registers[13][25]~q )))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & 
// (\Reg_file|registers[14][25]~q ))) ) ) # ( !\Reg_file|registers[12][25]~q  & ( (!\Instruction[17]~input_o  & (\Instruction[16]~input_o  & ((\Reg_file|registers[13][25]~q )))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & 
// (\Reg_file|registers[14][25]~q ))) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[14][25]~q ),
	.datad(!\Reg_file|registers[13][25]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[25]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[25]~146 .extended_lut = "off";
defparam \Reg_file|RD1[25]~146 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file|RD1[25]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N51
cyclonev_lcell_comb \Reg_file|RD1[25]~150 (
// Equation(s):
// \Reg_file|RD1[25]~150_combout  = ( \Reg_file|RD1[25]~146_combout  & ( \Instruction[18]~input_o  & ( (\Reg_file|RD1[25]~147_combout ) # (\Instruction[19]~input_o ) ) ) ) # ( !\Reg_file|RD1[25]~146_combout  & ( \Instruction[18]~input_o  & ( 
// (!\Instruction[19]~input_o  & \Reg_file|RD1[25]~147_combout ) ) ) ) # ( \Reg_file|RD1[25]~146_combout  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & ((\Reg_file|RD1[25]~149_combout ))) # (\Instruction[19]~input_o  & 
// (\Reg_file|RD1[25]~148_combout )) ) ) ) # ( !\Reg_file|RD1[25]~146_combout  & ( !\Instruction[18]~input_o  & ( (!\Instruction[19]~input_o  & ((\Reg_file|RD1[25]~149_combout ))) # (\Instruction[19]~input_o  & (\Reg_file|RD1[25]~148_combout )) ) ) )

	.dataa(!\Reg_file|RD1[25]~148_combout ),
	.datab(!\Reg_file|RD1[25]~149_combout ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Reg_file|RD1[25]~147_combout ),
	.datae(!\Reg_file|RD1[25]~146_combout ),
	.dataf(!\Instruction[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[25]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[25]~150 .extended_lut = "off";
defparam \Reg_file|RD1[25]~150 .lut_mask = 64'h3535353500F00FFF;
defparam \Reg_file|RD1[25]~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N30
cyclonev_lcell_comb \Reg_file|RD1[25]~151 (
// Equation(s):
// \Reg_file|RD1[25]~151_combout  = ( \PCPlus8|Add0~85_sumout  & ( (\Reg_file|RD1[25]~150_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~85_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[25]~150_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(!\Reg_file|RD1[25]~150_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[25]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[25]~151 .extended_lut = "off";
defparam \Reg_file|RD1[25]~151 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Reg_file|RD1[25]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N39
cyclonev_lcell_comb \ALUSrc_ins|C[25]~33 (
// Equation(s):
// \ALUSrc_ins|C[25]~33_combout  = ( \ALUSrc_ins|C[2]~0_combout  & ( \Instruction[23]~input_o  ) )

	.dataa(!\Instruction[23]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALUSrc_ins|C[2]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[25]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[25]~33 .extended_lut = "off";
defparam \ALUSrc_ins|C[25]~33 .lut_mask = 64'h0000555500005555;
defparam \ALUSrc_ins|C[25]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N3
cyclonev_lcell_comb \Reg_file|RD2[25]~155 (
// Equation(s):
// \Reg_file|RD2[25]~155_combout  = ( \Reg_file|registers[4][25]~q  & ( \Reg_file|registers[5][25]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & ((\Reg_file|registers[6][25]~q ))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[7][25]~q ))) ) ) ) # ( !\Reg_file|registers[4][25]~q  & ( \Reg_file|registers[5][25]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o  & ((\Reg_file|registers[6][25]~q )))) # (\Instruction[12]~input_o  & 
// ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[7][25]~q )))) ) ) ) # ( \Reg_file|registers[4][25]~q  & ( !\Reg_file|registers[5][25]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[6][25]~q )))) # 
// (\Instruction[12]~input_o  & (\Instruction[13]~input_o  & (\Reg_file|registers[7][25]~q ))) ) ) ) # ( !\Reg_file|registers[4][25]~q  & ( !\Reg_file|registers[5][25]~q  & ( (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[6][25]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[7][25]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[7][25]~q ),
	.datad(!\Reg_file|registers[6][25]~q ),
	.datae(!\Reg_file|registers[4][25]~q ),
	.dataf(!\Reg_file|registers[5][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[25]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[25]~155 .extended_lut = "off";
defparam \Reg_file|RD2[25]~155 .lut_mask = 64'h012389AB4567CDEF;
defparam \Reg_file|RD2[25]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N0
cyclonev_lcell_comb \Reg_file|RD2[25]~154 (
// Equation(s):
// \Reg_file|RD2[25]~154_combout  = ( \Reg_file|registers[13][25]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[12][25]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[14][25]~q ))))) # 
// (\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) ) ) # ( !\Reg_file|registers[13][25]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[12][25]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[14][25]~q ))))) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[12][25]~q ),
	.datad(!\Reg_file|registers[14][25]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[13][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[25]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[25]~154 .extended_lut = "off";
defparam \Reg_file|RD2[25]~154 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \Reg_file|RD2[25]~154 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \Reg_file|RD2[25]~153 (
// Equation(s):
// \Reg_file|RD2[25]~153_combout  = ( \Instruction[13]~input_o  & ( \Reg_file|registers[0][25]~q  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[2][25]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[3][25]~q ))) ) ) ) # ( 
// !\Instruction[13]~input_o  & ( \Reg_file|registers[0][25]~q  & ( (!\Instruction[12]~input_o ) # (\Reg_file|registers[1][25]~q ) ) ) ) # ( \Instruction[13]~input_o  & ( !\Reg_file|registers[0][25]~q  & ( (!\Instruction[12]~input_o  & 
// (\Reg_file|registers[2][25]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[3][25]~q ))) ) ) ) # ( !\Instruction[13]~input_o  & ( !\Reg_file|registers[0][25]~q  & ( (\Instruction[12]~input_o  & \Reg_file|registers[1][25]~q ) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[2][25]~q ),
	.datac(!\Reg_file|registers[1][25]~q ),
	.datad(!\Reg_file|registers[3][25]~q ),
	.datae(!\Instruction[13]~input_o ),
	.dataf(!\Reg_file|registers[0][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[25]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[25]~153 .extended_lut = "off";
defparam \Reg_file|RD2[25]~153 .lut_mask = 64'h05052277AFAF2277;
defparam \Reg_file|RD2[25]~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N21
cyclonev_lcell_comb \Reg_file|RD2[25]~152 (
// Equation(s):
// \Reg_file|RD2[25]~152_combout  = ( \Reg_file|registers[8][25]~q  & ( \Reg_file|registers[10][25]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][25]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[11][25]~q )))) ) ) ) # ( !\Reg_file|registers[8][25]~q  & ( \Reg_file|registers[10][25]~q  & ( (!\Instruction[13]~input_o  & (\Reg_file|registers[9][25]~q  & (\Instruction[12]~input_o ))) # (\Instruction[13]~input_o  & 
// (((!\Instruction[12]~input_o ) # (\Reg_file|registers[11][25]~q )))) ) ) ) # ( \Reg_file|registers[8][25]~q  & ( !\Reg_file|registers[10][25]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )) # (\Reg_file|registers[9][25]~q ))) # 
// (\Instruction[13]~input_o  & (((\Instruction[12]~input_o  & \Reg_file|registers[11][25]~q )))) ) ) ) # ( !\Reg_file|registers[8][25]~q  & ( !\Reg_file|registers[10][25]~q  & ( (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// (\Reg_file|registers[9][25]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[11][25]~q ))))) ) ) )

	.dataa(!\Reg_file|registers[9][25]~q ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Instruction[12]~input_o ),
	.datad(!\Reg_file|registers[11][25]~q ),
	.datae(!\Reg_file|registers[8][25]~q ),
	.dataf(!\Reg_file|registers[10][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[25]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[25]~152 .extended_lut = "off";
defparam \Reg_file|RD2[25]~152 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Reg_file|RD2[25]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N30
cyclonev_lcell_comb \Reg_file|RD2[25]~156 (
// Equation(s):
// \Reg_file|RD2[25]~156_combout  = ( \Reg_file|RD2[25]~153_combout  & ( \Reg_file|RD2[25]~152_combout  & ( (!\Instruction[14]~input_o ) # ((!\Instruction[15]~input_o  & (\Reg_file|RD2[25]~155_combout )) # (\Instruction[15]~input_o  & 
// ((\Reg_file|RD2[25]~154_combout )))) ) ) ) # ( !\Reg_file|RD2[25]~153_combout  & ( \Reg_file|RD2[25]~152_combout  & ( (!\Instruction[15]~input_o  & (\Reg_file|RD2[25]~155_combout  & (\Instruction[14]~input_o ))) # (\Instruction[15]~input_o  & 
// (((!\Instruction[14]~input_o ) # (\Reg_file|RD2[25]~154_combout )))) ) ) ) # ( \Reg_file|RD2[25]~153_combout  & ( !\Reg_file|RD2[25]~152_combout  & ( (!\Instruction[15]~input_o  & (((!\Instruction[14]~input_o )) # (\Reg_file|RD2[25]~155_combout ))) # 
// (\Instruction[15]~input_o  & (((\Instruction[14]~input_o  & \Reg_file|RD2[25]~154_combout )))) ) ) ) # ( !\Reg_file|RD2[25]~153_combout  & ( !\Reg_file|RD2[25]~152_combout  & ( (\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & 
// (\Reg_file|RD2[25]~155_combout )) # (\Instruction[15]~input_o  & ((\Reg_file|RD2[25]~154_combout ))))) ) ) )

	.dataa(!\Instruction[15]~input_o ),
	.datab(!\Reg_file|RD2[25]~155_combout ),
	.datac(!\Instruction[14]~input_o ),
	.datad(!\Reg_file|RD2[25]~154_combout ),
	.datae(!\Reg_file|RD2[25]~153_combout ),
	.dataf(!\Reg_file|RD2[25]~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[25]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[25]~156 .extended_lut = "off";
defparam \Reg_file|RD2[25]~156 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Reg_file|RD2[25]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N0
cyclonev_lcell_comb \ALUSrc_ins|C[25]~34 (
// Equation(s):
// \ALUSrc_ins|C[25]~34_combout  = ( \PCPlus8|Add0~85_sumout  & ( ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Reg_file|RD2[25]~156_combout ) # (\Reg_file|Equal2~0_combout )))) # (\ALUSrc_ins|C[25]~33_combout ) ) ) # ( !\PCPlus8|Add0~85_sumout  & ( 
// ((!\Reg_file|Equal2~0_combout  & (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & \Reg_file|RD2[25]~156_combout ))) # (\ALUSrc_ins|C[25]~33_combout ) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(!\ALUSrc_ins|C[25]~33_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datad(!\Reg_file|RD2[25]~156_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[25]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[25]~34 .extended_lut = "off";
defparam \ALUSrc_ins|C[25]~34 .lut_mask = 64'h333B333B373F373F;
defparam \ALUSrc_ins|C[25]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N27
cyclonev_lcell_comb \ALU_ins|Mux6~0 (
// Equation(s):
// \ALU_ins|Mux6~0_combout  = ( \ALUSrc_ins|C[25]~34_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) # (\Reg_file|RD1[25]~151_combout ) ) ) # ( !\ALUSrc_ins|C[25]~34_combout  & ( (\Reg_file|RD1[25]~151_combout  & 
// \CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|RD1[25]~151_combout ),
	.datad(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[25]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux6~0 .extended_lut = "off";
defparam \ALU_ins|Mux6~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \ALU_ins|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \ALU_ins|Add0~101 (
// Equation(s):
// \ALU_ins|Add0~101_sumout  = SUM(( !\ALUSrc_ins|C[25]~34_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \Reg_file|RD1[25]~151_combout  ) + ( \ALU_ins|Add0~98  ))
// \ALU_ins|Add0~102  = CARRY(( !\ALUSrc_ins|C[25]~34_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \Reg_file|RD1[25]~151_combout  ) + ( \ALU_ins|Add0~98  ))

	.dataa(!\Instruction[27]~input_o ),
	.datab(!\Instruction[26]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\ALUSrc_ins|C[25]~34_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[25]~151_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~101_sumout ),
	.cout(\ALU_ins|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~101 .extended_lut = "off";
defparam \ALU_ins|Add0~101 .lut_mask = 64'h0000FF00000008F7;
defparam \ALU_ins|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N24
cyclonev_lcell_comb \MemToReg|C[25]~25 (
// Equation(s):
// \MemToReg|C[25]~25_combout  = ( \ALU_ins|Add0~101_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux6~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (\readData[25]~input_o )) ) ) # ( !\ALU_ins|Add0~101_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (((\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Mux6~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (\readData[25]~input_o )) ) )

	.dataa(!\readData[25]~input_o ),
	.datab(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datad(!\ALU_ins|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[25]~25 .extended_lut = "off";
defparam \MemToReg|C[25]~25 .lut_mask = 64'h111D111DD1DDD1DD;
defparam \MemToReg|C[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N11
dffeas \PC_Register|Q[25] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~93_sumout ),
	.asdata(\MemToReg|C[25]~25_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[25] .is_wysiwyg = "true";
defparam \PC_Register|Q[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N9
cyclonev_lcell_comb \PCPlus4|Add0~93 (
// Equation(s):
// \PCPlus4|Add0~93_sumout  = SUM(( \PC_Register|Q [25] ) + ( GND ) + ( \PCPlus4|Add0~90  ))
// \PCPlus4|Add0~94  = CARRY(( \PC_Register|Q [25] ) + ( GND ) + ( \PCPlus4|Add0~90  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~93_sumout ),
	.cout(\PCPlus4|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~93 .extended_lut = "off";
defparam \PCPlus4|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N39
cyclonev_lcell_comb \PCPlus8|Add0~85 (
// Equation(s):
// \PCPlus8|Add0~85_sumout  = SUM(( \PCPlus4|Add0~93_sumout  ) + ( GND ) + ( \PCPlus8|Add0~82  ))
// \PCPlus8|Add0~86  = CARRY(( \PCPlus4|Add0~93_sumout  ) + ( GND ) + ( \PCPlus8|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~85_sumout ),
	.cout(\PCPlus8|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~85 .extended_lut = "off";
defparam \PCPlus8|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \Reg_file|RD2[25]~157 (
// Equation(s):
// \Reg_file|RD2[25]~157_combout  = ( \Reg_file|Equal2~0_combout  & ( \Reg_file|RD2[25]~156_combout  & ( \PCPlus8|Add0~85_sumout  ) ) ) # ( !\Reg_file|Equal2~0_combout  & ( \Reg_file|RD2[25]~156_combout  ) ) # ( \Reg_file|Equal2~0_combout  & ( 
// !\Reg_file|RD2[25]~156_combout  & ( \PCPlus8|Add0~85_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus8|Add0~85_sumout ),
	.datad(gnd),
	.datae(!\Reg_file|Equal2~0_combout ),
	.dataf(!\Reg_file|RD2[25]~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[25]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[25]~157 .extended_lut = "off";
defparam \Reg_file|RD2[25]~157 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \Reg_file|RD2[25]~157 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \PC_Register|Q[26]~feeder (
// Equation(s):
// \PC_Register|Q[26]~feeder_combout  = \PCPlus4|Add0~97_sumout 

	.dataa(gnd),
	.datab(!\PCPlus4|Add0~97_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_Register|Q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_Register|Q[26]~feeder .extended_lut = "off";
defparam \PC_Register|Q[26]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_Register|Q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N44
dffeas \Reg_file|registers[6][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][26] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N32
dffeas \Reg_file|registers[7][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][26] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N50
dffeas \Reg_file|registers[5][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][26] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N57
cyclonev_lcell_comb \Reg_file|registers[4][26]~feeder (
// Equation(s):
// \Reg_file|registers[4][26]~feeder_combout  = ( \MemToReg|C[26]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[26]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[4][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[4][26]~feeder .extended_lut = "off";
defparam \Reg_file|registers[4][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[4][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N58
dffeas \Reg_file|registers[4][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[4][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][26] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N33
cyclonev_lcell_comb \Reg_file|RD1[26]~153 (
// Equation(s):
// \Reg_file|RD1[26]~153_combout  = ( \Instruction[16]~input_o  & ( \Reg_file|registers[4][26]~q  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[5][26]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[7][26]~q )) ) ) ) # ( 
// !\Instruction[16]~input_o  & ( \Reg_file|registers[4][26]~q  & ( (!\Instruction[17]~input_o ) # (\Reg_file|registers[6][26]~q ) ) ) ) # ( \Instruction[16]~input_o  & ( !\Reg_file|registers[4][26]~q  & ( (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[5][26]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[7][26]~q )) ) ) ) # ( !\Instruction[16]~input_o  & ( !\Reg_file|registers[4][26]~q  & ( (\Reg_file|registers[6][26]~q  & \Instruction[17]~input_o ) ) ) )

	.dataa(!\Reg_file|registers[6][26]~q ),
	.datab(!\Reg_file|registers[7][26]~q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[5][26]~q ),
	.datae(!\Instruction[16]~input_o ),
	.dataf(!\Reg_file|registers[4][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[26]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[26]~153 .extended_lut = "off";
defparam \Reg_file|RD1[26]~153 .lut_mask = 64'h050503F3F5F503F3;
defparam \Reg_file|RD1[26]~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N38
dffeas \Reg_file|registers[14][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][26] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N56
dffeas \Reg_file|registers[13][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][26] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N14
dffeas \Reg_file|registers[12][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][26] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N54
cyclonev_lcell_comb \Reg_file|RD1[26]~152 (
// Equation(s):
// \Reg_file|RD1[26]~152_combout  = ( \Reg_file|registers[12][26]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # ((\Reg_file|registers[13][26]~q )))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & 
// (\Reg_file|registers[14][26]~q ))) ) ) # ( !\Reg_file|registers[12][26]~q  & ( (!\Instruction[17]~input_o  & (\Instruction[16]~input_o  & ((\Reg_file|registers[13][26]~q )))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & 
// (\Reg_file|registers[14][26]~q ))) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[14][26]~q ),
	.datad(!\Reg_file|registers[13][26]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[26]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[26]~152 .extended_lut = "off";
defparam \Reg_file|RD1[26]~152 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file|RD1[26]~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N26
dffeas \Reg_file|registers[10][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][26] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N44
dffeas \Reg_file|registers[9][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][26] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N53
dffeas \Reg_file|registers[8][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][26] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N2
dffeas \Reg_file|registers[11][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][26] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N27
cyclonev_lcell_comb \Reg_file|RD1[26]~154 (
// Equation(s):
// \Reg_file|RD1[26]~154_combout  = ( \Reg_file|registers[11][26]~q  & ( \Instruction[16]~input_o  & ( (\Instruction[17]~input_o ) # (\Reg_file|registers[9][26]~q ) ) ) ) # ( !\Reg_file|registers[11][26]~q  & ( \Instruction[16]~input_o  & ( 
// (\Reg_file|registers[9][26]~q  & !\Instruction[17]~input_o ) ) ) ) # ( \Reg_file|registers[11][26]~q  & ( !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[8][26]~q ))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[10][26]~q )) ) ) ) # ( !\Reg_file|registers[11][26]~q  & ( !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[8][26]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[10][26]~q )) ) ) )

	.dataa(!\Reg_file|registers[10][26]~q ),
	.datab(!\Reg_file|registers[9][26]~q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[8][26]~q ),
	.datae(!\Reg_file|registers[11][26]~q ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[26]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[26]~154 .extended_lut = "off";
defparam \Reg_file|RD1[26]~154 .lut_mask = 64'h05F505F530303F3F;
defparam \Reg_file|RD1[26]~154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N44
dffeas \Reg_file|registers[3][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][26] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N8
dffeas \Reg_file|registers[0][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][26] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N15
cyclonev_lcell_comb \Reg_file|registers[1][26]~feeder (
// Equation(s):
// \Reg_file|registers[1][26]~feeder_combout  = ( \MemToReg|C[26]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[26]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[1][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[1][26]~feeder .extended_lut = "off";
defparam \Reg_file|registers[1][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[1][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N16
dffeas \Reg_file|registers[1][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][26] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N26
dffeas \Reg_file|registers[2][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][26] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N51
cyclonev_lcell_comb \Reg_file|RD1[26]~155 (
// Equation(s):
// \Reg_file|RD1[26]~155_combout  = ( \Reg_file|registers[1][26]~q  & ( \Reg_file|registers[2][26]~q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o ) # (\Reg_file|registers[0][26]~q )))) # (\Instruction[17]~input_o  & 
// (((!\Instruction[16]~input_o )) # (\Reg_file|registers[3][26]~q ))) ) ) ) # ( !\Reg_file|registers[1][26]~q  & ( \Reg_file|registers[2][26]~q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|registers[0][26]~q  & !\Instruction[16]~input_o )))) # 
// (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|registers[3][26]~q ))) ) ) ) # ( \Reg_file|registers[1][26]~q  & ( !\Reg_file|registers[2][26]~q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o ) # 
// (\Reg_file|registers[0][26]~q )))) # (\Instruction[17]~input_o  & (\Reg_file|registers[3][26]~q  & ((\Instruction[16]~input_o )))) ) ) ) # ( !\Reg_file|registers[1][26]~q  & ( !\Reg_file|registers[2][26]~q  & ( (!\Instruction[17]~input_o  & 
// (((\Reg_file|registers[0][26]~q  & !\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & (\Reg_file|registers[3][26]~q  & ((\Instruction[16]~input_o )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[3][26]~q ),
	.datac(!\Reg_file|registers[0][26]~q ),
	.datad(!\Instruction[16]~input_o ),
	.datae(!\Reg_file|registers[1][26]~q ),
	.dataf(!\Reg_file|registers[2][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[26]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[26]~155 .extended_lut = "off";
defparam \Reg_file|RD1[26]~155 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \Reg_file|RD1[26]~155 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \Reg_file|RD1[26]~156 (
// Equation(s):
// \Reg_file|RD1[26]~156_combout  = ( \Reg_file|RD1[26]~154_combout  & ( \Reg_file|RD1[26]~155_combout  & ( (!\Instruction[18]~input_o ) # ((!\Instruction[19]~input_o  & (\Reg_file|RD1[26]~153_combout )) # (\Instruction[19]~input_o  & 
// ((\Reg_file|RD1[26]~152_combout )))) ) ) ) # ( !\Reg_file|RD1[26]~154_combout  & ( \Reg_file|RD1[26]~155_combout  & ( (!\Instruction[19]~input_o  & ((!\Instruction[18]~input_o ) # ((\Reg_file|RD1[26]~153_combout )))) # (\Instruction[19]~input_o  & 
// (\Instruction[18]~input_o  & ((\Reg_file|RD1[26]~152_combout )))) ) ) ) # ( \Reg_file|RD1[26]~154_combout  & ( !\Reg_file|RD1[26]~155_combout  & ( (!\Instruction[19]~input_o  & (\Instruction[18]~input_o  & (\Reg_file|RD1[26]~153_combout ))) # 
// (\Instruction[19]~input_o  & ((!\Instruction[18]~input_o ) # ((\Reg_file|RD1[26]~152_combout )))) ) ) ) # ( !\Reg_file|RD1[26]~154_combout  & ( !\Reg_file|RD1[26]~155_combout  & ( (\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & 
// (\Reg_file|RD1[26]~153_combout )) # (\Instruction[19]~input_o  & ((\Reg_file|RD1[26]~152_combout ))))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|RD1[26]~153_combout ),
	.datad(!\Reg_file|RD1[26]~152_combout ),
	.datae(!\Reg_file|RD1[26]~154_combout ),
	.dataf(!\Reg_file|RD1[26]~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[26]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[26]~156 .extended_lut = "off";
defparam \Reg_file|RD1[26]~156 .lut_mask = 64'h021346578A9BCEDF;
defparam \Reg_file|RD1[26]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N51
cyclonev_lcell_comb \Reg_file|RD1[26]~157 (
// Equation(s):
// \Reg_file|RD1[26]~157_combout  = ( \PCPlus8|Add0~89_sumout  & ( (\Reg_file|RD1[26]~156_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~89_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[26]~156_combout ) ) )

	.dataa(gnd),
	.datab(!\Reg_file|Equal1~0_combout ),
	.datac(!\Reg_file|RD1[26]~156_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[26]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[26]~157 .extended_lut = "off";
defparam \Reg_file|RD1[26]~157 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Reg_file|RD1[26]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N45
cyclonev_lcell_comb \Reg_file|RD2[26]~159 (
// Equation(s):
// \Reg_file|RD2[26]~159_combout  = ( \Reg_file|registers[1][26]~q  & ( \Reg_file|registers[2][26]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o )) # (\Reg_file|registers[0][26]~q ))) # (\Instruction[12]~input_o  & 
// (((!\Instruction[13]~input_o ) # (\Reg_file|registers[3][26]~q )))) ) ) ) # ( !\Reg_file|registers[1][26]~q  & ( \Reg_file|registers[2][26]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o )) # (\Reg_file|registers[0][26]~q ))) # 
// (\Instruction[12]~input_o  & (((\Reg_file|registers[3][26]~q  & \Instruction[13]~input_o )))) ) ) ) # ( \Reg_file|registers[1][26]~q  & ( !\Reg_file|registers[2][26]~q  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[0][26]~q  & 
// ((!\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[3][26]~q )))) ) ) ) # ( !\Reg_file|registers[1][26]~q  & ( !\Reg_file|registers[2][26]~q  & ( (!\Instruction[12]~input_o  & 
// (\Reg_file|registers[0][26]~q  & ((!\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & (((\Reg_file|registers[3][26]~q  & \Instruction[13]~input_o )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[0][26]~q ),
	.datac(!\Reg_file|registers[3][26]~q ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[1][26]~q ),
	.dataf(!\Reg_file|registers[2][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[26]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[26]~159 .extended_lut = "off";
defparam \Reg_file|RD2[26]~159 .lut_mask = 64'h2205770522AF77AF;
defparam \Reg_file|RD2[26]~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N36
cyclonev_lcell_comb \Reg_file|RD2[26]~160 (
// Equation(s):
// \Reg_file|RD2[26]~160_combout  = ( \Reg_file|registers[12][26]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[14][26]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & 
// (\Reg_file|registers[13][26]~q ))) ) ) # ( !\Reg_file|registers[12][26]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o  & ((\Reg_file|registers[14][26]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & 
// (\Reg_file|registers[13][26]~q ))) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[13][26]~q ),
	.datad(!\Reg_file|registers[14][26]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[26]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[26]~160 .extended_lut = "off";
defparam \Reg_file|RD2[26]~160 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file|RD2[26]~160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N6
cyclonev_lcell_comb \Reg_file|RD2[26]~158 (
// Equation(s):
// \Reg_file|RD2[26]~158_combout  = ( \Reg_file|registers[11][26]~q  & ( \Reg_file|registers[8][26]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # (\Reg_file|registers[9][26]~q )))) # (\Instruction[13]~input_o  & 
// (((\Instruction[12]~input_o )) # (\Reg_file|registers[10][26]~q ))) ) ) ) # ( !\Reg_file|registers[11][26]~q  & ( \Reg_file|registers[8][26]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # (\Reg_file|registers[9][26]~q )))) # 
// (\Instruction[13]~input_o  & (\Reg_file|registers[10][26]~q  & ((!\Instruction[12]~input_o )))) ) ) ) # ( \Reg_file|registers[11][26]~q  & ( !\Reg_file|registers[8][26]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[9][26]~q  & 
// \Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & (((\Instruction[12]~input_o )) # (\Reg_file|registers[10][26]~q ))) ) ) ) # ( !\Reg_file|registers[11][26]~q  & ( !\Reg_file|registers[8][26]~q  & ( (!\Instruction[13]~input_o  & 
// (((\Reg_file|registers[9][26]~q  & \Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & (\Reg_file|registers[10][26]~q  & ((!\Instruction[12]~input_o )))) ) ) )

	.dataa(!\Reg_file|registers[10][26]~q ),
	.datab(!\Reg_file|registers[9][26]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Reg_file|registers[11][26]~q ),
	.dataf(!\Reg_file|registers[8][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[26]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[26]~158 .extended_lut = "off";
defparam \Reg_file|RD2[26]~158 .lut_mask = 64'h0530053FF530F53F;
defparam \Reg_file|RD2[26]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N39
cyclonev_lcell_comb \Reg_file|RD2[26]~161 (
// Equation(s):
// \Reg_file|RD2[26]~161_combout  = ( \Reg_file|registers[5][26]~q  & ( \Reg_file|registers[6][26]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o )) # (\Reg_file|registers[4][26]~q ))) # (\Instruction[12]~input_o  & 
// (((!\Instruction[13]~input_o ) # (\Reg_file|registers[7][26]~q )))) ) ) ) # ( !\Reg_file|registers[5][26]~q  & ( \Reg_file|registers[6][26]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o )) # (\Reg_file|registers[4][26]~q ))) # 
// (\Instruction[12]~input_o  & (((\Instruction[13]~input_o  & \Reg_file|registers[7][26]~q )))) ) ) ) # ( \Reg_file|registers[5][26]~q  & ( !\Reg_file|registers[6][26]~q  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[4][26]~q  & 
// (!\Instruction[13]~input_o ))) # (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[7][26]~q )))) ) ) ) # ( !\Reg_file|registers[5][26]~q  & ( !\Reg_file|registers[6][26]~q  & ( (!\Instruction[12]~input_o  & 
// (\Reg_file|registers[4][26]~q  & (!\Instruction[13]~input_o ))) # (\Instruction[12]~input_o  & (((\Instruction[13]~input_o  & \Reg_file|registers[7][26]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[4][26]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[7][26]~q ),
	.datae(!\Reg_file|registers[5][26]~q ),
	.dataf(!\Reg_file|registers[6][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[26]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[26]~161 .extended_lut = "off";
defparam \Reg_file|RD2[26]~161 .lut_mask = 64'h202570752A2F7A7F;
defparam \Reg_file|RD2[26]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N3
cyclonev_lcell_comb \Reg_file|RD2[26]~162 (
// Equation(s):
// \Reg_file|RD2[26]~162_combout  = ( \Reg_file|RD2[26]~158_combout  & ( \Reg_file|RD2[26]~161_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|RD2[26]~159_combout )) # (\Instruction[15]~input_o ))) # (\Instruction[14]~input_o  & 
// ((!\Instruction[15]~input_o ) # ((\Reg_file|RD2[26]~160_combout )))) ) ) ) # ( !\Reg_file|RD2[26]~158_combout  & ( \Reg_file|RD2[26]~161_combout  & ( (!\Instruction[14]~input_o  & (!\Instruction[15]~input_o  & (\Reg_file|RD2[26]~159_combout ))) # 
// (\Instruction[14]~input_o  & ((!\Instruction[15]~input_o ) # ((\Reg_file|RD2[26]~160_combout )))) ) ) ) # ( \Reg_file|RD2[26]~158_combout  & ( !\Reg_file|RD2[26]~161_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|RD2[26]~159_combout )) # 
// (\Instruction[15]~input_o ))) # (\Instruction[14]~input_o  & (\Instruction[15]~input_o  & ((\Reg_file|RD2[26]~160_combout )))) ) ) ) # ( !\Reg_file|RD2[26]~158_combout  & ( !\Reg_file|RD2[26]~161_combout  & ( (!\Instruction[14]~input_o  & 
// (!\Instruction[15]~input_o  & (\Reg_file|RD2[26]~159_combout ))) # (\Instruction[14]~input_o  & (\Instruction[15]~input_o  & ((\Reg_file|RD2[26]~160_combout )))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\Reg_file|RD2[26]~159_combout ),
	.datad(!\Reg_file|RD2[26]~160_combout ),
	.datae(!\Reg_file|RD2[26]~158_combout ),
	.dataf(!\Reg_file|RD2[26]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[26]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[26]~162 .extended_lut = "off";
defparam \Reg_file|RD2[26]~162 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Reg_file|RD2[26]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N12
cyclonev_lcell_comb \ALUSrc_ins|C[26]~35 (
// Equation(s):
// \ALUSrc_ins|C[26]~35_combout  = ( \PCPlus8|Add0~89_sumout  & ( ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Reg_file|RD2[26]~162_combout ) # (\Reg_file|Equal2~0_combout )))) # (\ALUSrc_ins|C[25]~33_combout ) ) ) # ( !\PCPlus8|Add0~89_sumout  & ( 
// ((!\Reg_file|Equal2~0_combout  & (\CU_Inst|inst_Main_Deco|Mux0~0_combout  & \Reg_file|RD2[26]~162_combout ))) # (\ALUSrc_ins|C[25]~33_combout ) ) )

	.dataa(!\ALUSrc_ins|C[25]~33_combout ),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datad(!\Reg_file|RD2[26]~162_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[26]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[26]~35 .extended_lut = "off";
defparam \ALUSrc_ins|C[26]~35 .lut_mask = 64'h555D555D575F575F;
defparam \ALUSrc_ins|C[26]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N51
cyclonev_lcell_comb \ALU_ins|Mux5~0 (
// Equation(s):
// \ALU_ins|Mux5~0_combout  = ( \ALUSrc_ins|C[26]~35_combout  & ( (\Reg_file|RD1[26]~157_combout ) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) ) # ( !\ALUSrc_ins|C[26]~35_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// \Reg_file|RD1[26]~157_combout ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datab(gnd),
	.datac(!\Reg_file|RD1[26]~157_combout ),
	.datad(gnd),
	.datae(!\ALUSrc_ins|C[26]~35_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux5~0 .extended_lut = "off";
defparam \ALU_ins|Mux5~0 .lut_mask = 64'h05055F5F05055F5F;
defparam \ALU_ins|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \readData[26]~input (
	.i(readData[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[26]~input_o ));
// synopsys translate_off
defparam \readData[26]~input .bus_hold = "false";
defparam \readData[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N21
cyclonev_lcell_comb \ALU_ins|Add0~105 (
// Equation(s):
// \ALU_ins|Add0~105_sumout  = SUM(( !\ALUSrc_ins|C[26]~35_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \Reg_file|RD1[26]~157_combout  ) + ( \ALU_ins|Add0~102  ))
// \ALU_ins|Add0~106  = CARRY(( !\ALUSrc_ins|C[26]~35_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \Reg_file|RD1[26]~157_combout  ) + ( \ALU_ins|Add0~102  ))

	.dataa(!\Instruction[27]~input_o ),
	.datab(!\Instruction[26]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\ALUSrc_ins|C[26]~35_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[26]~157_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~105_sumout ),
	.cout(\ALU_ins|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~105 .extended_lut = "off";
defparam \ALU_ins|Add0~105 .lut_mask = 64'h0000FF00000008F7;
defparam \ALU_ins|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N57
cyclonev_lcell_comb \MemToReg|C[26]~26 (
// Equation(s):
// \MemToReg|C[26]~26_combout  = ( \ALU_ins|Add0~105_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout )) # (\ALU_ins|Mux5~0_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[26]~input_o )))) ) ) # ( !\ALU_ins|Add0~105_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\ALU_ins|Mux5~0_combout  & ((\CU_Inst|inst_ALU_Deco|ALUControl~2_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[26]~input_o )))) ) )

	.dataa(!\ALU_ins|Mux5~0_combout ),
	.datab(!\readData[26]~input_o ),
	.datac(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datad(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[26]~26 .extended_lut = "off";
defparam \MemToReg|C[26]~26 .lut_mask = 64'h03530353F353F353;
defparam \MemToReg|C[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N38
dffeas \PC_Register|Q[26] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PC_Register|Q[26]~feeder_combout ),
	.asdata(\MemToReg|C[26]~26_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[26] .is_wysiwyg = "true";
defparam \PC_Register|Q[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \PCPlus4|Add0~97 (
// Equation(s):
// \PCPlus4|Add0~97_sumout  = SUM(( \PC_Register|Q [26] ) + ( GND ) + ( \PCPlus4|Add0~94  ))
// \PCPlus4|Add0~98  = CARRY(( \PC_Register|Q [26] ) + ( GND ) + ( \PCPlus4|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~97_sumout ),
	.cout(\PCPlus4|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~97 .extended_lut = "off";
defparam \PCPlus4|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N42
cyclonev_lcell_comb \PCPlus8|Add0~89 (
// Equation(s):
// \PCPlus8|Add0~89_sumout  = SUM(( \PCPlus4|Add0~97_sumout  ) + ( GND ) + ( \PCPlus8|Add0~86  ))
// \PCPlus8|Add0~90  = CARRY(( \PCPlus4|Add0~97_sumout  ) + ( GND ) + ( \PCPlus8|Add0~86  ))

	.dataa(gnd),
	.datab(!\PCPlus4|Add0~97_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~89_sumout ),
	.cout(\PCPlus8|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~89 .extended_lut = "off";
defparam \PCPlus8|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus8|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N15
cyclonev_lcell_comb \Reg_file|RD2[26]~163 (
// Equation(s):
// \Reg_file|RD2[26]~163_combout  = (!\Reg_file|Equal2~0_combout  & ((\Reg_file|RD2[26]~162_combout ))) # (\Reg_file|Equal2~0_combout  & (\PCPlus8|Add0~89_sumout ))

	.dataa(gnd),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\PCPlus8|Add0~89_sumout ),
	.datad(!\Reg_file|RD2[26]~162_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[26]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[26]~163 .extended_lut = "off";
defparam \Reg_file|RD2[26]~163 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \Reg_file|RD2[26]~163 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \readData[27]~input (
	.i(readData[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[27]~input_o ));
// synopsys translate_off
defparam \readData[27]~input .bus_hold = "false";
defparam \readData[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y9_N17
dffeas \PC_Register|Q[27] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~101_sumout ),
	.asdata(\MemToReg|C[27]~27_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[27] .is_wysiwyg = "true";
defparam \PC_Register|Q[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N15
cyclonev_lcell_comb \PCPlus4|Add0~101 (
// Equation(s):
// \PCPlus4|Add0~101_sumout  = SUM(( \PC_Register|Q [27] ) + ( GND ) + ( \PCPlus4|Add0~98  ))
// \PCPlus4|Add0~102  = CARRY(( \PC_Register|Q [27] ) + ( GND ) + ( \PCPlus4|Add0~98  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~101_sumout ),
	.cout(\PCPlus4|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~101 .extended_lut = "off";
defparam \PCPlus4|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N45
cyclonev_lcell_comb \PCPlus8|Add0~93 (
// Equation(s):
// \PCPlus8|Add0~93_sumout  = SUM(( \PCPlus4|Add0~101_sumout  ) + ( GND ) + ( \PCPlus8|Add0~90  ))
// \PCPlus8|Add0~94  = CARRY(( \PCPlus4|Add0~101_sumout  ) + ( GND ) + ( \PCPlus8|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~93_sumout ),
	.cout(\PCPlus8|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~93 .extended_lut = "off";
defparam \PCPlus8|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N41
dffeas \Reg_file|registers[14][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][27] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N58
dffeas \Reg_file|registers[13][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][27] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N20
dffeas \Reg_file|registers[12][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][27] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N57
cyclonev_lcell_comb \Reg_file|RD1[27]~158 (
// Equation(s):
// \Reg_file|RD1[27]~158_combout  = ( \Reg_file|registers[12][27]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o ) # ((\Reg_file|registers[13][27]~q )))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & 
// (\Reg_file|registers[14][27]~q ))) ) ) # ( !\Reg_file|registers[12][27]~q  & ( (!\Instruction[17]~input_o  & (\Instruction[16]~input_o  & ((\Reg_file|registers[13][27]~q )))) # (\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & 
// (\Reg_file|registers[14][27]~q ))) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[14][27]~q ),
	.datad(!\Reg_file|registers[13][27]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[27]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[27]~158 .extended_lut = "off";
defparam \Reg_file|RD1[27]~158 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file|RD1[27]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \Reg_file|registers[11][27]~feeder (
// Equation(s):
// \Reg_file|registers[11][27]~feeder_combout  = ( \MemToReg|C[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[11][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[11][27]~feeder .extended_lut = "off";
defparam \Reg_file|registers[11][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[11][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N35
dffeas \Reg_file|registers[11][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[11][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][27] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \Reg_file|registers[9][27]~feeder (
// Equation(s):
// \Reg_file|registers[9][27]~feeder_combout  = ( \MemToReg|C[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[9][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[9][27]~feeder .extended_lut = "off";
defparam \Reg_file|registers[9][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[9][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N14
dffeas \Reg_file|registers[9][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][27] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \Reg_file|registers[10][27]~feeder (
// Equation(s):
// \Reg_file|registers[10][27]~feeder_combout  = ( \MemToReg|C[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[10][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[10][27]~feeder .extended_lut = "off";
defparam \Reg_file|registers[10][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[10][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N11
dffeas \Reg_file|registers[10][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[10][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][27] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \Reg_file|registers[8][27]~feeder (
// Equation(s):
// \Reg_file|registers[8][27]~feeder_combout  = ( \MemToReg|C[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[8][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[8][27]~feeder .extended_lut = "off";
defparam \Reg_file|registers[8][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[8][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N13
dffeas \Reg_file|registers[8][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][27] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \Reg_file|RD1[27]~160 (
// Equation(s):
// \Reg_file|RD1[27]~160_combout  = ( \Instruction[16]~input_o  & ( \Reg_file|registers[8][27]~q  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[9][27]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[11][27]~q )) ) ) ) # ( 
// !\Instruction[16]~input_o  & ( \Reg_file|registers[8][27]~q  & ( (!\Instruction[17]~input_o ) # (\Reg_file|registers[10][27]~q ) ) ) ) # ( \Instruction[16]~input_o  & ( !\Reg_file|registers[8][27]~q  & ( (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[9][27]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[11][27]~q )) ) ) ) # ( !\Instruction[16]~input_o  & ( !\Reg_file|registers[8][27]~q  & ( (\Instruction[17]~input_o  & \Reg_file|registers[10][27]~q ) ) ) )

	.dataa(!\Reg_file|registers[11][27]~q ),
	.datab(!\Reg_file|registers[9][27]~q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[10][27]~q ),
	.datae(!\Instruction[16]~input_o ),
	.dataf(!\Reg_file|registers[8][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[27]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[27]~160 .extended_lut = "off";
defparam \Reg_file|RD1[27]~160 .lut_mask = 64'h000F3535F0FF3535;
defparam \Reg_file|RD1[27]~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N8
dffeas \Reg_file|registers[6][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][27] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N5
dffeas \Reg_file|registers[4][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][27] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N41
dffeas \Reg_file|registers[7][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][27] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \Reg_file|RD1[27]~159 (
// Equation(s):
// \Reg_file|RD1[27]~159_combout  = ( \Reg_file|registers[4][27]~q  & ( \Reg_file|registers[7][27]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # (\Reg_file|registers[6][27]~q ))) # (\Instruction[16]~input_o  & 
// (((\Instruction[17]~input_o ) # (\Reg_file|registers[5][27]~q )))) ) ) ) # ( !\Reg_file|registers[4][27]~q  & ( \Reg_file|registers[7][27]~q  & ( (!\Instruction[16]~input_o  & (\Reg_file|registers[6][27]~q  & ((\Instruction[17]~input_o )))) # 
// (\Instruction[16]~input_o  & (((\Instruction[17]~input_o ) # (\Reg_file|registers[5][27]~q )))) ) ) ) # ( \Reg_file|registers[4][27]~q  & ( !\Reg_file|registers[7][27]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )) # 
// (\Reg_file|registers[6][27]~q ))) # (\Instruction[16]~input_o  & (((\Reg_file|registers[5][27]~q  & !\Instruction[17]~input_o )))) ) ) ) # ( !\Reg_file|registers[4][27]~q  & ( !\Reg_file|registers[7][27]~q  & ( (!\Instruction[16]~input_o  & 
// (\Reg_file|registers[6][27]~q  & ((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & (((\Reg_file|registers[5][27]~q  & !\Instruction[17]~input_o )))) ) ) )

	.dataa(!\Reg_file|registers[6][27]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[5][27]~q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[4][27]~q ),
	.dataf(!\Reg_file|registers[7][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[27]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[27]~159 .extended_lut = "off";
defparam \Reg_file|RD1[27]~159 .lut_mask = 64'h0344CF440377CF77;
defparam \Reg_file|RD1[27]~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N20
dffeas \Reg_file|registers[3][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][27] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N17
dffeas \Reg_file|registers[0][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][27] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N50
dffeas \Reg_file|registers[2][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][27] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \Reg_file|registers[1][27]~feeder (
// Equation(s):
// \Reg_file|registers[1][27]~feeder_combout  = ( \MemToReg|C[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[1][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[1][27]~feeder .extended_lut = "off";
defparam \Reg_file|registers[1][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[1][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N53
dffeas \Reg_file|registers[1][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[1][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][27] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N27
cyclonev_lcell_comb \Reg_file|RD1[27]~161 (
// Equation(s):
// \Reg_file|RD1[27]~161_combout  = ( \Instruction[17]~input_o  & ( \Reg_file|registers[1][27]~q  & ( (!\Instruction[16]~input_o  & ((\Reg_file|registers[2][27]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[3][27]~q )) ) ) ) # ( 
// !\Instruction[17]~input_o  & ( \Reg_file|registers[1][27]~q  & ( (\Reg_file|registers[0][27]~q ) # (\Instruction[16]~input_o ) ) ) ) # ( \Instruction[17]~input_o  & ( !\Reg_file|registers[1][27]~q  & ( (!\Instruction[16]~input_o  & 
// ((\Reg_file|registers[2][27]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[3][27]~q )) ) ) ) # ( !\Instruction[17]~input_o  & ( !\Reg_file|registers[1][27]~q  & ( (!\Instruction[16]~input_o  & \Reg_file|registers[0][27]~q ) ) ) )

	.dataa(!\Reg_file|registers[3][27]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[0][27]~q ),
	.datad(!\Reg_file|registers[2][27]~q ),
	.datae(!\Instruction[17]~input_o ),
	.dataf(!\Reg_file|registers[1][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[27]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[27]~161 .extended_lut = "off";
defparam \Reg_file|RD1[27]~161 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \Reg_file|RD1[27]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N21
cyclonev_lcell_comb \Reg_file|RD1[27]~162 (
// Equation(s):
// \Reg_file|RD1[27]~162_combout  = ( \Reg_file|RD1[27]~159_combout  & ( \Reg_file|RD1[27]~161_combout  & ( (!\Instruction[19]~input_o ) # ((!\Instruction[18]~input_o  & ((\Reg_file|RD1[27]~160_combout ))) # (\Instruction[18]~input_o  & 
// (\Reg_file|RD1[27]~158_combout ))) ) ) ) # ( !\Reg_file|RD1[27]~159_combout  & ( \Reg_file|RD1[27]~161_combout  & ( (!\Instruction[18]~input_o  & ((!\Instruction[19]~input_o ) # ((\Reg_file|RD1[27]~160_combout )))) # (\Instruction[18]~input_o  & 
// (\Instruction[19]~input_o  & (\Reg_file|RD1[27]~158_combout ))) ) ) ) # ( \Reg_file|RD1[27]~159_combout  & ( !\Reg_file|RD1[27]~161_combout  & ( (!\Instruction[18]~input_o  & (\Instruction[19]~input_o  & ((\Reg_file|RD1[27]~160_combout )))) # 
// (\Instruction[18]~input_o  & ((!\Instruction[19]~input_o ) # ((\Reg_file|RD1[27]~158_combout )))) ) ) ) # ( !\Reg_file|RD1[27]~159_combout  & ( !\Reg_file|RD1[27]~161_combout  & ( (\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & 
// ((\Reg_file|RD1[27]~160_combout ))) # (\Instruction[18]~input_o  & (\Reg_file|RD1[27]~158_combout )))) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Instruction[19]~input_o ),
	.datac(!\Reg_file|RD1[27]~158_combout ),
	.datad(!\Reg_file|RD1[27]~160_combout ),
	.datae(!\Reg_file|RD1[27]~159_combout ),
	.dataf(!\Reg_file|RD1[27]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[27]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[27]~162 .extended_lut = "off";
defparam \Reg_file|RD1[27]~162 .lut_mask = 64'h0123456789ABCDEF;
defparam \Reg_file|RD1[27]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N6
cyclonev_lcell_comb \Reg_file|RD1[27]~163 (
// Equation(s):
// \Reg_file|RD1[27]~163_combout  = ( \Reg_file|RD1[27]~162_combout  & ( (!\Reg_file|Equal1~0_combout ) # (\PCPlus8|Add0~93_sumout ) ) ) # ( !\Reg_file|RD1[27]~162_combout  & ( (\Reg_file|Equal1~0_combout  & \PCPlus8|Add0~93_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(!\PCPlus8|Add0~93_sumout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[27]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[27]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[27]~163 .extended_lut = "off";
defparam \Reg_file|RD1[27]~163 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Reg_file|RD1[27]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N9
cyclonev_lcell_comb \ALUSrc_ins|C[27]~36 (
// Equation(s):
// \ALUSrc_ins|C[27]~36_combout  = ( \Reg_file|RD2[27]~168_combout  & ( ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((!\Reg_file|Equal2~0_combout ) # (\PCPlus8|Add0~93_sumout )))) # (\ALUSrc_ins|C[25]~33_combout ) ) ) # ( !\Reg_file|RD2[27]~168_combout  & ( 
// ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (\Reg_file|Equal2~0_combout  & \PCPlus8|Add0~93_sumout ))) # (\ALUSrc_ins|C[25]~33_combout ) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\ALUSrc_ins|C[25]~33_combout ),
	.datad(!\PCPlus8|Add0~93_sumout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD2[27]~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[27]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[27]~36 .extended_lut = "off";
defparam \ALUSrc_ins|C[27]~36 .lut_mask = 64'h0F1F0F1F4F5F4F5F;
defparam \ALUSrc_ins|C[27]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N27
cyclonev_lcell_comb \ALU_ins|Mux4~0 (
// Equation(s):
// \ALU_ins|Mux4~0_combout  = ( \Reg_file|RD1[27]~163_combout  & ( \ALUSrc_ins|C[27]~36_combout  ) ) # ( !\Reg_file|RD1[27]~163_combout  & ( \ALUSrc_ins|C[27]~36_combout  & ( \CU_Inst|inst_ALU_Deco|ALUControl~1_combout  ) ) ) # ( 
// \Reg_file|RD1[27]~163_combout  & ( !\ALUSrc_ins|C[27]~36_combout  & ( \CU_Inst|inst_ALU_Deco|ALUControl~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datad(gnd),
	.datae(!\Reg_file|RD1[27]~163_combout ),
	.dataf(!\ALUSrc_ins|C[27]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux4~0 .extended_lut = "off";
defparam \ALU_ins|Mux4~0 .lut_mask = 64'h00000F0F0F0FFFFF;
defparam \ALU_ins|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \ALU_ins|Add0~109 (
// Equation(s):
// \ALU_ins|Add0~109_sumout  = SUM(( \Reg_file|RD1[27]~163_combout  ) + ( !\ALUSrc_ins|C[27]~36_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \ALU_ins|Add0~106  ))
// \ALU_ins|Add0~110  = CARRY(( \Reg_file|RD1[27]~163_combout  ) + ( !\ALUSrc_ins|C[27]~36_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \ALU_ins|Add0~106  ))

	.dataa(!\Instruction[27]~input_o ),
	.datab(!\Instruction[26]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\Reg_file|RD1[27]~163_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[27]~36_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~109_sumout ),
	.cout(\ALU_ins|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~109 .extended_lut = "off";
defparam \ALU_ins|Add0~109 .lut_mask = 64'h0000F708000000FF;
defparam \ALU_ins|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \MemToReg|C[27]~27 (
// Equation(s):
// \MemToReg|C[27]~27_combout  = ( \ALU_ins|Add0~109_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((\ALU_ins|Mux4~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[27]~input_o )))) ) ) # ( !\ALU_ins|Add0~109_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ((\ALU_ins|Mux4~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[27]~input_o )))) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datac(!\readData[27]~input_o ),
	.datad(!\ALU_ins|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[27]~27 .extended_lut = "off";
defparam \MemToReg|C[27]~27 .lut_mask = 64'h034703478BCF8BCF;
defparam \MemToReg|C[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \Reg_file|registers[5][27]~feeder (
// Equation(s):
// \Reg_file|registers[5][27]~feeder_combout  = ( \MemToReg|C[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[5][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[5][27]~feeder .extended_lut = "off";
defparam \Reg_file|registers[5][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[5][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N38
dffeas \Reg_file|registers[5][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][27] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N9
cyclonev_lcell_comb \Reg_file|RD2[27]~167 (
// Equation(s):
// \Reg_file|RD2[27]~167_combout  = ( \Reg_file|registers[4][27]~q  & ( \Reg_file|registers[7][27]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[6][27]~q )))) # (\Instruction[12]~input_o  & 
// (((\Instruction[13]~input_o )) # (\Reg_file|registers[5][27]~q ))) ) ) ) # ( !\Reg_file|registers[4][27]~q  & ( \Reg_file|registers[7][27]~q  & ( (!\Instruction[12]~input_o  & (((\Reg_file|registers[6][27]~q  & \Instruction[13]~input_o )))) # 
// (\Instruction[12]~input_o  & (((\Instruction[13]~input_o )) # (\Reg_file|registers[5][27]~q ))) ) ) ) # ( \Reg_file|registers[4][27]~q  & ( !\Reg_file|registers[7][27]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # 
// (\Reg_file|registers[6][27]~q )))) # (\Instruction[12]~input_o  & (\Reg_file|registers[5][27]~q  & ((!\Instruction[13]~input_o )))) ) ) ) # ( !\Reg_file|registers[4][27]~q  & ( !\Reg_file|registers[7][27]~q  & ( (!\Instruction[12]~input_o  & 
// (((\Reg_file|registers[6][27]~q  & \Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & (\Reg_file|registers[5][27]~q  & ((!\Instruction[13]~input_o )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[5][27]~q ),
	.datac(!\Reg_file|registers[6][27]~q ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[4][27]~q ),
	.dataf(!\Reg_file|registers[7][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[27]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[27]~167 .extended_lut = "off";
defparam \Reg_file|RD2[27]~167 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \Reg_file|RD2[27]~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N39
cyclonev_lcell_comb \Reg_file|RD2[27]~166 (
// Equation(s):
// \Reg_file|RD2[27]~166_combout  = ( \Reg_file|registers[12][27]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[14][27]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & 
// (\Reg_file|registers[13][27]~q ))) ) ) # ( !\Reg_file|registers[12][27]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o  & ((\Reg_file|registers[14][27]~q )))) # (\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & 
// (\Reg_file|registers[13][27]~q ))) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[13][27]~q ),
	.datad(!\Reg_file|registers[14][27]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[12][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[27]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[27]~166 .extended_lut = "off";
defparam \Reg_file|RD2[27]~166 .lut_mask = 64'h042604268CAE8CAE;
defparam \Reg_file|RD2[27]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N21
cyclonev_lcell_comb \Reg_file|RD2[27]~165 (
// Equation(s):
// \Reg_file|RD2[27]~165_combout  = ( \Instruction[12]~input_o  & ( \Reg_file|registers[1][27]~q  & ( (!\Instruction[13]~input_o ) # (\Reg_file|registers[3][27]~q ) ) ) ) # ( !\Instruction[12]~input_o  & ( \Reg_file|registers[1][27]~q  & ( 
// (!\Instruction[13]~input_o  & (\Reg_file|registers[0][27]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[2][27]~q ))) ) ) ) # ( \Instruction[12]~input_o  & ( !\Reg_file|registers[1][27]~q  & ( (\Reg_file|registers[3][27]~q  & 
// \Instruction[13]~input_o ) ) ) ) # ( !\Instruction[12]~input_o  & ( !\Reg_file|registers[1][27]~q  & ( (!\Instruction[13]~input_o  & (\Reg_file|registers[0][27]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[2][27]~q ))) ) ) )

	.dataa(!\Reg_file|registers[3][27]~q ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[0][27]~q ),
	.datad(!\Reg_file|registers[2][27]~q ),
	.datae(!\Instruction[12]~input_o ),
	.dataf(!\Reg_file|registers[1][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[27]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[27]~165 .extended_lut = "off";
defparam \Reg_file|RD2[27]~165 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \Reg_file|RD2[27]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \Reg_file|RD2[27]~164 (
// Equation(s):
// \Reg_file|RD2[27]~164_combout  = ( \Reg_file|registers[10][27]~q  & ( \Reg_file|registers[9][27]~q  & ( (!\Instruction[12]~input_o  & (((\Reg_file|registers[8][27]~q )) # (\Instruction[13]~input_o ))) # (\Instruction[12]~input_o  & 
// ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[11][27]~q )))) ) ) ) # ( !\Reg_file|registers[10][27]~q  & ( \Reg_file|registers[9][27]~q  & ( (!\Instruction[12]~input_o  & (!\Instruction[13]~input_o  & ((\Reg_file|registers[8][27]~q )))) # 
// (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[11][27]~q )))) ) ) ) # ( \Reg_file|registers[10][27]~q  & ( !\Reg_file|registers[9][27]~q  & ( (!\Instruction[12]~input_o  & (((\Reg_file|registers[8][27]~q )) # 
// (\Instruction[13]~input_o ))) # (\Instruction[12]~input_o  & (\Instruction[13]~input_o  & (\Reg_file|registers[11][27]~q ))) ) ) ) # ( !\Reg_file|registers[10][27]~q  & ( !\Reg_file|registers[9][27]~q  & ( (!\Instruction[12]~input_o  & 
// (!\Instruction[13]~input_o  & ((\Reg_file|registers[8][27]~q )))) # (\Instruction[12]~input_o  & (\Instruction[13]~input_o  & (\Reg_file|registers[11][27]~q ))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[11][27]~q ),
	.datad(!\Reg_file|registers[8][27]~q ),
	.datae(!\Reg_file|registers[10][27]~q ),
	.dataf(!\Reg_file|registers[9][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[27]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[27]~164 .extended_lut = "off";
defparam \Reg_file|RD2[27]~164 .lut_mask = 64'h018923AB45CD67EF;
defparam \Reg_file|RD2[27]~164 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N57
cyclonev_lcell_comb \Reg_file|RD2[27]~168 (
// Equation(s):
// \Reg_file|RD2[27]~168_combout  = ( \Reg_file|RD2[27]~165_combout  & ( \Reg_file|RD2[27]~164_combout  & ( (!\Instruction[14]~input_o ) # ((!\Instruction[15]~input_o  & (\Reg_file|RD2[27]~167_combout )) # (\Instruction[15]~input_o  & 
// ((\Reg_file|RD2[27]~166_combout )))) ) ) ) # ( !\Reg_file|RD2[27]~165_combout  & ( \Reg_file|RD2[27]~164_combout  & ( (!\Instruction[14]~input_o  & (((\Instruction[15]~input_o )))) # (\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & 
// (\Reg_file|RD2[27]~167_combout )) # (\Instruction[15]~input_o  & ((\Reg_file|RD2[27]~166_combout ))))) ) ) ) # ( \Reg_file|RD2[27]~165_combout  & ( !\Reg_file|RD2[27]~164_combout  & ( (!\Instruction[14]~input_o  & (((!\Instruction[15]~input_o )))) # 
// (\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & (\Reg_file|RD2[27]~167_combout )) # (\Instruction[15]~input_o  & ((\Reg_file|RD2[27]~166_combout ))))) ) ) ) # ( !\Reg_file|RD2[27]~165_combout  & ( !\Reg_file|RD2[27]~164_combout  & ( 
// (\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & (\Reg_file|RD2[27]~167_combout )) # (\Instruction[15]~input_o  & ((\Reg_file|RD2[27]~166_combout ))))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Reg_file|RD2[27]~167_combout ),
	.datac(!\Instruction[15]~input_o ),
	.datad(!\Reg_file|RD2[27]~166_combout ),
	.datae(!\Reg_file|RD2[27]~165_combout ),
	.dataf(!\Reg_file|RD2[27]~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[27]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[27]~168 .extended_lut = "off";
defparam \Reg_file|RD2[27]~168 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Reg_file|RD2[27]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N15
cyclonev_lcell_comb \Reg_file|RD2[27]~169 (
// Equation(s):
// \Reg_file|RD2[27]~169_combout  = ( \Reg_file|Equal2~0_combout  & ( \PCPlus8|Add0~93_sumout  ) ) # ( !\Reg_file|Equal2~0_combout  & ( \PCPlus8|Add0~93_sumout  & ( \Reg_file|RD2[27]~168_combout  ) ) ) # ( !\Reg_file|Equal2~0_combout  & ( 
// !\PCPlus8|Add0~93_sumout  & ( \Reg_file|RD2[27]~168_combout  ) ) )

	.dataa(!\Reg_file|RD2[27]~168_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Reg_file|Equal2~0_combout ),
	.dataf(!\PCPlus8|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[27]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[27]~169 .extended_lut = "off";
defparam \Reg_file|RD2[27]~169 .lut_mask = 64'h555500005555FFFF;
defparam \Reg_file|RD2[27]~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N45
cyclonev_lcell_comb \PC_Register|Q[28]~feeder (
// Equation(s):
// \PC_Register|Q[28]~feeder_combout  = \PCPlus4|Add0~105_sumout 

	.dataa(!\PCPlus4|Add0~105_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_Register|Q[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_Register|Q[28]~feeder .extended_lut = "off";
defparam \PC_Register|Q[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_Register|Q[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \readData[28]~input (
	.i(readData[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[28]~input_o ));
// synopsys translate_off
defparam \readData[28]~input .bus_hold = "false";
defparam \readData[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y7_N26
dffeas \Reg_file|registers[6][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][28] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N11
dffeas \Reg_file|registers[4][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][28] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N14
dffeas \Reg_file|registers[7][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][28] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \Reg_file|registers[5][28]~feeder (
// Equation(s):
// \Reg_file|registers[5][28]~feeder_combout  = ( \MemToReg|C[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[5][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[5][28]~feeder .extended_lut = "off";
defparam \Reg_file|registers[5][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[5][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N44
dffeas \Reg_file|registers[5][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[5][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][28] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N57
cyclonev_lcell_comb \Reg_file|RD1[28]~165 (
// Equation(s):
// \Reg_file|RD1[28]~165_combout  = ( \Reg_file|registers[7][28]~q  & ( \Reg_file|registers[5][28]~q  & ( ((!\Instruction[17]~input_o  & ((\Reg_file|registers[4][28]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[6][28]~q ))) # 
// (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|registers[7][28]~q  & ( \Reg_file|registers[5][28]~q  & ( (!\Instruction[17]~input_o  & (((\Reg_file|registers[4][28]~q )) # (\Instruction[16]~input_o ))) # (\Instruction[17]~input_o  & 
// (!\Instruction[16]~input_o  & (\Reg_file|registers[6][28]~q ))) ) ) ) # ( \Reg_file|registers[7][28]~q  & ( !\Reg_file|registers[5][28]~q  & ( (!\Instruction[17]~input_o  & (!\Instruction[16]~input_o  & ((\Reg_file|registers[4][28]~q )))) # 
// (\Instruction[17]~input_o  & (((\Reg_file|registers[6][28]~q )) # (\Instruction[16]~input_o ))) ) ) ) # ( !\Reg_file|registers[7][28]~q  & ( !\Reg_file|registers[5][28]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[4][28]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[6][28]~q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[6][28]~q ),
	.datad(!\Reg_file|registers[4][28]~q ),
	.datae(!\Reg_file|registers[7][28]~q ),
	.dataf(!\Reg_file|registers[5][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[28]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[28]~165 .extended_lut = "off";
defparam \Reg_file|RD1[28]~165 .lut_mask = 64'h048C159D26AE37BF;
defparam \Reg_file|RD1[28]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N27
cyclonev_lcell_comb \Reg_file|registers[12][28]~feeder (
// Equation(s):
// \Reg_file|registers[12][28]~feeder_combout  = ( \MemToReg|C[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[12][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[12][28]~feeder .extended_lut = "off";
defparam \Reg_file|registers[12][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[12][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N29
dffeas \Reg_file|registers[12][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[12][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][28] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \Reg_file|registers[13][28]~feeder (
// Equation(s):
// \Reg_file|registers[13][28]~feeder_combout  = ( \MemToReg|C[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[13][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[13][28]~feeder .extended_lut = "off";
defparam \Reg_file|registers[13][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[13][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N56
dffeas \Reg_file|registers[13][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[13][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][28] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \Reg_file|registers[14][28]~feeder (
// Equation(s):
// \Reg_file|registers[14][28]~feeder_combout  = ( \MemToReg|C[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[14][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[14][28]~feeder .extended_lut = "off";
defparam \Reg_file|registers[14][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[14][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N20
dffeas \Reg_file|registers[14][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[14][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][28] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N45
cyclonev_lcell_comb \Reg_file|RD1[28]~164 (
// Equation(s):
// \Reg_file|RD1[28]~164_combout  = ( \Reg_file|registers[13][28]~q  & ( \Reg_file|registers[14][28]~q  & ( (!\Instruction[16]~input_o  & ((\Instruction[17]~input_o ) # (\Reg_file|registers[12][28]~q ))) # (\Instruction[16]~input_o  & 
// ((!\Instruction[17]~input_o ))) ) ) ) # ( !\Reg_file|registers[13][28]~q  & ( \Reg_file|registers[14][28]~q  & ( (!\Instruction[16]~input_o  & ((\Instruction[17]~input_o ) # (\Reg_file|registers[12][28]~q ))) ) ) ) # ( \Reg_file|registers[13][28]~q  & ( 
// !\Reg_file|registers[14][28]~q  & ( (!\Instruction[17]~input_o  & ((\Instruction[16]~input_o ) # (\Reg_file|registers[12][28]~q ))) ) ) ) # ( !\Reg_file|registers[13][28]~q  & ( !\Reg_file|registers[14][28]~q  & ( (\Reg_file|registers[12][28]~q  & 
// (!\Instruction[16]~input_o  & !\Instruction[17]~input_o )) ) ) )

	.dataa(!\Reg_file|registers[12][28]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Instruction[17]~input_o ),
	.datad(gnd),
	.datae(!\Reg_file|registers[13][28]~q ),
	.dataf(!\Reg_file|registers[14][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[28]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[28]~164 .extended_lut = "off";
defparam \Reg_file|RD1[28]~164 .lut_mask = 64'h404070704C4C7C7C;
defparam \Reg_file|RD1[28]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \Reg_file|registers[9][28]~feeder (
// Equation(s):
// \Reg_file|registers[9][28]~feeder_combout  = ( \MemToReg|C[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[9][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[9][28]~feeder .extended_lut = "off";
defparam \Reg_file|registers[9][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[9][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N31
dffeas \Reg_file|registers[9][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[9][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][28] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \Reg_file|registers[8][28]~feeder (
// Equation(s):
// \Reg_file|registers[8][28]~feeder_combout  = ( \MemToReg|C[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[8][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[8][28]~feeder .extended_lut = "off";
defparam \Reg_file|registers[8][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[8][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N49
dffeas \Reg_file|registers[8][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][28] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N56
dffeas \Reg_file|registers[11][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][28] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N47
dffeas \Reg_file|registers[10][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][28] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N45
cyclonev_lcell_comb \Reg_file|RD1[28]~166 (
// Equation(s):
// \Reg_file|RD1[28]~166_combout  = ( \Instruction[16]~input_o  & ( \Reg_file|registers[10][28]~q  & ( (!\Instruction[17]~input_o  & (\Reg_file|registers[9][28]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[11][28]~q ))) ) ) ) # ( 
// !\Instruction[16]~input_o  & ( \Reg_file|registers[10][28]~q  & ( (\Instruction[17]~input_o ) # (\Reg_file|registers[8][28]~q ) ) ) ) # ( \Instruction[16]~input_o  & ( !\Reg_file|registers[10][28]~q  & ( (!\Instruction[17]~input_o  & 
// (\Reg_file|registers[9][28]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[11][28]~q ))) ) ) ) # ( !\Instruction[16]~input_o  & ( !\Reg_file|registers[10][28]~q  & ( (\Reg_file|registers[8][28]~q  & !\Instruction[17]~input_o ) ) ) )

	.dataa(!\Reg_file|registers[9][28]~q ),
	.datab(!\Reg_file|registers[8][28]~q ),
	.datac(!\Reg_file|registers[11][28]~q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Instruction[16]~input_o ),
	.dataf(!\Reg_file|registers[10][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[28]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[28]~166 .extended_lut = "off";
defparam \Reg_file|RD1[28]~166 .lut_mask = 64'h3300550F33FF550F;
defparam \Reg_file|RD1[28]~166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N35
dffeas \Reg_file|registers[1][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][28] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N42
cyclonev_lcell_comb \Reg_file|registers[2][28]~feeder (
// Equation(s):
// \Reg_file|registers[2][28]~feeder_combout  = ( \MemToReg|C[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[2][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[2][28]~feeder .extended_lut = "off";
defparam \Reg_file|registers[2][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[2][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N44
dffeas \Reg_file|registers[2][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][28] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N2
dffeas \Reg_file|registers[3][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][28] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \Reg_file|registers[0][28]~feeder (
// Equation(s):
// \Reg_file|registers[0][28]~feeder_combout  = ( \MemToReg|C[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[0][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[0][28]~feeder .extended_lut = "off";
defparam \Reg_file|registers[0][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[0][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N50
dffeas \Reg_file|registers[0][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[0][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][28] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N6
cyclonev_lcell_comb \Reg_file|RD1[28]~167 (
// Equation(s):
// \Reg_file|RD1[28]~167_combout  = ( \Reg_file|registers[3][28]~q  & ( \Reg_file|registers[0][28]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|registers[1][28]~q ))) # (\Instruction[17]~input_o  & 
// (((\Reg_file|registers[2][28]~q ) # (\Instruction[16]~input_o )))) ) ) ) # ( !\Reg_file|registers[3][28]~q  & ( \Reg_file|registers[0][28]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )) # (\Reg_file|registers[1][28]~q ))) # 
// (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o  & \Reg_file|registers[2][28]~q )))) ) ) ) # ( \Reg_file|registers[3][28]~q  & ( !\Reg_file|registers[0][28]~q  & ( (!\Instruction[17]~input_o  & (\Reg_file|registers[1][28]~q  & 
// (\Instruction[16]~input_o ))) # (\Instruction[17]~input_o  & (((\Reg_file|registers[2][28]~q ) # (\Instruction[16]~input_o )))) ) ) ) # ( !\Reg_file|registers[3][28]~q  & ( !\Reg_file|registers[0][28]~q  & ( (!\Instruction[17]~input_o  & 
// (\Reg_file|registers[1][28]~q  & (\Instruction[16]~input_o ))) # (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o  & \Reg_file|registers[2][28]~q )))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[1][28]~q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[2][28]~q ),
	.datae(!\Reg_file|registers[3][28]~q ),
	.dataf(!\Reg_file|registers[0][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[28]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[28]~167 .extended_lut = "off";
defparam \Reg_file|RD1[28]~167 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Reg_file|RD1[28]~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N9
cyclonev_lcell_comb \Reg_file|RD1[28]~168 (
// Equation(s):
// \Reg_file|RD1[28]~168_combout  = ( \Reg_file|RD1[28]~166_combout  & ( \Reg_file|RD1[28]~167_combout  & ( (!\Instruction[18]~input_o ) # ((!\Instruction[19]~input_o  & (\Reg_file|RD1[28]~165_combout )) # (\Instruction[19]~input_o  & 
// ((\Reg_file|RD1[28]~164_combout )))) ) ) ) # ( !\Reg_file|RD1[28]~166_combout  & ( \Reg_file|RD1[28]~167_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )))) # (\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & 
// (\Reg_file|RD1[28]~165_combout )) # (\Instruction[19]~input_o  & ((\Reg_file|RD1[28]~164_combout ))))) ) ) ) # ( \Reg_file|RD1[28]~166_combout  & ( !\Reg_file|RD1[28]~167_combout  & ( (!\Instruction[18]~input_o  & (((\Instruction[19]~input_o )))) # 
// (\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|RD1[28]~165_combout )) # (\Instruction[19]~input_o  & ((\Reg_file|RD1[28]~164_combout ))))) ) ) ) # ( !\Reg_file|RD1[28]~166_combout  & ( !\Reg_file|RD1[28]~167_combout  & ( 
// (\Instruction[18]~input_o  & ((!\Instruction[19]~input_o  & (\Reg_file|RD1[28]~165_combout )) # (\Instruction[19]~input_o  & ((\Reg_file|RD1[28]~164_combout ))))) ) ) )

	.dataa(!\Instruction[18]~input_o ),
	.datab(!\Reg_file|RD1[28]~165_combout ),
	.datac(!\Reg_file|RD1[28]~164_combout ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|RD1[28]~166_combout ),
	.dataf(!\Reg_file|RD1[28]~167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[28]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[28]~168 .extended_lut = "off";
defparam \Reg_file|RD1[28]~168 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Reg_file|RD1[28]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \Reg_file|RD1[28]~169 (
// Equation(s):
// \Reg_file|RD1[28]~169_combout  = ( \Reg_file|RD1[28]~168_combout  & ( \PCPlus8|Add0~97_sumout  ) ) # ( !\Reg_file|RD1[28]~168_combout  & ( \PCPlus8|Add0~97_sumout  & ( \Reg_file|Equal1~0_combout  ) ) ) # ( \Reg_file|RD1[28]~168_combout  & ( 
// !\PCPlus8|Add0~97_sumout  & ( !\Reg_file|Equal1~0_combout  ) ) )

	.dataa(!\Reg_file|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Reg_file|RD1[28]~168_combout ),
	.dataf(!\PCPlus8|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[28]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[28]~169 .extended_lut = "off";
defparam \Reg_file|RD1[28]~169 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \Reg_file|RD1[28]~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N3
cyclonev_lcell_comb \Reg_file|RD2[28]~171 (
// Equation(s):
// \Reg_file|RD2[28]~171_combout  = ( \Instruction[13]~input_o  & ( \Reg_file|registers[0][28]~q  & ( (!\Instruction[12]~input_o  & ((\Reg_file|registers[2][28]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[3][28]~q )) ) ) ) # ( 
// !\Instruction[13]~input_o  & ( \Reg_file|registers[0][28]~q  & ( (!\Instruction[12]~input_o ) # (\Reg_file|registers[1][28]~q ) ) ) ) # ( \Instruction[13]~input_o  & ( !\Reg_file|registers[0][28]~q  & ( (!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[2][28]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[3][28]~q )) ) ) ) # ( !\Instruction[13]~input_o  & ( !\Reg_file|registers[0][28]~q  & ( (\Reg_file|registers[1][28]~q  & \Instruction[12]~input_o ) ) ) )

	.dataa(!\Reg_file|registers[3][28]~q ),
	.datab(!\Reg_file|registers[1][28]~q ),
	.datac(!\Reg_file|registers[2][28]~q ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Instruction[13]~input_o ),
	.dataf(!\Reg_file|registers[0][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[28]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[28]~171 .extended_lut = "off";
defparam \Reg_file|RD2[28]~171 .lut_mask = 64'h00330F55FF330F55;
defparam \Reg_file|RD2[28]~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \Reg_file|RD2[28]~170 (
// Equation(s):
// \Reg_file|RD2[28]~170_combout  = ( \Reg_file|registers[10][28]~q  & ( \Reg_file|registers[8][28]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][28]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[11][28]~q )))) ) ) ) # ( !\Reg_file|registers[10][28]~q  & ( \Reg_file|registers[8][28]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )) # (\Reg_file|registers[9][28]~q ))) # (\Instruction[13]~input_o  & 
// (((\Reg_file|registers[11][28]~q  & \Instruction[12]~input_o )))) ) ) ) # ( \Reg_file|registers[10][28]~q  & ( !\Reg_file|registers[8][28]~q  & ( (!\Instruction[13]~input_o  & (\Reg_file|registers[9][28]~q  & ((\Instruction[12]~input_o )))) # 
// (\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # (\Reg_file|registers[11][28]~q )))) ) ) ) # ( !\Reg_file|registers[10][28]~q  & ( !\Reg_file|registers[8][28]~q  & ( (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// (\Reg_file|registers[9][28]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[11][28]~q ))))) ) ) )

	.dataa(!\Reg_file|registers[9][28]~q ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[11][28]~q ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Reg_file|registers[10][28]~q ),
	.dataf(!\Reg_file|registers[8][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[28]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[28]~170 .extended_lut = "off";
defparam \Reg_file|RD2[28]~170 .lut_mask = 64'h00473347CC47FF47;
defparam \Reg_file|RD2[28]~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N27
cyclonev_lcell_comb \Reg_file|RD2[28]~173 (
// Equation(s):
// \Reg_file|RD2[28]~173_combout  = ( \Reg_file|registers[4][28]~q  & ( \Reg_file|registers[5][28]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & ((\Reg_file|registers[6][28]~q ))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[7][28]~q ))) ) ) ) # ( !\Reg_file|registers[4][28]~q  & ( \Reg_file|registers[5][28]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o  & \Reg_file|registers[6][28]~q )))) # (\Instruction[12]~input_o  & 
// (((!\Instruction[13]~input_o )) # (\Reg_file|registers[7][28]~q ))) ) ) ) # ( \Reg_file|registers[4][28]~q  & ( !\Reg_file|registers[5][28]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[6][28]~q )))) # 
// (\Instruction[12]~input_o  & (\Reg_file|registers[7][28]~q  & (\Instruction[13]~input_o ))) ) ) ) # ( !\Reg_file|registers[4][28]~q  & ( !\Reg_file|registers[5][28]~q  & ( (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[6][28]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[7][28]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[7][28]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[6][28]~q ),
	.datae(!\Reg_file|registers[4][28]~q ),
	.dataf(!\Reg_file|registers[5][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[28]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[28]~173 .extended_lut = "off";
defparam \Reg_file|RD2[28]~173 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Reg_file|RD2[28]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N48
cyclonev_lcell_comb \Reg_file|RD2[28]~172 (
// Equation(s):
// \Reg_file|RD2[28]~172_combout  = ( \Reg_file|registers[12][28]~q  & ( \Reg_file|registers[14][28]~q  & ( (!\Instruction[12]~input_o ) # ((\Reg_file|registers[13][28]~q  & !\Instruction[13]~input_o )) ) ) ) # ( !\Reg_file|registers[12][28]~q  & ( 
// \Reg_file|registers[14][28]~q  & ( (!\Instruction[13]~input_o  & (\Reg_file|registers[13][28]~q  & \Instruction[12]~input_o )) # (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o ))) ) ) ) # ( \Reg_file|registers[12][28]~q  & ( 
// !\Reg_file|registers[14][28]~q  & ( (!\Instruction[13]~input_o  & ((!\Instruction[12]~input_o ) # (\Reg_file|registers[13][28]~q ))) ) ) ) # ( !\Reg_file|registers[12][28]~q  & ( !\Reg_file|registers[14][28]~q  & ( (\Reg_file|registers[13][28]~q  & 
// (!\Instruction[13]~input_o  & \Instruction[12]~input_o )) ) ) )

	.dataa(!\Reg_file|registers[13][28]~q ),
	.datab(gnd),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Reg_file|registers[12][28]~q ),
	.dataf(!\Reg_file|registers[14][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[28]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[28]~172 .extended_lut = "off";
defparam \Reg_file|RD2[28]~172 .lut_mask = 64'h0050F0500F50FF50;
defparam \Reg_file|RD2[28]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \Reg_file|RD2[28]~174 (
// Equation(s):
// \Reg_file|RD2[28]~174_combout  = ( \Reg_file|RD2[28]~173_combout  & ( \Reg_file|RD2[28]~172_combout  & ( ((!\Instruction[15]~input_o  & (\Reg_file|RD2[28]~171_combout )) # (\Instruction[15]~input_o  & ((\Reg_file|RD2[28]~170_combout )))) # 
// (\Instruction[14]~input_o ) ) ) ) # ( !\Reg_file|RD2[28]~173_combout  & ( \Reg_file|RD2[28]~172_combout  & ( (!\Instruction[15]~input_o  & (\Reg_file|RD2[28]~171_combout  & (!\Instruction[14]~input_o ))) # (\Instruction[15]~input_o  & 
// (((\Reg_file|RD2[28]~170_combout ) # (\Instruction[14]~input_o )))) ) ) ) # ( \Reg_file|RD2[28]~173_combout  & ( !\Reg_file|RD2[28]~172_combout  & ( (!\Instruction[15]~input_o  & (((\Instruction[14]~input_o )) # (\Reg_file|RD2[28]~171_combout ))) # 
// (\Instruction[15]~input_o  & (((!\Instruction[14]~input_o  & \Reg_file|RD2[28]~170_combout )))) ) ) ) # ( !\Reg_file|RD2[28]~173_combout  & ( !\Reg_file|RD2[28]~172_combout  & ( (!\Instruction[14]~input_o  & ((!\Instruction[15]~input_o  & 
// (\Reg_file|RD2[28]~171_combout )) # (\Instruction[15]~input_o  & ((\Reg_file|RD2[28]~170_combout ))))) ) ) )

	.dataa(!\Reg_file|RD2[28]~171_combout ),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\Instruction[14]~input_o ),
	.datad(!\Reg_file|RD2[28]~170_combout ),
	.datae(!\Reg_file|RD2[28]~173_combout ),
	.dataf(!\Reg_file|RD2[28]~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[28]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[28]~174 .extended_lut = "off";
defparam \Reg_file|RD2[28]~174 .lut_mask = 64'h40704C7C43734F7F;
defparam \Reg_file|RD2[28]~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N18
cyclonev_lcell_comb \ALUSrc_ins|C[28]~37 (
// Equation(s):
// \ALUSrc_ins|C[28]~37_combout  = ( \PCPlus8|Add0~97_sumout  & ( ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Reg_file|RD2[28]~174_combout ) # (\Reg_file|Equal2~0_combout )))) # (\ALUSrc_ins|C[25]~33_combout ) ) ) # ( !\PCPlus8|Add0~97_sumout  & ( 
// ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (!\Reg_file|Equal2~0_combout  & \Reg_file|RD2[28]~174_combout ))) # (\ALUSrc_ins|C[25]~33_combout ) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\Reg_file|RD2[28]~174_combout ),
	.datad(!\ALUSrc_ins|C[25]~33_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[28]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[28]~37 .extended_lut = "off";
defparam \ALUSrc_ins|C[28]~37 .lut_mask = 64'h04FF04FF15FF15FF;
defparam \ALUSrc_ins|C[28]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \ALU_ins|Mux3~0 (
// Equation(s):
// \ALU_ins|Mux3~0_combout  = ( \ALUSrc_ins|C[28]~37_combout  & ( (\Reg_file|RD1[28]~169_combout ) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) ) # ( !\ALUSrc_ins|C[28]~37_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// \Reg_file|RD1[28]~169_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datad(!\Reg_file|RD1[28]~169_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[28]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux3~0 .extended_lut = "off";
defparam \ALU_ins|Mux3~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \ALU_ins|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \ALU_ins|Add0~113 (
// Equation(s):
// \ALU_ins|Add0~113_sumout  = SUM(( \Reg_file|RD1[28]~169_combout  ) + ( !\ALUSrc_ins|C[28]~37_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \ALU_ins|Add0~110  ))
// \ALU_ins|Add0~114  = CARRY(( \Reg_file|RD1[28]~169_combout  ) + ( !\ALUSrc_ins|C[28]~37_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \ALU_ins|Add0~110  ))

	.dataa(!\Instruction[27]~input_o ),
	.datab(!\Instruction[26]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\Reg_file|RD1[28]~169_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[28]~37_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~113_sumout ),
	.cout(\ALU_ins|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~113 .extended_lut = "off";
defparam \ALU_ins|Add0~113 .lut_mask = 64'h0000F708000000FF;
defparam \ALU_ins|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \MemToReg|C[28]~28 (
// Equation(s):
// \MemToReg|C[28]~28_combout  = ( \ALU_ins|Add0~113_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux3~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (\readData[28]~input_o )) ) ) # ( !\ALU_ins|Add0~113_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (((\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Mux3~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (\readData[28]~input_o )) ) )

	.dataa(!\readData[28]~input_o ),
	.datab(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datad(!\ALU_ins|Mux3~0_combout ),
	.datae(!\ALU_ins|Add0~113_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[28]~28 .extended_lut = "off";
defparam \MemToReg|C[28]~28 .lut_mask = 64'h0535C5F50535C5F5;
defparam \MemToReg|C[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N47
dffeas \PC_Register|Q[28] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PC_Register|Q[28]~feeder_combout ),
	.asdata(\MemToReg|C[28]~28_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[28] .is_wysiwyg = "true";
defparam \PC_Register|Q[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \PCPlus4|Add0~105 (
// Equation(s):
// \PCPlus4|Add0~105_sumout  = SUM(( \PC_Register|Q [28] ) + ( GND ) + ( \PCPlus4|Add0~102  ))
// \PCPlus4|Add0~106  = CARRY(( \PC_Register|Q [28] ) + ( GND ) + ( \PCPlus4|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~105_sumout ),
	.cout(\PCPlus4|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~105 .extended_lut = "off";
defparam \PCPlus4|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N48
cyclonev_lcell_comb \PCPlus8|Add0~97 (
// Equation(s):
// \PCPlus8|Add0~97_sumout  = SUM(( \PCPlus4|Add0~105_sumout  ) + ( GND ) + ( \PCPlus8|Add0~94  ))
// \PCPlus8|Add0~98  = CARRY(( \PCPlus4|Add0~105_sumout  ) + ( GND ) + ( \PCPlus8|Add0~94  ))

	.dataa(gnd),
	.datab(!\PCPlus4|Add0~105_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~97_sumout ),
	.cout(\PCPlus8|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~97 .extended_lut = "off";
defparam \PCPlus8|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus8|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N15
cyclonev_lcell_comb \Reg_file|RD2[28]~175 (
// Equation(s):
// \Reg_file|RD2[28]~175_combout  = ( \Reg_file|RD2[28]~174_combout  & ( (!\Reg_file|Equal2~0_combout ) # (\PCPlus8|Add0~97_sumout ) ) ) # ( !\Reg_file|RD2[28]~174_combout  & ( (\Reg_file|Equal2~0_combout  & \PCPlus8|Add0~97_sumout ) ) )

	.dataa(gnd),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\PCPlus8|Add0~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg_file|RD2[28]~174_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[28]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[28]~175 .extended_lut = "off";
defparam \Reg_file|RD2[28]~175 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Reg_file|RD2[28]~175 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N41
dffeas \Reg_file|registers[12][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][29] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N3
cyclonev_lcell_comb \Reg_file|registers[14][29]~feeder (
// Equation(s):
// \Reg_file|registers[14][29]~feeder_combout  = ( \MemToReg|C[29]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[14][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[14][29]~feeder .extended_lut = "off";
defparam \Reg_file|registers[14][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[14][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N5
dffeas \Reg_file|registers[14][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[14][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][29] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N23
dffeas \Reg_file|registers[13][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][29] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \Reg_file|RD2[29]~178 (
// Equation(s):
// \Reg_file|RD2[29]~178_combout  = ( \Reg_file|registers[13][29]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[12][29]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[14][29]~q ))))) # 
// (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )))) ) ) # ( !\Reg_file|registers[13][29]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[12][29]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[14][29]~q ))))) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[12][29]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[14][29]~q ),
	.datae(!\Reg_file|registers[13][29]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[29]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[29]~178 .extended_lut = "off";
defparam \Reg_file|RD2[29]~178 .lut_mask = 64'h202A707A202A707A;
defparam \Reg_file|RD2[29]~178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N20
dffeas \Reg_file|registers[10][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][29] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N28
dffeas \Reg_file|registers[9][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][29] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N21
cyclonev_lcell_comb \Reg_file|registers[8][29]~feeder (
// Equation(s):
// \Reg_file|registers[8][29]~feeder_combout  = ( \MemToReg|C[29]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[8][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[8][29]~feeder .extended_lut = "off";
defparam \Reg_file|registers[8][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[8][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N22
dffeas \Reg_file|registers[8][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][29] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N38
dffeas \Reg_file|registers[11][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][29] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \Reg_file|RD2[29]~176 (
// Equation(s):
// \Reg_file|RD2[29]~176_combout  = ( \Reg_file|registers[8][29]~q  & ( \Reg_file|registers[11][29]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # (\Reg_file|registers[9][29]~q )))) # (\Instruction[13]~input_o  & 
// (((\Instruction[12]~input_o )) # (\Reg_file|registers[10][29]~q ))) ) ) ) # ( !\Reg_file|registers[8][29]~q  & ( \Reg_file|registers[11][29]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[9][29]~q  & \Instruction[12]~input_o )))) # 
// (\Instruction[13]~input_o  & (((\Instruction[12]~input_o )) # (\Reg_file|registers[10][29]~q ))) ) ) ) # ( \Reg_file|registers[8][29]~q  & ( !\Reg_file|registers[11][29]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o ) # 
// (\Reg_file|registers[9][29]~q )))) # (\Instruction[13]~input_o  & (\Reg_file|registers[10][29]~q  & ((!\Instruction[12]~input_o )))) ) ) ) # ( !\Reg_file|registers[8][29]~q  & ( !\Reg_file|registers[11][29]~q  & ( (!\Instruction[13]~input_o  & 
// (((\Reg_file|registers[9][29]~q  & \Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & (\Reg_file|registers[10][29]~q  & ((!\Instruction[12]~input_o )))) ) ) )

	.dataa(!\Reg_file|registers[10][29]~q ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[9][29]~q ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Reg_file|registers[8][29]~q ),
	.dataf(!\Reg_file|registers[11][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[29]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[29]~176 .extended_lut = "off";
defparam \Reg_file|RD2[29]~176 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Reg_file|RD2[29]~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N50
dffeas \Reg_file|registers[7][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][29] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N8
dffeas \Reg_file|registers[6][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][29] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N49
dffeas \Reg_file|registers[4][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][29] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N32
dffeas \Reg_file|registers[5][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][29] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \Reg_file|RD2[29]~179 (
// Equation(s):
// \Reg_file|RD2[29]~179_combout  = ( \Reg_file|registers[4][29]~q  & ( \Reg_file|registers[5][29]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & ((\Reg_file|registers[6][29]~q ))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[7][29]~q ))) ) ) ) # ( !\Reg_file|registers[4][29]~q  & ( \Reg_file|registers[5][29]~q  & ( (!\Instruction[13]~input_o  & (((\Instruction[12]~input_o )))) # (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[6][29]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[7][29]~q )))) ) ) ) # ( \Reg_file|registers[4][29]~q  & ( !\Reg_file|registers[5][29]~q  & ( (!\Instruction[13]~input_o  & (((!\Instruction[12]~input_o )))) # 
// (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & ((\Reg_file|registers[6][29]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[7][29]~q )))) ) ) ) # ( !\Reg_file|registers[4][29]~q  & ( !\Reg_file|registers[5][29]~q  & ( 
// (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & ((\Reg_file|registers[6][29]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[7][29]~q )))) ) ) )

	.dataa(!\Reg_file|registers[7][29]~q ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[6][29]~q ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Reg_file|registers[4][29]~q ),
	.dataf(!\Reg_file|registers[5][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[29]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[29]~179 .extended_lut = "off";
defparam \Reg_file|RD2[29]~179 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Reg_file|RD2[29]~179 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N8
dffeas \Reg_file|registers[3][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][29] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N2
dffeas \Reg_file|registers[2][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][29] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \Reg_file|registers[0][29]~feeder (
// Equation(s):
// \Reg_file|registers[0][29]~feeder_combout  = ( \MemToReg|C[29]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[0][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[0][29]~feeder .extended_lut = "off";
defparam \Reg_file|registers[0][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[0][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N14
dffeas \Reg_file|registers[0][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][29] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \Reg_file|registers[1][29]~feeder (
// Equation(s):
// \Reg_file|registers[1][29]~feeder_combout  = ( \MemToReg|C[29]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[1][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[1][29]~feeder .extended_lut = "off";
defparam \Reg_file|registers[1][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[1][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N44
dffeas \Reg_file|registers[1][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[1][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][29] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N15
cyclonev_lcell_comb \Reg_file|RD2[29]~177 (
// Equation(s):
// \Reg_file|RD2[29]~177_combout  = ( \Reg_file|registers[0][29]~q  & ( \Reg_file|registers[1][29]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & ((\Reg_file|registers[2][29]~q ))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[3][29]~q ))) ) ) ) # ( !\Reg_file|registers[0][29]~q  & ( \Reg_file|registers[1][29]~q  & ( (!\Instruction[12]~input_o  & (((\Instruction[13]~input_o  & \Reg_file|registers[2][29]~q )))) # (\Instruction[12]~input_o  & 
// (((!\Instruction[13]~input_o )) # (\Reg_file|registers[3][29]~q ))) ) ) ) # ( \Reg_file|registers[0][29]~q  & ( !\Reg_file|registers[1][29]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o ) # (\Reg_file|registers[2][29]~q )))) # 
// (\Instruction[12]~input_o  & (\Reg_file|registers[3][29]~q  & (\Instruction[13]~input_o ))) ) ) ) # ( !\Reg_file|registers[0][29]~q  & ( !\Reg_file|registers[1][29]~q  & ( (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[2][29]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[3][29]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[3][29]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[2][29]~q ),
	.datae(!\Reg_file|registers[0][29]~q ),
	.dataf(!\Reg_file|registers[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[29]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[29]~177 .extended_lut = "off";
defparam \Reg_file|RD2[29]~177 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Reg_file|RD2[29]~177 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \Reg_file|RD2[29]~180 (
// Equation(s):
// \Reg_file|RD2[29]~180_combout  = ( \Reg_file|RD2[29]~179_combout  & ( \Reg_file|RD2[29]~177_combout  & ( (!\Instruction[15]~input_o ) # ((!\Instruction[14]~input_o  & ((\Reg_file|RD2[29]~176_combout ))) # (\Instruction[14]~input_o  & 
// (\Reg_file|RD2[29]~178_combout ))) ) ) ) # ( !\Reg_file|RD2[29]~179_combout  & ( \Reg_file|RD2[29]~177_combout  & ( (!\Instruction[14]~input_o  & (((!\Instruction[15]~input_o ) # (\Reg_file|RD2[29]~176_combout )))) # (\Instruction[14]~input_o  & 
// (\Reg_file|RD2[29]~178_combout  & (\Instruction[15]~input_o ))) ) ) ) # ( \Reg_file|RD2[29]~179_combout  & ( !\Reg_file|RD2[29]~177_combout  & ( (!\Instruction[14]~input_o  & (((\Instruction[15]~input_o  & \Reg_file|RD2[29]~176_combout )))) # 
// (\Instruction[14]~input_o  & (((!\Instruction[15]~input_o )) # (\Reg_file|RD2[29]~178_combout ))) ) ) ) # ( !\Reg_file|RD2[29]~179_combout  & ( !\Reg_file|RD2[29]~177_combout  & ( (\Instruction[15]~input_o  & ((!\Instruction[14]~input_o  & 
// ((\Reg_file|RD2[29]~176_combout ))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[29]~178_combout )))) ) ) )

	.dataa(!\Reg_file|RD2[29]~178_combout ),
	.datab(!\Instruction[14]~input_o ),
	.datac(!\Instruction[15]~input_o ),
	.datad(!\Reg_file|RD2[29]~176_combout ),
	.datae(!\Reg_file|RD2[29]~179_combout ),
	.dataf(!\Reg_file|RD2[29]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[29]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[29]~180 .extended_lut = "off";
defparam \Reg_file|RD2[29]~180 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Reg_file|RD2[29]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N27
cyclonev_lcell_comb \ALUSrc_ins|C[29]~38 (
// Equation(s):
// \ALUSrc_ins|C[29]~38_combout  = ( \PCPlus8|Add0~101_sumout  & ( ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((\Reg_file|RD2[29]~180_combout ) # (\Reg_file|Equal2~0_combout )))) # (\ALUSrc_ins|C[25]~33_combout ) ) ) # ( !\PCPlus8|Add0~101_sumout  & ( 
// ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (!\Reg_file|Equal2~0_combout  & \Reg_file|RD2[29]~180_combout ))) # (\ALUSrc_ins|C[25]~33_combout ) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\ALUSrc_ins|C[25]~33_combout ),
	.datad(!\Reg_file|RD2[29]~180_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[29]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[29]~38 .extended_lut = "off";
defparam \ALUSrc_ins|C[29]~38 .lut_mask = 64'h0F4F0F4F1F5F1F5F;
defparam \ALUSrc_ins|C[29]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N27
cyclonev_lcell_comb \Reg_file|RD1[29]~171 (
// Equation(s):
// \Reg_file|RD1[29]~171_combout  = ( \Reg_file|registers[6][29]~q  & ( \Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[5][29]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[7][29]~q )) ) ) ) # ( 
// !\Reg_file|registers[6][29]~q  & ( \Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[5][29]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[7][29]~q )) ) ) ) # ( \Reg_file|registers[6][29]~q  & ( 
// !\Instruction[16]~input_o  & ( (\Instruction[17]~input_o ) # (\Reg_file|registers[4][29]~q ) ) ) ) # ( !\Reg_file|registers[6][29]~q  & ( !\Instruction[16]~input_o  & ( (\Reg_file|registers[4][29]~q  & !\Instruction[17]~input_o ) ) ) )

	.dataa(!\Reg_file|registers[7][29]~q ),
	.datab(!\Reg_file|registers[4][29]~q ),
	.datac(!\Reg_file|registers[5][29]~q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[6][29]~q ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[29]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[29]~171 .extended_lut = "off";
defparam \Reg_file|RD1[29]~171 .lut_mask = 64'h330033FF0F550F55;
defparam \Reg_file|RD1[29]~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N39
cyclonev_lcell_comb \Reg_file|RD1[29]~172 (
// Equation(s):
// \Reg_file|RD1[29]~172_combout  = ( \Reg_file|registers[9][29]~q  & ( \Reg_file|registers[11][29]~q  & ( ((!\Instruction[17]~input_o  & (\Reg_file|registers[8][29]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[10][29]~q )))) # 
// (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|registers[9][29]~q  & ( \Reg_file|registers[11][29]~q  & ( (!\Instruction[17]~input_o  & (\Reg_file|registers[8][29]~q  & (!\Instruction[16]~input_o ))) # (\Instruction[17]~input_o  & 
// (((\Reg_file|registers[10][29]~q ) # (\Instruction[16]~input_o )))) ) ) ) # ( \Reg_file|registers[9][29]~q  & ( !\Reg_file|registers[11][29]~q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|registers[8][29]~q ))) # 
// (\Instruction[17]~input_o  & (((!\Instruction[16]~input_o  & \Reg_file|registers[10][29]~q )))) ) ) ) # ( !\Reg_file|registers[9][29]~q  & ( !\Reg_file|registers[11][29]~q  & ( (!\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// (\Reg_file|registers[8][29]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[10][29]~q ))))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[8][29]~q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[10][29]~q ),
	.datae(!\Reg_file|registers[9][29]~q ),
	.dataf(!\Reg_file|registers[11][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[29]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[29]~172 .extended_lut = "off";
defparam \Reg_file|RD1[29]~172 .lut_mask = 64'h20702A7A25752F7F;
defparam \Reg_file|RD1[29]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \Reg_file|RD1[29]~170 (
// Equation(s):
// \Reg_file|RD1[29]~170_combout  = ( !\Instruction[17]~input_o  & ( \Instruction[16]~input_o  & ( \Reg_file|registers[13][29]~q  ) ) ) # ( \Instruction[17]~input_o  & ( !\Instruction[16]~input_o  & ( \Reg_file|registers[14][29]~q  ) ) ) # ( 
// !\Instruction[17]~input_o  & ( !\Instruction[16]~input_o  & ( \Reg_file|registers[12][29]~q  ) ) )

	.dataa(gnd),
	.datab(!\Reg_file|registers[12][29]~q ),
	.datac(!\Reg_file|registers[13][29]~q ),
	.datad(!\Reg_file|registers[14][29]~q ),
	.datae(!\Instruction[17]~input_o ),
	.dataf(!\Instruction[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[29]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[29]~170 .extended_lut = "off";
defparam \Reg_file|RD1[29]~170 .lut_mask = 64'h333300FF0F0F0000;
defparam \Reg_file|RD1[29]~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N33
cyclonev_lcell_comb \Reg_file|RD1[29]~173 (
// Equation(s):
// \Reg_file|RD1[29]~173_combout  = ( \Reg_file|registers[0][29]~q  & ( \Reg_file|registers[1][29]~q  & ( (!\Instruction[17]~input_o ) # ((!\Instruction[16]~input_o  & ((\Reg_file|registers[2][29]~q ))) # (\Instruction[16]~input_o  & 
// (\Reg_file|registers[3][29]~q ))) ) ) ) # ( !\Reg_file|registers[0][29]~q  & ( \Reg_file|registers[1][29]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o  & \Reg_file|registers[2][29]~q )))) # (\Instruction[16]~input_o  & 
// (((!\Instruction[17]~input_o )) # (\Reg_file|registers[3][29]~q ))) ) ) ) # ( \Reg_file|registers[0][29]~q  & ( !\Reg_file|registers[1][29]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|registers[2][29]~q )))) # 
// (\Instruction[16]~input_o  & (\Reg_file|registers[3][29]~q  & (\Instruction[17]~input_o ))) ) ) ) # ( !\Reg_file|registers[0][29]~q  & ( !\Reg_file|registers[1][29]~q  & ( (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & 
// ((\Reg_file|registers[2][29]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[3][29]~q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[3][29]~q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[2][29]~q ),
	.datae(!\Reg_file|registers[0][29]~q ),
	.dataf(!\Reg_file|registers[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[29]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[29]~173 .extended_lut = "off";
defparam \Reg_file|RD1[29]~173 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Reg_file|RD1[29]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \Reg_file|RD1[29]~174 (
// Equation(s):
// \Reg_file|RD1[29]~174_combout  = ( \Reg_file|RD1[29]~170_combout  & ( \Reg_file|RD1[29]~173_combout  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|RD1[29]~171_combout ))) # (\Instruction[19]~input_o  & 
// (((\Instruction[18]~input_o ) # (\Reg_file|RD1[29]~172_combout )))) ) ) ) # ( !\Reg_file|RD1[29]~170_combout  & ( \Reg_file|RD1[29]~173_combout  & ( (!\Instruction[19]~input_o  & (((!\Instruction[18]~input_o )) # (\Reg_file|RD1[29]~171_combout ))) # 
// (\Instruction[19]~input_o  & (((\Reg_file|RD1[29]~172_combout  & !\Instruction[18]~input_o )))) ) ) ) # ( \Reg_file|RD1[29]~170_combout  & ( !\Reg_file|RD1[29]~173_combout  & ( (!\Instruction[19]~input_o  & (\Reg_file|RD1[29]~171_combout  & 
// ((\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Instruction[18]~input_o ) # (\Reg_file|RD1[29]~172_combout )))) ) ) ) # ( !\Reg_file|RD1[29]~170_combout  & ( !\Reg_file|RD1[29]~173_combout  & ( (!\Instruction[19]~input_o  & 
// (\Reg_file|RD1[29]~171_combout  & ((\Instruction[18]~input_o )))) # (\Instruction[19]~input_o  & (((\Reg_file|RD1[29]~172_combout  & !\Instruction[18]~input_o )))) ) ) )

	.dataa(!\Reg_file|RD1[29]~171_combout ),
	.datab(!\Reg_file|RD1[29]~172_combout ),
	.datac(!\Instruction[19]~input_o ),
	.datad(!\Instruction[18]~input_o ),
	.datae(!\Reg_file|RD1[29]~170_combout ),
	.dataf(!\Reg_file|RD1[29]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[29]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[29]~174 .extended_lut = "off";
defparam \Reg_file|RD1[29]~174 .lut_mask = 64'h0350035FF350F35F;
defparam \Reg_file|RD1[29]~174 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N57
cyclonev_lcell_comb \Reg_file|RD1[29]~175 (
// Equation(s):
// \Reg_file|RD1[29]~175_combout  = ( \PCPlus8|Add0~101_sumout  & ( (\Reg_file|RD1[29]~174_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~101_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[29]~174_combout ) ) )

	.dataa(gnd),
	.datab(!\Reg_file|Equal1~0_combout ),
	.datac(!\Reg_file|RD1[29]~174_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[29]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[29]~175 .extended_lut = "off";
defparam \Reg_file|RD1[29]~175 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Reg_file|RD1[29]~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \ALU_ins|Mux2~0 (
// Equation(s):
// \ALU_ins|Mux2~0_combout  = ( \Reg_file|RD1[29]~175_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) # (\ALUSrc_ins|C[29]~38_combout ) ) ) # ( !\Reg_file|RD1[29]~175_combout  & ( (\ALUSrc_ins|C[29]~38_combout  & 
// \CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ALUSrc_ins|C[29]~38_combout ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datad(gnd),
	.datae(!\Reg_file|RD1[29]~175_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux2~0 .extended_lut = "off";
defparam \ALU_ins|Mux2~0 .lut_mask = 64'h03033F3F03033F3F;
defparam \ALU_ins|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \readData[29]~input (
	.i(readData[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[29]~input_o ));
// synopsys translate_off
defparam \readData[29]~input .bus_hold = "false";
defparam \readData[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \ALU_ins|Add0~117 (
// Equation(s):
// \ALU_ins|Add0~117_sumout  = SUM(( \Reg_file|RD1[29]~175_combout  ) + ( !\ALUSrc_ins|C[29]~38_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \ALU_ins|Add0~114  ))
// \ALU_ins|Add0~118  = CARRY(( \Reg_file|RD1[29]~175_combout  ) + ( !\ALUSrc_ins|C[29]~38_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \ALU_ins|Add0~114  ))

	.dataa(!\Instruction[27]~input_o ),
	.datab(!\Instruction[26]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\Reg_file|RD1[29]~175_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[29]~38_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~117_sumout ),
	.cout(\ALU_ins|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~117 .extended_lut = "off";
defparam \ALU_ins|Add0~117 .lut_mask = 64'h0000F708000000FF;
defparam \ALU_ins|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \MemToReg|C[29]~29 (
// Equation(s):
// \MemToReg|C[29]~29_combout  = ( \ALU_ins|Add0~117_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((\ALU_ins|Mux2~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[29]~input_o )))) ) ) # ( !\ALU_ins|Add0~117_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & (\ALU_ins|Mux2~0_combout ))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[29]~input_o )))) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\ALU_ins|Mux2~0_combout ),
	.datac(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datad(!\readData[29]~input_o ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[29]~29 .extended_lut = "off";
defparam \MemToReg|C[29]~29 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \MemToReg|C[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N23
dffeas \PC_Register|Q[29] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~109_sumout ),
	.asdata(\MemToReg|C[29]~29_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[29] .is_wysiwyg = "true";
defparam \PC_Register|Q[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N21
cyclonev_lcell_comb \PCPlus4|Add0~109 (
// Equation(s):
// \PCPlus4|Add0~109_sumout  = SUM(( \PC_Register|Q [29] ) + ( GND ) + ( \PCPlus4|Add0~106  ))
// \PCPlus4|Add0~110  = CARRY(( \PC_Register|Q [29] ) + ( GND ) + ( \PCPlus4|Add0~106  ))

	.dataa(!\PC_Register|Q [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~109_sumout ),
	.cout(\PCPlus4|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~109 .extended_lut = "off";
defparam \PCPlus4|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N51
cyclonev_lcell_comb \PCPlus8|Add0~101 (
// Equation(s):
// \PCPlus8|Add0~101_sumout  = SUM(( \PCPlus4|Add0~109_sumout  ) + ( GND ) + ( \PCPlus8|Add0~98  ))
// \PCPlus8|Add0~102  = CARRY(( \PCPlus4|Add0~109_sumout  ) + ( GND ) + ( \PCPlus8|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~101_sumout ),
	.cout(\PCPlus8|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~101 .extended_lut = "off";
defparam \PCPlus8|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N51
cyclonev_lcell_comb \Reg_file|RD2[29]~181 (
// Equation(s):
// \Reg_file|RD2[29]~181_combout  = ( \PCPlus8|Add0~101_sumout  & ( \Reg_file|RD2[29]~180_combout  ) ) # ( !\PCPlus8|Add0~101_sumout  & ( \Reg_file|RD2[29]~180_combout  & ( !\Reg_file|Equal2~0_combout  ) ) ) # ( \PCPlus8|Add0~101_sumout  & ( 
// !\Reg_file|RD2[29]~180_combout  & ( \Reg_file|Equal2~0_combout  ) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PCPlus8|Add0~101_sumout ),
	.dataf(!\Reg_file|RD2[29]~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[29]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[29]~181 .extended_lut = "off";
defparam \Reg_file|RD2[29]~181 .lut_mask = 64'h00005555AAAAFFFF;
defparam \Reg_file|RD2[29]~181 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \readData[30]~input (
	.i(readData[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[30]~input_o ));
// synopsys translate_off
defparam \readData[30]~input .bus_hold = "false";
defparam \readData[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \PC_Register|Q[30]~feeder (
// Equation(s):
// \PC_Register|Q[30]~feeder_combout  = \PCPlus4|Add0~113_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCPlus4|Add0~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_Register|Q[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_Register|Q[30]~feeder .extended_lut = "off";
defparam \PC_Register|Q[30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_Register|Q[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N32
dffeas \PC_Register|Q[30] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PC_Register|Q[30]~feeder_combout ),
	.asdata(\MemToReg|C[30]~30_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[30] .is_wysiwyg = "true";
defparam \PC_Register|Q[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \PCPlus4|Add0~113 (
// Equation(s):
// \PCPlus4|Add0~113_sumout  = SUM(( \PC_Register|Q [30] ) + ( GND ) + ( \PCPlus4|Add0~110  ))
// \PCPlus4|Add0~114  = CARRY(( \PC_Register|Q [30] ) + ( GND ) + ( \PCPlus4|Add0~110  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~113_sumout ),
	.cout(\PCPlus4|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~113 .extended_lut = "off";
defparam \PCPlus4|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N54
cyclonev_lcell_comb \PCPlus8|Add0~105 (
// Equation(s):
// \PCPlus8|Add0~105_sumout  = SUM(( \PCPlus4|Add0~113_sumout  ) + ( GND ) + ( \PCPlus8|Add0~102  ))
// \PCPlus8|Add0~106  = CARRY(( \PCPlus4|Add0~113_sumout  ) + ( GND ) + ( \PCPlus8|Add0~102  ))

	.dataa(gnd),
	.datab(!\PCPlus4|Add0~113_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~105_sumout ),
	.cout(\PCPlus8|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~105 .extended_lut = "off";
defparam \PCPlus8|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus8|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N15
cyclonev_lcell_comb \ALUSrc_ins|C[30]~39 (
// Equation(s):
// \ALUSrc_ins|C[30]~39_combout  = ( \Reg_file|Equal2~0_combout  & ( \PCPlus8|Add0~105_sumout  & ( (\CU_Inst|inst_Main_Deco|Mux0~0_combout ) # (\ALUSrc_ins|C[25]~33_combout ) ) ) ) # ( !\Reg_file|Equal2~0_combout  & ( \PCPlus8|Add0~105_sumout  & ( 
// ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & \Reg_file|RD2[30]~186_combout )) # (\ALUSrc_ins|C[25]~33_combout ) ) ) ) # ( \Reg_file|Equal2~0_combout  & ( !\PCPlus8|Add0~105_sumout  & ( \ALUSrc_ins|C[25]~33_combout  ) ) ) # ( !\Reg_file|Equal2~0_combout  & 
// ( !\PCPlus8|Add0~105_sumout  & ( ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & \Reg_file|RD2[30]~186_combout )) # (\ALUSrc_ins|C[25]~33_combout ) ) ) )

	.dataa(!\ALUSrc_ins|C[25]~33_combout ),
	.datab(gnd),
	.datac(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datad(!\Reg_file|RD2[30]~186_combout ),
	.datae(!\Reg_file|Equal2~0_combout ),
	.dataf(!\PCPlus8|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[30]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[30]~39 .extended_lut = "off";
defparam \ALUSrc_ins|C[30]~39 .lut_mask = 64'h555F5555555F5F5F;
defparam \ALUSrc_ins|C[30]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N52
dffeas \Reg_file|registers[9][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][30] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N26
dffeas \Reg_file|registers[11][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][30] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N14
dffeas \Reg_file|registers[8][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][30] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N32
dffeas \Reg_file|registers[10][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][30] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \Reg_file|RD1[30]~178 (
// Equation(s):
// \Reg_file|RD1[30]~178_combout  = ( \Reg_file|registers[8][30]~q  & ( \Reg_file|registers[10][30]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & (\Reg_file|registers[9][30]~q )) # (\Instruction[17]~input_o  & 
// ((\Reg_file|registers[11][30]~q )))) ) ) ) # ( !\Reg_file|registers[8][30]~q  & ( \Reg_file|registers[10][30]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// (\Reg_file|registers[9][30]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[11][30]~q ))))) ) ) ) # ( \Reg_file|registers[8][30]~q  & ( !\Reg_file|registers[10][30]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) # 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[9][30]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[11][30]~q ))))) ) ) ) # ( !\Reg_file|registers[8][30]~q  & ( !\Reg_file|registers[10][30]~q  & ( 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & (\Reg_file|registers[9][30]~q )) # (\Instruction[17]~input_o  & ((\Reg_file|registers[11][30]~q ))))) ) ) )

	.dataa(!\Reg_file|registers[9][30]~q ),
	.datab(!\Instruction[16]~input_o ),
	.datac(!\Reg_file|registers[11][30]~q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[8][30]~q ),
	.dataf(!\Reg_file|registers[10][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[30]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[30]~178 .extended_lut = "off";
defparam \Reg_file|RD1[30]~178 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \Reg_file|RD1[30]~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \Reg_file|registers[12][30]~feeder (
// Equation(s):
// \Reg_file|registers[12][30]~feeder_combout  = ( \MemToReg|C[30]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[12][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[12][30]~feeder .extended_lut = "off";
defparam \Reg_file|registers[12][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[12][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N17
dffeas \Reg_file|registers[12][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[12][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][30] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N38
dffeas \Reg_file|registers[13][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][30] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N56
dffeas \Reg_file|registers[14][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][30] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \Reg_file|RD1[30]~176 (
// Equation(s):
// \Reg_file|RD1[30]~176_combout  = ( \Reg_file|registers[14][30]~q  & ( (!\Instruction[16]~input_o  & (((\Reg_file|registers[12][30]~q )) # (\Instruction[17]~input_o ))) # (\Instruction[16]~input_o  & (!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[13][30]~q )))) ) ) # ( !\Reg_file|registers[14][30]~q  & ( (!\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[12][30]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[13][30]~q ))))) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Reg_file|registers[12][30]~q ),
	.datad(!\Reg_file|registers[13][30]~q ),
	.datae(gnd),
	.dataf(!\Reg_file|registers[14][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[30]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[30]~176 .extended_lut = "off";
defparam \Reg_file|RD1[30]~176 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \Reg_file|RD1[30]~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N14
dffeas \Reg_file|registers[3][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][30] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N26
dffeas \Reg_file|registers[1][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][30] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N26
dffeas \Reg_file|registers[0][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][30] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N39
cyclonev_lcell_comb \Reg_file|RD1[30]~179 (
// Equation(s):
// \Reg_file|RD1[30]~179_combout  = ( \Reg_file|registers[0][30]~q  & ( \Reg_file|registers[2][30]~q  & ( (!\Instruction[16]~input_o ) # ((!\Instruction[17]~input_o  & ((\Reg_file|registers[1][30]~q ))) # (\Instruction[17]~input_o  & 
// (\Reg_file|registers[3][30]~q ))) ) ) ) # ( !\Reg_file|registers[0][30]~q  & ( \Reg_file|registers[2][30]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o )))) # (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & 
// ((\Reg_file|registers[1][30]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[3][30]~q )))) ) ) ) # ( \Reg_file|registers[0][30]~q  & ( !\Reg_file|registers[2][30]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o )))) # 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[1][30]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[3][30]~q )))) ) ) ) # ( !\Reg_file|registers[0][30]~q  & ( !\Reg_file|registers[2][30]~q  & ( 
// (\Instruction[16]~input_o  & ((!\Instruction[17]~input_o  & ((\Reg_file|registers[1][30]~q ))) # (\Instruction[17]~input_o  & (\Reg_file|registers[3][30]~q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[3][30]~q ),
	.datac(!\Reg_file|registers[1][30]~q ),
	.datad(!\Instruction[17]~input_o ),
	.datae(!\Reg_file|registers[0][30]~q ),
	.dataf(!\Reg_file|registers[2][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[30]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[30]~179 .extended_lut = "off";
defparam \Reg_file|RD1[30]~179 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \Reg_file|RD1[30]~179 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N20
dffeas \Reg_file|registers[6][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][30] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N20
dffeas \Reg_file|registers[7][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MemToReg|C[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][30] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N7
dffeas \Reg_file|registers[4][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][30] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N41
dffeas \Reg_file|registers[5][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][30] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \Reg_file|RD1[30]~177 (
// Equation(s):
// \Reg_file|RD1[30]~177_combout  = ( \Reg_file|registers[4][30]~q  & ( \Reg_file|registers[5][30]~q  & ( (!\Instruction[17]~input_o ) # ((!\Instruction[16]~input_o  & (\Reg_file|registers[6][30]~q )) # (\Instruction[16]~input_o  & 
// ((\Reg_file|registers[7][30]~q )))) ) ) ) # ( !\Reg_file|registers[4][30]~q  & ( \Reg_file|registers[5][30]~q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o )))) # (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & 
// (\Reg_file|registers[6][30]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[7][30]~q ))))) ) ) ) # ( \Reg_file|registers[4][30]~q  & ( !\Reg_file|registers[5][30]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o )))) # 
// (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[6][30]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[7][30]~q ))))) ) ) ) # ( !\Reg_file|registers[4][30]~q  & ( !\Reg_file|registers[5][30]~q  & ( 
// (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & (\Reg_file|registers[6][30]~q )) # (\Instruction[16]~input_o  & ((\Reg_file|registers[7][30]~q ))))) ) ) )

	.dataa(!\Instruction[17]~input_o ),
	.datab(!\Reg_file|registers[6][30]~q ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[7][30]~q ),
	.datae(!\Reg_file|registers[4][30]~q ),
	.dataf(!\Reg_file|registers[5][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[30]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[30]~177 .extended_lut = "off";
defparam \Reg_file|RD1[30]~177 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Reg_file|RD1[30]~177 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \Reg_file|RD1[30]~180 (
// Equation(s):
// \Reg_file|RD1[30]~180_combout  = ( \Reg_file|RD1[30]~179_combout  & ( \Reg_file|RD1[30]~177_combout  & ( (!\Instruction[19]~input_o ) # ((!\Instruction[18]~input_o  & (\Reg_file|RD1[30]~178_combout )) # (\Instruction[18]~input_o  & 
// ((\Reg_file|RD1[30]~176_combout )))) ) ) ) # ( !\Reg_file|RD1[30]~179_combout  & ( \Reg_file|RD1[30]~177_combout  & ( (!\Instruction[18]~input_o  & (\Reg_file|RD1[30]~178_combout  & ((\Instruction[19]~input_o )))) # (\Instruction[18]~input_o  & 
// (((!\Instruction[19]~input_o ) # (\Reg_file|RD1[30]~176_combout )))) ) ) ) # ( \Reg_file|RD1[30]~179_combout  & ( !\Reg_file|RD1[30]~177_combout  & ( (!\Instruction[18]~input_o  & (((!\Instruction[19]~input_o )) # (\Reg_file|RD1[30]~178_combout ))) # 
// (\Instruction[18]~input_o  & (((\Reg_file|RD1[30]~176_combout  & \Instruction[19]~input_o )))) ) ) ) # ( !\Reg_file|RD1[30]~179_combout  & ( !\Reg_file|RD1[30]~177_combout  & ( (\Instruction[19]~input_o  & ((!\Instruction[18]~input_o  & 
// (\Reg_file|RD1[30]~178_combout )) # (\Instruction[18]~input_o  & ((\Reg_file|RD1[30]~176_combout ))))) ) ) )

	.dataa(!\Reg_file|RD1[30]~178_combout ),
	.datab(!\Instruction[18]~input_o ),
	.datac(!\Reg_file|RD1[30]~176_combout ),
	.datad(!\Instruction[19]~input_o ),
	.datae(!\Reg_file|RD1[30]~179_combout ),
	.dataf(!\Reg_file|RD1[30]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[30]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[30]~180 .extended_lut = "off";
defparam \Reg_file|RD1[30]~180 .lut_mask = 64'h0047CC473347FF47;
defparam \Reg_file|RD1[30]~180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \Reg_file|RD1[30]~181 (
// Equation(s):
// \Reg_file|RD1[30]~181_combout  = ( \PCPlus8|Add0~105_sumout  & ( (\Reg_file|Equal1~0_combout ) # (\Reg_file|RD1[30]~180_combout ) ) ) # ( !\PCPlus8|Add0~105_sumout  & ( (\Reg_file|RD1[30]~180_combout  & !\Reg_file|Equal1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|RD1[30]~180_combout ),
	.datad(!\Reg_file|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[30]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[30]~181 .extended_lut = "off";
defparam \Reg_file|RD1[30]~181 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Reg_file|RD1[30]~181 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N21
cyclonev_lcell_comb \ALU_ins|Mux1~0 (
// Equation(s):
// \ALU_ins|Mux1~0_combout  = ( \Reg_file|RD1[30]~181_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) # (\ALUSrc_ins|C[30]~39_combout ) ) ) # ( !\Reg_file|RD1[30]~181_combout  & ( (\ALUSrc_ins|C[30]~39_combout  & 
// \CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUSrc_ins|C[30]~39_combout ),
	.datad(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[30]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux1~0 .extended_lut = "off";
defparam \ALU_ins|Mux1~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \ALU_ins|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N33
cyclonev_lcell_comb \ALU_ins|Add0~121 (
// Equation(s):
// \ALU_ins|Add0~121_sumout  = SUM(( !\ALUSrc_ins|C[30]~39_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \Reg_file|RD1[30]~181_combout  ) + ( \ALU_ins|Add0~118  ))
// \ALU_ins|Add0~122  = CARRY(( !\ALUSrc_ins|C[30]~39_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \Reg_file|RD1[30]~181_combout  ) + ( \ALU_ins|Add0~118  ))

	.dataa(!\Instruction[27]~input_o ),
	.datab(!\Instruction[26]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\ALUSrc_ins|C[30]~39_combout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD1[30]~181_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~121_sumout ),
	.cout(\ALU_ins|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~121 .extended_lut = "off";
defparam \ALU_ins|Add0~121 .lut_mask = 64'h0000FF00000008F7;
defparam \ALU_ins|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \MemToReg|C[30]~30 (
// Equation(s):
// \MemToReg|C[30]~30_combout  = ( \ALU_ins|Add0~121_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # ((\ALU_ins|Mux1~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[30]~input_o )))) ) ) # ( !\ALU_ins|Add0~121_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ((\ALU_ins|Mux1~0_combout )))) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & 
// (((\readData[30]~input_o )))) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(!\readData[30]~input_o ),
	.datac(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datad(!\ALU_ins|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[30]~30 .extended_lut = "off";
defparam \MemToReg|C[30]~30 .lut_mask = 64'h03530353A3F3A3F3;
defparam \MemToReg|C[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N35
dffeas \Reg_file|registers[2][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][30] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N15
cyclonev_lcell_comb \Reg_file|RD2[30]~183 (
// Equation(s):
// \Reg_file|RD2[30]~183_combout  = ( \Reg_file|registers[0][30]~q  & ( \Instruction[13]~input_o  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[2][30]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[3][30]~q ))) ) ) ) # ( 
// !\Reg_file|registers[0][30]~q  & ( \Instruction[13]~input_o  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[2][30]~q )) # (\Instruction[12]~input_o  & ((\Reg_file|registers[3][30]~q ))) ) ) ) # ( \Reg_file|registers[0][30]~q  & ( 
// !\Instruction[13]~input_o  & ( (!\Instruction[12]~input_o ) # (\Reg_file|registers[1][30]~q ) ) ) ) # ( !\Reg_file|registers[0][30]~q  & ( !\Instruction[13]~input_o  & ( (\Reg_file|registers[1][30]~q  & \Instruction[12]~input_o ) ) ) )

	.dataa(!\Reg_file|registers[2][30]~q ),
	.datab(!\Reg_file|registers[1][30]~q ),
	.datac(!\Reg_file|registers[3][30]~q ),
	.datad(!\Instruction[12]~input_o ),
	.datae(!\Reg_file|registers[0][30]~q ),
	.dataf(!\Instruction[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[30]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[30]~183 .extended_lut = "off";
defparam \Reg_file|RD2[30]~183 .lut_mask = 64'h0033FF33550F550F;
defparam \Reg_file|RD2[30]~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N21
cyclonev_lcell_comb \Reg_file|RD2[30]~185 (
// Equation(s):
// \Reg_file|RD2[30]~185_combout  = ( \Reg_file|registers[4][30]~q  & ( \Reg_file|registers[5][30]~q  & ( (!\Instruction[13]~input_o ) # ((!\Instruction[12]~input_o  & ((\Reg_file|registers[6][30]~q ))) # (\Instruction[12]~input_o  & 
// (\Reg_file|registers[7][30]~q ))) ) ) ) # ( !\Reg_file|registers[4][30]~q  & ( \Reg_file|registers[5][30]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o  & ((\Reg_file|registers[6][30]~q )))) # (\Instruction[12]~input_o  & 
// ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[7][30]~q )))) ) ) ) # ( \Reg_file|registers[4][30]~q  & ( !\Reg_file|registers[5][30]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o ) # ((\Reg_file|registers[6][30]~q )))) # 
// (\Instruction[12]~input_o  & (\Instruction[13]~input_o  & (\Reg_file|registers[7][30]~q ))) ) ) ) # ( !\Reg_file|registers[4][30]~q  & ( !\Reg_file|registers[5][30]~q  & ( (\Instruction[13]~input_o  & ((!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[6][30]~q ))) # (\Instruction[12]~input_o  & (\Reg_file|registers[7][30]~q )))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[7][30]~q ),
	.datad(!\Reg_file|registers[6][30]~q ),
	.datae(!\Reg_file|registers[4][30]~q ),
	.dataf(!\Reg_file|registers[5][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[30]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[30]~185 .extended_lut = "off";
defparam \Reg_file|RD2[30]~185 .lut_mask = 64'h012389AB4567CDEF;
defparam \Reg_file|RD2[30]~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N39
cyclonev_lcell_comb \Reg_file|RD2[30]~182 (
// Equation(s):
// \Reg_file|RD2[30]~182_combout  = ( \Reg_file|registers[8][30]~q  & ( \Reg_file|registers[10][30]~q  & ( (!\Instruction[12]~input_o ) # ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][30]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[11][30]~q )))) ) ) ) # ( !\Reg_file|registers[8][30]~q  & ( \Reg_file|registers[10][30]~q  & ( (!\Instruction[12]~input_o  & (\Instruction[13]~input_o )) # (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// (\Reg_file|registers[9][30]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[11][30]~q ))))) ) ) ) # ( \Reg_file|registers[8][30]~q  & ( !\Reg_file|registers[10][30]~q  & ( (!\Instruction[12]~input_o  & (!\Instruction[13]~input_o )) # 
// (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][30]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[11][30]~q ))))) ) ) ) # ( !\Reg_file|registers[8][30]~q  & ( !\Reg_file|registers[10][30]~q  & ( 
// (\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[9][30]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[11][30]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[9][30]~q ),
	.datad(!\Reg_file|registers[11][30]~q ),
	.datae(!\Reg_file|registers[8][30]~q ),
	.dataf(!\Reg_file|registers[10][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[30]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[30]~182 .extended_lut = "off";
defparam \Reg_file|RD2[30]~182 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Reg_file|RD2[30]~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N39
cyclonev_lcell_comb \Reg_file|RD2[30]~184 (
// Equation(s):
// \Reg_file|RD2[30]~184_combout  = ( \Reg_file|registers[13][30]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[12][30]~q )) # (\Instruction[12]~input_o ))) # (\Instruction[13]~input_o  & (!\Instruction[12]~input_o  & 
// ((\Reg_file|registers[14][30]~q )))) ) ) # ( !\Reg_file|registers[13][30]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[12][30]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[14][30]~q ))))) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Reg_file|registers[12][30]~q ),
	.datad(!\Reg_file|registers[14][30]~q ),
	.datae(!\Reg_file|registers[13][30]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[30]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[30]~184 .extended_lut = "off";
defparam \Reg_file|RD2[30]~184 .lut_mask = 64'h084C2A6E084C2A6E;
defparam \Reg_file|RD2[30]~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N48
cyclonev_lcell_comb \Reg_file|RD2[30]~186 (
// Equation(s):
// \Reg_file|RD2[30]~186_combout  = ( \Reg_file|RD2[30]~182_combout  & ( \Reg_file|RD2[30]~184_combout  & ( ((!\Instruction[14]~input_o  & (\Reg_file|RD2[30]~183_combout )) # (\Instruction[14]~input_o  & ((\Reg_file|RD2[30]~185_combout )))) # 
// (\Instruction[15]~input_o ) ) ) ) # ( !\Reg_file|RD2[30]~182_combout  & ( \Reg_file|RD2[30]~184_combout  & ( (!\Instruction[14]~input_o  & (\Reg_file|RD2[30]~183_combout  & ((!\Instruction[15]~input_o )))) # (\Instruction[14]~input_o  & 
// (((\Instruction[15]~input_o ) # (\Reg_file|RD2[30]~185_combout )))) ) ) ) # ( \Reg_file|RD2[30]~182_combout  & ( !\Reg_file|RD2[30]~184_combout  & ( (!\Instruction[14]~input_o  & (((\Instruction[15]~input_o )) # (\Reg_file|RD2[30]~183_combout ))) # 
// (\Instruction[14]~input_o  & (((\Reg_file|RD2[30]~185_combout  & !\Instruction[15]~input_o )))) ) ) ) # ( !\Reg_file|RD2[30]~182_combout  & ( !\Reg_file|RD2[30]~184_combout  & ( (!\Instruction[15]~input_o  & ((!\Instruction[14]~input_o  & 
// (\Reg_file|RD2[30]~183_combout )) # (\Instruction[14]~input_o  & ((\Reg_file|RD2[30]~185_combout ))))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Reg_file|RD2[30]~183_combout ),
	.datac(!\Reg_file|RD2[30]~185_combout ),
	.datad(!\Instruction[15]~input_o ),
	.datae(!\Reg_file|RD2[30]~182_combout ),
	.dataf(!\Reg_file|RD2[30]~184_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[30]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[30]~186 .extended_lut = "off";
defparam \Reg_file|RD2[30]~186 .lut_mask = 64'h270027AA275527FF;
defparam \Reg_file|RD2[30]~186 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \Reg_file|RD2[30]~187 (
// Equation(s):
// \Reg_file|RD2[30]~187_combout  = ( \PCPlus8|Add0~105_sumout  & ( (\Reg_file|RD2[30]~186_combout ) # (\Reg_file|Equal2~0_combout ) ) ) # ( !\PCPlus8|Add0~105_sumout  & ( (!\Reg_file|Equal2~0_combout  & \Reg_file|RD2[30]~186_combout ) ) )

	.dataa(!\Reg_file|Equal2~0_combout ),
	.datab(gnd),
	.datac(!\Reg_file|RD2[30]~186_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[30]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[30]~187 .extended_lut = "off";
defparam \Reg_file|RD2[30]~187 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Reg_file|RD2[30]~187 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \readData[31]~input (
	.i(readData[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[31]~input_o ));
// synopsys translate_off
defparam \readData[31]~input .bus_hold = "false";
defparam \readData[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y6_N2
dffeas \Reg_file|registers[2][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[2][31] .is_wysiwyg = "true";
defparam \Reg_file|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \Reg_file|registers[1][31]~feeder (
// Equation(s):
// \Reg_file|registers[1][31]~feeder_combout  = ( \MemToReg|C[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[1][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[1][31]~feeder .extended_lut = "off";
defparam \Reg_file|registers[1][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[1][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N2
dffeas \Reg_file|registers[1][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[1][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[1][21]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[1][31] .is_wysiwyg = "true";
defparam \Reg_file|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N56
dffeas \Reg_file|registers[3][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[3][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[3][31] .is_wysiwyg = "true";
defparam \Reg_file|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N14
dffeas \Reg_file|registers[0][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[0][19]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[0][31] .is_wysiwyg = "true";
defparam \Reg_file|registers[0][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N6
cyclonev_lcell_comb \Reg_file|RD1[31]~185 (
// Equation(s):
// \Reg_file|RD1[31]~185_combout  = ( \Reg_file|registers[3][31]~q  & ( \Reg_file|registers[0][31]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|registers[1][31]~q )))) # (\Instruction[17]~input_o  & 
// (((\Instruction[16]~input_o )) # (\Reg_file|registers[2][31]~q ))) ) ) ) # ( !\Reg_file|registers[3][31]~q  & ( \Reg_file|registers[0][31]~q  & ( (!\Instruction[17]~input_o  & (((!\Instruction[16]~input_o ) # (\Reg_file|registers[1][31]~q )))) # 
// (\Instruction[17]~input_o  & (\Reg_file|registers[2][31]~q  & (!\Instruction[16]~input_o ))) ) ) ) # ( \Reg_file|registers[3][31]~q  & ( !\Reg_file|registers[0][31]~q  & ( (!\Instruction[17]~input_o  & (((\Instruction[16]~input_o  & 
// \Reg_file|registers[1][31]~q )))) # (\Instruction[17]~input_o  & (((\Instruction[16]~input_o )) # (\Reg_file|registers[2][31]~q ))) ) ) ) # ( !\Reg_file|registers[3][31]~q  & ( !\Reg_file|registers[0][31]~q  & ( (!\Instruction[17]~input_o  & 
// (((\Instruction[16]~input_o  & \Reg_file|registers[1][31]~q )))) # (\Instruction[17]~input_o  & (\Reg_file|registers[2][31]~q  & (!\Instruction[16]~input_o ))) ) ) )

	.dataa(!\Reg_file|registers[2][31]~q ),
	.datab(!\Instruction[17]~input_o ),
	.datac(!\Instruction[16]~input_o ),
	.datad(!\Reg_file|registers[1][31]~q ),
	.datae(!\Reg_file|registers[3][31]~q ),
	.dataf(!\Reg_file|registers[0][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[31]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[31]~185 .extended_lut = "off";
defparam \Reg_file|RD1[31]~185 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Reg_file|RD1[31]~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N15
cyclonev_lcell_comb \Reg_file|registers[8][31]~feeder (
// Equation(s):
// \Reg_file|registers[8][31]~feeder_combout  = ( \MemToReg|C[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[8][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[8][31]~feeder .extended_lut = "off";
defparam \Reg_file|registers[8][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[8][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N17
dffeas \Reg_file|registers[8][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[8][20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[8][31] .is_wysiwyg = "true";
defparam \Reg_file|registers[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N8
dffeas \Reg_file|registers[11][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[11][23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[11][31] .is_wysiwyg = "true";
defparam \Reg_file|registers[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N23
dffeas \Reg_file|registers[10][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[10][23]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[10][31] .is_wysiwyg = "true";
defparam \Reg_file|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \Reg_file|registers[9][31]~feeder (
// Equation(s):
// \Reg_file|registers[9][31]~feeder_combout  = ( \MemToReg|C[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[9][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[9][31]~feeder .extended_lut = "off";
defparam \Reg_file|registers[9][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[9][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N56
dffeas \Reg_file|registers[9][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[9][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[9][15]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[9][31] .is_wysiwyg = "true";
defparam \Reg_file|registers[9][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N39
cyclonev_lcell_comb \Reg_file|RD1[31]~184 (
// Equation(s):
// \Reg_file|RD1[31]~184_combout  = ( \Reg_file|registers[9][31]~q  & ( \Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & ((\Reg_file|registers[10][31]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[11][31]~q )) ) ) ) # ( 
// !\Reg_file|registers[9][31]~q  & ( \Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & ((\Reg_file|registers[10][31]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[11][31]~q )) ) ) ) # ( \Reg_file|registers[9][31]~q  & ( 
// !\Instruction[17]~input_o  & ( (\Reg_file|registers[8][31]~q ) # (\Instruction[16]~input_o ) ) ) ) # ( !\Reg_file|registers[9][31]~q  & ( !\Instruction[17]~input_o  & ( (!\Instruction[16]~input_o  & \Reg_file|registers[8][31]~q ) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[8][31]~q ),
	.datac(!\Reg_file|registers[11][31]~q ),
	.datad(!\Reg_file|registers[10][31]~q ),
	.datae(!\Reg_file|registers[9][31]~q ),
	.dataf(!\Instruction[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[31]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[31]~184 .extended_lut = "off";
defparam \Reg_file|RD1[31]~184 .lut_mask = 64'h2222777705AF05AF;
defparam \Reg_file|RD1[31]~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N41
dffeas \Reg_file|registers[7][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[7][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[7][31] .is_wysiwyg = "true";
defparam \Reg_file|registers[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N20
dffeas \Reg_file|registers[6][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[6][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[6][31] .is_wysiwyg = "true";
defparam \Reg_file|registers[6][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N27
cyclonev_lcell_comb \Reg_file|registers[4][31]~feeder (
// Equation(s):
// \Reg_file|registers[4][31]~feeder_combout  = ( \MemToReg|C[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[4][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[4][31]~feeder .extended_lut = "off";
defparam \Reg_file|registers[4][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[4][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N29
dffeas \Reg_file|registers[4][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[4][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[4][31] .is_wysiwyg = "true";
defparam \Reg_file|registers[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N14
dffeas \Reg_file|registers[5][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[5][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[5][31] .is_wysiwyg = "true";
defparam \Reg_file|registers[5][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N15
cyclonev_lcell_comb \Reg_file|RD1[31]~183 (
// Equation(s):
// \Reg_file|RD1[31]~183_combout  = ( \Reg_file|registers[4][31]~q  & ( \Reg_file|registers[5][31]~q  & ( (!\Instruction[17]~input_o ) # ((!\Instruction[16]~input_o  & ((\Reg_file|registers[6][31]~q ))) # (\Instruction[16]~input_o  & 
// (\Reg_file|registers[7][31]~q ))) ) ) ) # ( !\Reg_file|registers[4][31]~q  & ( \Reg_file|registers[5][31]~q  & ( (!\Instruction[16]~input_o  & (((\Instruction[17]~input_o  & \Reg_file|registers[6][31]~q )))) # (\Instruction[16]~input_o  & 
// (((!\Instruction[17]~input_o )) # (\Reg_file|registers[7][31]~q ))) ) ) ) # ( \Reg_file|registers[4][31]~q  & ( !\Reg_file|registers[5][31]~q  & ( (!\Instruction[16]~input_o  & (((!\Instruction[17]~input_o ) # (\Reg_file|registers[6][31]~q )))) # 
// (\Instruction[16]~input_o  & (\Reg_file|registers[7][31]~q  & (\Instruction[17]~input_o ))) ) ) ) # ( !\Reg_file|registers[4][31]~q  & ( !\Reg_file|registers[5][31]~q  & ( (\Instruction[17]~input_o  & ((!\Instruction[16]~input_o  & 
// ((\Reg_file|registers[6][31]~q ))) # (\Instruction[16]~input_o  & (\Reg_file|registers[7][31]~q )))) ) ) )

	.dataa(!\Instruction[16]~input_o ),
	.datab(!\Reg_file|registers[7][31]~q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[6][31]~q ),
	.datae(!\Reg_file|registers[4][31]~q ),
	.dataf(!\Reg_file|registers[5][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[31]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[31]~183 .extended_lut = "off";
defparam \Reg_file|RD1[31]~183 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Reg_file|RD1[31]~183 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N29
dffeas \Reg_file|registers[13][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[13][23]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[13][31] .is_wysiwyg = "true";
defparam \Reg_file|registers[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N32
dffeas \Reg_file|registers[14][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemToReg|C[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Reg_file|registers[14][26]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[14][31] .is_wysiwyg = "true";
defparam \Reg_file|registers[14][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \Reg_file|registers[12][31]~feeder (
// Equation(s):
// \Reg_file|registers[12][31]~feeder_combout  = ( \MemToReg|C[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemToReg|C[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|registers[12][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|registers[12][31]~feeder .extended_lut = "off";
defparam \Reg_file|registers[12][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg_file|registers[12][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N20
dffeas \Reg_file|registers[12][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Reg_file|registers[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Reg_file|registers[12][24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_file|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_file|registers[12][31] .is_wysiwyg = "true";
defparam \Reg_file|registers[12][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \Reg_file|RD1[31]~182 (
// Equation(s):
// \Reg_file|RD1[31]~182_combout  = ( \Instruction[16]~input_o  & ( (\Reg_file|registers[13][31]~q  & !\Instruction[17]~input_o ) ) ) # ( !\Instruction[16]~input_o  & ( (!\Instruction[17]~input_o  & ((\Reg_file|registers[12][31]~q ))) # 
// (\Instruction[17]~input_o  & (\Reg_file|registers[14][31]~q )) ) )

	.dataa(!\Reg_file|registers[13][31]~q ),
	.datab(!\Reg_file|registers[14][31]~q ),
	.datac(!\Instruction[17]~input_o ),
	.datad(!\Reg_file|registers[12][31]~q ),
	.datae(!\Instruction[16]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[31]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[31]~182 .extended_lut = "off";
defparam \Reg_file|RD1[31]~182 .lut_mask = 64'h03F3505003F35050;
defparam \Reg_file|RD1[31]~182 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \Reg_file|RD1[31]~186 (
// Equation(s):
// \Reg_file|RD1[31]~186_combout  = ( \Instruction[18]~input_o  & ( \Reg_file|RD1[31]~182_combout  & ( (\Reg_file|RD1[31]~183_combout ) # (\Instruction[19]~input_o ) ) ) ) # ( !\Instruction[18]~input_o  & ( \Reg_file|RD1[31]~182_combout  & ( 
// (!\Instruction[19]~input_o  & (\Reg_file|RD1[31]~185_combout )) # (\Instruction[19]~input_o  & ((\Reg_file|RD1[31]~184_combout ))) ) ) ) # ( \Instruction[18]~input_o  & ( !\Reg_file|RD1[31]~182_combout  & ( (!\Instruction[19]~input_o  & 
// \Reg_file|RD1[31]~183_combout ) ) ) ) # ( !\Instruction[18]~input_o  & ( !\Reg_file|RD1[31]~182_combout  & ( (!\Instruction[19]~input_o  & (\Reg_file|RD1[31]~185_combout )) # (\Instruction[19]~input_o  & ((\Reg_file|RD1[31]~184_combout ))) ) ) )

	.dataa(!\Instruction[19]~input_o ),
	.datab(!\Reg_file|RD1[31]~185_combout ),
	.datac(!\Reg_file|RD1[31]~184_combout ),
	.datad(!\Reg_file|RD1[31]~183_combout ),
	.datae(!\Instruction[18]~input_o ),
	.dataf(!\Reg_file|RD1[31]~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[31]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[31]~186 .extended_lut = "off";
defparam \Reg_file|RD1[31]~186 .lut_mask = 64'h272700AA272755FF;
defparam \Reg_file|RD1[31]~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N36
cyclonev_lcell_comb \Reg_file|RD1[31]~187 (
// Equation(s):
// \Reg_file|RD1[31]~187_combout  = ( \PCPlus8|Add0~109_sumout  & ( (\Reg_file|RD1[31]~186_combout ) # (\Reg_file|Equal1~0_combout ) ) ) # ( !\PCPlus8|Add0~109_sumout  & ( (!\Reg_file|Equal1~0_combout  & \Reg_file|RD1[31]~186_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reg_file|Equal1~0_combout ),
	.datad(!\Reg_file|RD1[31]~186_combout ),
	.datae(gnd),
	.dataf(!\PCPlus8|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD1[31]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD1[31]~187 .extended_lut = "off";
defparam \Reg_file|RD1[31]~187 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Reg_file|RD1[31]~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N21
cyclonev_lcell_comb \Reg_file|RD2[31]~191 (
// Equation(s):
// \Reg_file|RD2[31]~191_combout  = ( \Reg_file|registers[4][31]~q  & ( \Reg_file|registers[7][31]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )) # (\Reg_file|registers[6][31]~q ))) # (\Instruction[12]~input_o  & 
// (((\Instruction[13]~input_o ) # (\Reg_file|registers[5][31]~q )))) ) ) ) # ( !\Reg_file|registers[4][31]~q  & ( \Reg_file|registers[7][31]~q  & ( (!\Instruction[12]~input_o  & (\Reg_file|registers[6][31]~q  & ((\Instruction[13]~input_o )))) # 
// (\Instruction[12]~input_o  & (((\Instruction[13]~input_o ) # (\Reg_file|registers[5][31]~q )))) ) ) ) # ( \Reg_file|registers[4][31]~q  & ( !\Reg_file|registers[7][31]~q  & ( (!\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )) # 
// (\Reg_file|registers[6][31]~q ))) # (\Instruction[12]~input_o  & (((\Reg_file|registers[5][31]~q  & !\Instruction[13]~input_o )))) ) ) ) # ( !\Reg_file|registers[4][31]~q  & ( !\Reg_file|registers[7][31]~q  & ( (!\Instruction[12]~input_o  & 
// (\Reg_file|registers[6][31]~q  & ((\Instruction[13]~input_o )))) # (\Instruction[12]~input_o  & (((\Reg_file|registers[5][31]~q  & !\Instruction[13]~input_o )))) ) ) )

	.dataa(!\Reg_file|registers[6][31]~q ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Reg_file|registers[5][31]~q ),
	.datad(!\Instruction[13]~input_o ),
	.datae(!\Reg_file|registers[4][31]~q ),
	.dataf(!\Reg_file|registers[7][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[31]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[31]~191 .extended_lut = "off";
defparam \Reg_file|RD2[31]~191 .lut_mask = 64'h0344CF440377CF77;
defparam \Reg_file|RD2[31]~191 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N57
cyclonev_lcell_comb \Reg_file|RD2[31]~189 (
// Equation(s):
// \Reg_file|RD2[31]~189_combout  = ( \Reg_file|registers[3][31]~q  & ( \Reg_file|registers[1][31]~q  & ( ((!\Instruction[13]~input_o  & (\Reg_file|registers[0][31]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[2][31]~q )))) # 
// (\Instruction[12]~input_o ) ) ) ) # ( !\Reg_file|registers[3][31]~q  & ( \Reg_file|registers[1][31]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[0][31]~q )) # (\Instruction[13]~input_o  & 
// ((\Reg_file|registers[2][31]~q ))))) # (\Instruction[12]~input_o  & (((!\Instruction[13]~input_o )))) ) ) ) # ( \Reg_file|registers[3][31]~q  & ( !\Reg_file|registers[1][31]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & 
// (\Reg_file|registers[0][31]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[2][31]~q ))))) # (\Instruction[12]~input_o  & (((\Instruction[13]~input_o )))) ) ) ) # ( !\Reg_file|registers[3][31]~q  & ( !\Reg_file|registers[1][31]~q  & ( 
// (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & (\Reg_file|registers[0][31]~q )) # (\Instruction[13]~input_o  & ((\Reg_file|registers[2][31]~q ))))) ) ) )

	.dataa(!\Instruction[12]~input_o ),
	.datab(!\Reg_file|registers[0][31]~q ),
	.datac(!\Instruction[13]~input_o ),
	.datad(!\Reg_file|registers[2][31]~q ),
	.datae(!\Reg_file|registers[3][31]~q ),
	.dataf(!\Reg_file|registers[1][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[31]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[31]~189 .extended_lut = "off";
defparam \Reg_file|RD2[31]~189 .lut_mask = 64'h202A252F707A757F;
defparam \Reg_file|RD2[31]~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N9
cyclonev_lcell_comb \Reg_file|RD2[31]~188 (
// Equation(s):
// \Reg_file|RD2[31]~188_combout  = ( \Instruction[12]~input_o  & ( \Reg_file|registers[11][31]~q  & ( (\Reg_file|registers[9][31]~q ) # (\Instruction[13]~input_o ) ) ) ) # ( !\Instruction[12]~input_o  & ( \Reg_file|registers[11][31]~q  & ( 
// (!\Instruction[13]~input_o  & ((\Reg_file|registers[8][31]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[10][31]~q )) ) ) ) # ( \Instruction[12]~input_o  & ( !\Reg_file|registers[11][31]~q  & ( (!\Instruction[13]~input_o  & 
// \Reg_file|registers[9][31]~q ) ) ) ) # ( !\Instruction[12]~input_o  & ( !\Reg_file|registers[11][31]~q  & ( (!\Instruction[13]~input_o  & ((\Reg_file|registers[8][31]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[10][31]~q )) ) ) )

	.dataa(!\Reg_file|registers[10][31]~q ),
	.datab(!\Instruction[13]~input_o ),
	.datac(!\Reg_file|registers[8][31]~q ),
	.datad(!\Reg_file|registers[9][31]~q ),
	.datae(!\Instruction[12]~input_o ),
	.dataf(!\Reg_file|registers[11][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[31]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[31]~188 .extended_lut = "off";
defparam \Reg_file|RD2[31]~188 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \Reg_file|RD2[31]~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N57
cyclonev_lcell_comb \Reg_file|RD2[31]~190 (
// Equation(s):
// \Reg_file|RD2[31]~190_combout  = ( \Reg_file|registers[13][31]~q  & ( (!\Instruction[13]~input_o  & (((\Reg_file|registers[12][31]~q )) # (\Instruction[12]~input_o ))) # (\Instruction[13]~input_o  & (!\Instruction[12]~input_o  & 
// (\Reg_file|registers[14][31]~q ))) ) ) # ( !\Reg_file|registers[13][31]~q  & ( (!\Instruction[12]~input_o  & ((!\Instruction[13]~input_o  & ((\Reg_file|registers[12][31]~q ))) # (\Instruction[13]~input_o  & (\Reg_file|registers[14][31]~q )))) ) )

	.dataa(!\Instruction[13]~input_o ),
	.datab(!\Instruction[12]~input_o ),
	.datac(!\Reg_file|registers[14][31]~q ),
	.datad(!\Reg_file|registers[12][31]~q ),
	.datae(!\Reg_file|registers[13][31]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[31]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[31]~190 .extended_lut = "off";
defparam \Reg_file|RD2[31]~190 .lut_mask = 64'h048C26AE048C26AE;
defparam \Reg_file|RD2[31]~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N45
cyclonev_lcell_comb \Reg_file|RD2[31]~192 (
// Equation(s):
// \Reg_file|RD2[31]~192_combout  = ( \Reg_file|RD2[31]~188_combout  & ( \Reg_file|RD2[31]~190_combout  & ( ((!\Instruction[14]~input_o  & ((\Reg_file|RD2[31]~189_combout ))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[31]~191_combout ))) # 
// (\Instruction[15]~input_o ) ) ) ) # ( !\Reg_file|RD2[31]~188_combout  & ( \Reg_file|RD2[31]~190_combout  & ( (!\Instruction[14]~input_o  & (!\Instruction[15]~input_o  & ((\Reg_file|RD2[31]~189_combout )))) # (\Instruction[14]~input_o  & 
// (((\Reg_file|RD2[31]~191_combout )) # (\Instruction[15]~input_o ))) ) ) ) # ( \Reg_file|RD2[31]~188_combout  & ( !\Reg_file|RD2[31]~190_combout  & ( (!\Instruction[14]~input_o  & (((\Reg_file|RD2[31]~189_combout )) # (\Instruction[15]~input_o ))) # 
// (\Instruction[14]~input_o  & (!\Instruction[15]~input_o  & (\Reg_file|RD2[31]~191_combout ))) ) ) ) # ( !\Reg_file|RD2[31]~188_combout  & ( !\Reg_file|RD2[31]~190_combout  & ( (!\Instruction[15]~input_o  & ((!\Instruction[14]~input_o  & 
// ((\Reg_file|RD2[31]~189_combout ))) # (\Instruction[14]~input_o  & (\Reg_file|RD2[31]~191_combout )))) ) ) )

	.dataa(!\Instruction[14]~input_o ),
	.datab(!\Instruction[15]~input_o ),
	.datac(!\Reg_file|RD2[31]~191_combout ),
	.datad(!\Reg_file|RD2[31]~189_combout ),
	.datae(!\Reg_file|RD2[31]~188_combout ),
	.dataf(!\Reg_file|RD2[31]~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[31]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[31]~192 .extended_lut = "off";
defparam \Reg_file|RD2[31]~192 .lut_mask = 64'h048C26AE159D37BF;
defparam \Reg_file|RD2[31]~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N21
cyclonev_lcell_comb \ALUSrc_ins|C[31]~40 (
// Equation(s):
// \ALUSrc_ins|C[31]~40_combout  = ( \Reg_file|RD2[31]~192_combout  & ( ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & ((!\Reg_file|Equal2~0_combout ) # (\PCPlus8|Add0~109_sumout )))) # (\ALUSrc_ins|C[25]~33_combout ) ) ) # ( !\Reg_file|RD2[31]~192_combout  & ( 
// ((\CU_Inst|inst_Main_Deco|Mux0~0_combout  & (\Reg_file|Equal2~0_combout  & \PCPlus8|Add0~109_sumout ))) # (\ALUSrc_ins|C[25]~33_combout ) ) )

	.dataa(!\CU_Inst|inst_Main_Deco|Mux0~0_combout ),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(!\ALUSrc_ins|C[25]~33_combout ),
	.datad(!\PCPlus8|Add0~109_sumout ),
	.datae(gnd),
	.dataf(!\Reg_file|RD2[31]~192_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUSrc_ins|C[31]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUSrc_ins|C[31]~40 .extended_lut = "off";
defparam \ALUSrc_ins|C[31]~40 .lut_mask = 64'h0F1F0F1F4F5F4F5F;
defparam \ALUSrc_ins|C[31]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \ALU_ins|Mux0~0 (
// Equation(s):
// \ALU_ins|Mux0~0_combout  = ( \ALUSrc_ins|C[31]~40_combout  & ( (\Reg_file|RD1[31]~187_combout ) # (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ) ) ) # ( !\ALUSrc_ins|C[31]~40_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~1_combout  & 
// \Reg_file|RD1[31]~187_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~1_combout ),
	.datad(!\Reg_file|RD1[31]~187_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[31]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux0~0 .extended_lut = "off";
defparam \ALU_ins|Mux0~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \ALU_ins|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \ALU_ins|Add0~125 (
// Equation(s):
// \ALU_ins|Add0~125_sumout  = SUM(( \Reg_file|RD1[31]~187_combout  ) + ( !\ALUSrc_ins|C[31]~40_combout  $ ((((!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ) # (\Instruction[26]~input_o )) # (\Instruction[27]~input_o ))) ) + ( \ALU_ins|Add0~122  ))

	.dataa(!\Instruction[27]~input_o ),
	.datab(!\Instruction[26]~input_o ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~0_combout ),
	.datad(!\Reg_file|RD1[31]~187_combout ),
	.datae(gnd),
	.dataf(!\ALUSrc_ins|C[31]~40_combout ),
	.datag(gnd),
	.cin(\ALU_ins|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_ins|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Add0~125 .extended_lut = "off";
defparam \ALU_ins|Add0~125 .lut_mask = 64'h0000F708000000FF;
defparam \ALU_ins|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \MemToReg|C[31]~31 (
// Equation(s):
// \MemToReg|C[31]~31_combout  = ( \ALU_ins|Mux0~0_combout  & ( \ALU_ins|Add0~125_sumout  & ( (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) # (\readData[31]~input_o ) ) ) ) # ( !\ALU_ins|Mux0~0_combout  & ( \ALU_ins|Add0~125_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout )) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((\readData[31]~input_o ))) ) ) ) # ( \ALU_ins|Mux0~0_combout  & ( !\ALU_ins|Add0~125_sumout  & ( 
// (!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout )) # (\CU_Inst|inst_Main_Deco|MemtoReg~0_combout  & ((\readData[31]~input_o ))) ) ) ) # ( !\ALU_ins|Mux0~0_combout  & ( !\ALU_ins|Add0~125_sumout  & ( 
// (\readData[31]~input_o  & \CU_Inst|inst_Main_Deco|MemtoReg~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datac(!\readData[31]~input_o ),
	.datad(!\CU_Inst|inst_Main_Deco|MemtoReg~0_combout ),
	.datae(!\ALU_ins|Mux0~0_combout ),
	.dataf(!\ALU_ins|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemToReg|C[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemToReg|C[31]~31 .extended_lut = "off";
defparam \MemToReg|C[31]~31 .lut_mask = 64'h000F330FCC0FFF0F;
defparam \MemToReg|C[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N29
dffeas \PC_Register|Q[31] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~117_sumout ),
	.asdata(\MemToReg|C[31]~31_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CU_Inst|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[31] .is_wysiwyg = "true";
defparam \PC_Register|Q[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N27
cyclonev_lcell_comb \PCPlus4|Add0~117 (
// Equation(s):
// \PCPlus4|Add0~117_sumout  = SUM(( \PC_Register|Q [31] ) + ( GND ) + ( \PCPlus4|Add0~114  ))

	.dataa(!\PC_Register|Q [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~117 .extended_lut = "off";
defparam \PCPlus4|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N57
cyclonev_lcell_comb \PCPlus8|Add0~109 (
// Equation(s):
// \PCPlus8|Add0~109_sumout  = SUM(( \PCPlus4|Add0~117_sumout  ) + ( GND ) + ( \PCPlus8|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCPlus4|Add0~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus8|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus8|Add0~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PCPlus8|Add0~109 .extended_lut = "off";
defparam \PCPlus8|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus8|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \Reg_file|RD2[31]~193 (
// Equation(s):
// \Reg_file|RD2[31]~193_combout  = ( \PCPlus8|Add0~109_sumout  & ( \Reg_file|RD2[31]~192_combout  ) ) # ( !\PCPlus8|Add0~109_sumout  & ( \Reg_file|RD2[31]~192_combout  & ( !\Reg_file|Equal2~0_combout  ) ) ) # ( \PCPlus8|Add0~109_sumout  & ( 
// !\Reg_file|RD2[31]~192_combout  & ( \Reg_file|Equal2~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Reg_file|Equal2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PCPlus8|Add0~109_sumout ),
	.dataf(!\Reg_file|RD2[31]~192_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg_file|RD2[31]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg_file|RD2[31]~193 .extended_lut = "off";
defparam \Reg_file|RD2[31]~193 .lut_mask = 64'h00003333CCCCFFFF;
defparam \Reg_file|RD2[31]~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N42
cyclonev_lcell_comb \CU_Inst|MemWrite~0 (
// Equation(s):
// \CU_Inst|MemWrite~0_combout  = (!\Instruction[27]~input_o  & (\Instruction[26]~input_o  & (!\Instruction[20]~input_o  & \CU_Inst|inst_Condition_Check|Mux0~0_combout )))

	.dataa(!\Instruction[27]~input_o ),
	.datab(!\Instruction[26]~input_o ),
	.datac(!\Instruction[20]~input_o ),
	.datad(!\CU_Inst|inst_Condition_Check|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU_Inst|MemWrite~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU_Inst|MemWrite~0 .extended_lut = "off";
defparam \CU_Inst|MemWrite~0 .lut_mask = 64'h0020002000200020;
defparam \CU_Inst|MemWrite~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N27
cyclonev_lcell_comb \ALU_ins|Mux31~1 (
// Equation(s):
// \ALU_ins|Mux31~1_combout  = ( \ALU_ins|Add0~1_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux31~0_combout ) ) ) # ( !\ALU_ins|Add0~1_sumout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Mux31~0_combout ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(gnd),
	.datac(!\ALU_ins|Mux31~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux31~1 .extended_lut = "off";
defparam \ALU_ins|Mux31~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \ALU_ins|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N0
cyclonev_lcell_comb \ALU_ins|Mux30~1 (
// Equation(s):
// \ALU_ins|Mux30~1_combout  = ( \CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ( \ALU_ins|Mux30~0_combout  ) ) # ( !\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ( \ALU_ins|Add0~5_sumout  ) )

	.dataa(gnd),
	.datab(!\ALU_ins|Mux30~0_combout ),
	.datac(!\ALU_ins|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux30~1 .extended_lut = "off";
defparam \ALU_ins|Mux30~1 .lut_mask = 64'h0F0F0F0F33333333;
defparam \ALU_ins|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N0
cyclonev_lcell_comb \ALU_ins|Mux26~1 (
// Equation(s):
// \ALU_ins|Mux26~1_combout  = ( \ALU_ins|Add0~21_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux26~0_combout ) ) ) # ( !\ALU_ins|Add0~21_sumout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Mux26~0_combout ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(gnd),
	.datac(!\ALU_ins|Mux26~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux26~1 .extended_lut = "off";
defparam \ALU_ins|Mux26~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \ALU_ins|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N27
cyclonev_lcell_comb \ALU_ins|Mux25~1 (
// Equation(s):
// \ALU_ins|Mux25~1_combout  = ( \ALU_ins|Add0~25_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux25~0_combout ) ) ) # ( !\ALU_ins|Add0~25_sumout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Mux25~0_combout ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(gnd),
	.datac(!\ALU_ins|Mux25~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux25~1 .extended_lut = "off";
defparam \ALU_ins|Mux25~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \ALU_ins|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N30
cyclonev_lcell_comb \ALU_ins|Mux24~1 (
// Equation(s):
// \ALU_ins|Mux24~1_combout  = ( \ALU_ins|Add0~29_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux24~0_combout ) ) ) # ( !\ALU_ins|Add0~29_sumout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Mux24~0_combout ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(gnd),
	.datac(!\ALU_ins|Mux24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux24~1 .extended_lut = "off";
defparam \ALU_ins|Mux24~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \ALU_ins|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \ALU_ins|Mux23~1 (
// Equation(s):
// \ALU_ins|Mux23~1_combout  = ( \ALU_ins|Mux23~0_combout  & ( (\ALU_ins|Add0~33_sumout ) # (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) ) ) # ( !\ALU_ins|Mux23~0_combout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Add0~33_sumout ) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datac(!\ALU_ins|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_ins|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux23~1 .extended_lut = "off";
defparam \ALU_ins|Mux23~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \ALU_ins|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \ALU_ins|Mux22~1 (
// Equation(s):
// \ALU_ins|Mux22~1_combout  = ( \ALU_ins|Add0~37_sumout  & ( \ALU_ins|Mux22~0_combout  ) ) # ( !\ALU_ins|Add0~37_sumout  & ( \ALU_ins|Mux22~0_combout  & ( \CU_Inst|inst_ALU_Deco|ALUControl~2_combout  ) ) ) # ( \ALU_ins|Add0~37_sumout  & ( 
// !\ALU_ins|Mux22~0_combout  & ( !\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALU_ins|Add0~37_sumout ),
	.dataf(!\ALU_ins|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux22~1 .extended_lut = "off";
defparam \ALU_ins|Mux22~1 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \ALU_ins|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N57
cyclonev_lcell_comb \ALU_ins|Mux21~1 (
// Equation(s):
// \ALU_ins|Mux21~1_combout  = ( \ALU_ins|Add0~41_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux21~0_combout ) ) ) # ( !\ALU_ins|Add0~41_sumout  & ( (\ALU_ins|Mux21~0_combout  & \CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) ) )

	.dataa(!\ALU_ins|Mux21~0_combout ),
	.datab(gnd),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux21~1 .extended_lut = "off";
defparam \ALU_ins|Mux21~1 .lut_mask = 64'h05050505F5F5F5F5;
defparam \ALU_ins|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \ALU_ins|Mux20~1 (
// Equation(s):
// \ALU_ins|Mux20~1_combout  = ( \ALU_ins|Mux20~0_combout  & ( (\ALU_ins|Add0~45_sumout ) # (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) ) ) # ( !\ALU_ins|Mux20~0_combout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Add0~45_sumout ) ) )

	.dataa(gnd),
	.datab(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datac(!\ALU_ins|Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_ins|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux20~1 .extended_lut = "off";
defparam \ALU_ins|Mux20~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \ALU_ins|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N21
cyclonev_lcell_comb \ALU_ins|Mux19~1 (
// Equation(s):
// \ALU_ins|Mux19~1_combout  = ( \ALU_ins|Add0~49_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux19~0_combout ) ) ) # ( !\ALU_ins|Add0~49_sumout  & ( (\ALU_ins|Mux19~0_combout  & \CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_ins|Mux19~0_combout ),
	.datad(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux19~1 .extended_lut = "off";
defparam \ALU_ins|Mux19~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU_ins|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \ALU_ins|Mux18~1 (
// Equation(s):
// \ALU_ins|Mux18~1_combout  = (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & (\ALU_ins|Add0~53_sumout )) # (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ((\ALU_ins|Mux18~0_combout )))

	.dataa(!\ALU_ins|Add0~53_sumout ),
	.datab(!\ALU_ins|Mux18~0_combout ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux18~1 .extended_lut = "off";
defparam \ALU_ins|Mux18~1 .lut_mask = 64'h5353535353535353;
defparam \ALU_ins|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \ALU_ins|Mux17~1 (
// Equation(s):
// \ALU_ins|Mux17~1_combout  = ( \ALU_ins|Add0~57_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux17~0_combout ) ) ) # ( !\ALU_ins|Add0~57_sumout  & ( (\ALU_ins|Mux17~0_combout  & \CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_ins|Mux17~0_combout ),
	.datad(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux17~1 .extended_lut = "off";
defparam \ALU_ins|Mux17~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU_ins|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \ALU_ins|Mux16~1 (
// Equation(s):
// \ALU_ins|Mux16~1_combout  = ( \CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ( \ALU_ins|Add0~61_sumout  & ( \ALU_ins|Mux16~0_combout  ) ) ) # ( !\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ( \ALU_ins|Add0~61_sumout  ) ) # ( 
// \CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ( !\ALU_ins|Add0~61_sumout  & ( \ALU_ins|Mux16~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\ALU_ins|Mux16~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.dataf(!\ALU_ins|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux16~1 .extended_lut = "off";
defparam \ALU_ins|Mux16~1 .lut_mask = 64'h00003333FFFF3333;
defparam \ALU_ins|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N54
cyclonev_lcell_comb \ALU_ins|Mux15~1 (
// Equation(s):
// \ALU_ins|Mux15~1_combout  = (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ((\ALU_ins|Add0~65_sumout ))) # (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & (\ALU_ins|Mux15~0_combout ))

	.dataa(gnd),
	.datab(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datac(!\ALU_ins|Mux15~0_combout ),
	.datad(!\ALU_ins|Add0~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux15~1 .extended_lut = "off";
defparam \ALU_ins|Mux15~1 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \ALU_ins|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N54
cyclonev_lcell_comb \ALU_ins|Mux14~1 (
// Equation(s):
// \ALU_ins|Mux14~1_combout  = ( \ALU_ins|Mux14~0_combout  & ( (\ALU_ins|Add0~69_sumout ) # (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) ) ) # ( !\ALU_ins|Mux14~0_combout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Add0~69_sumout ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(gnd),
	.datac(!\ALU_ins|Add0~69_sumout ),
	.datad(gnd),
	.datae(!\ALU_ins|Mux14~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux14~1 .extended_lut = "off";
defparam \ALU_ins|Mux14~1 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \ALU_ins|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N45
cyclonev_lcell_comb \ALU_ins|Mux13~1 (
// Equation(s):
// \ALU_ins|Mux13~1_combout  = ( \ALU_ins|Add0~73_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux13~0_combout ) ) ) # ( !\ALU_ins|Add0~73_sumout  & ( (\ALU_ins|Mux13~0_combout  & \CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) ) )

	.dataa(gnd),
	.datab(!\ALU_ins|Mux13~0_combout ),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux13~1 .extended_lut = "off";
defparam \ALU_ins|Mux13~1 .lut_mask = 64'h03030303F3F3F3F3;
defparam \ALU_ins|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N21
cyclonev_lcell_comb \ALU_ins|Mux12~1 (
// Equation(s):
// \ALU_ins|Mux12~1_combout  = ( \ALU_ins|Mux12~0_combout  & ( (\ALU_ins|Add0~77_sumout ) # (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) ) ) # ( !\ALU_ins|Mux12~0_combout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Add0~77_sumout ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU_ins|Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux12~1 .extended_lut = "off";
defparam \ALU_ins|Mux12~1 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \ALU_ins|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N3
cyclonev_lcell_comb \ALU_ins|Mux11~1 (
// Equation(s):
// \ALU_ins|Mux11~1_combout  = ( \CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ( \ALU_ins|Mux11~0_combout  ) ) # ( !\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ( \ALU_ins|Add0~81_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_ins|Mux11~0_combout ),
	.datad(!\ALU_ins|Add0~81_sumout ),
	.datae(gnd),
	.dataf(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux11~1 .extended_lut = "off";
defparam \ALU_ins|Mux11~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ALU_ins|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N12
cyclonev_lcell_comb \ALU_ins|Mux10~1 (
// Equation(s):
// \ALU_ins|Mux10~1_combout  = ( \ALU_ins|Mux10~0_combout  & ( (\ALU_ins|Add0~85_sumout ) # (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) ) ) # ( !\ALU_ins|Mux10~0_combout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Add0~85_sumout ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(gnd),
	.datac(!\ALU_ins|Add0~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_ins|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux10~1 .extended_lut = "off";
defparam \ALU_ins|Mux10~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ALU_ins|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N57
cyclonev_lcell_comb \ALU_ins|Mux9~1 (
// Equation(s):
// \ALU_ins|Mux9~1_combout  = ( \CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ( \ALU_ins|Add0~89_sumout  & ( \ALU_ins|Mux9~0_combout  ) ) ) # ( !\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ( \ALU_ins|Add0~89_sumout  ) ) # ( 
// \CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ( !\ALU_ins|Add0~89_sumout  & ( \ALU_ins|Mux9~0_combout  ) ) )

	.dataa(!\ALU_ins|Mux9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.dataf(!\ALU_ins|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux9~1 .extended_lut = "off";
defparam \ALU_ins|Mux9~1 .lut_mask = 64'h00005555FFFF5555;
defparam \ALU_ins|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \ALU_ins|Mux8~1 (
// Equation(s):
// \ALU_ins|Mux8~1_combout  = ( \ALU_ins|Add0~93_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux8~0_combout ) ) ) # ( !\ALU_ins|Add0~93_sumout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Mux8~0_combout ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(gnd),
	.datac(!\ALU_ins|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux8~1 .extended_lut = "off";
defparam \ALU_ins|Mux8~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \ALU_ins|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N3
cyclonev_lcell_comb \ALU_ins|Mux7~1 (
// Equation(s):
// \ALU_ins|Mux7~1_combout  = ( \ALU_ins|Add0~97_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux7~0_combout ) ) ) # ( !\ALU_ins|Add0~97_sumout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & \ALU_ins|Mux7~0_combout ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(gnd),
	.datac(!\ALU_ins|Mux7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux7~1 .extended_lut = "off";
defparam \ALU_ins|Mux7~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \ALU_ins|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N39
cyclonev_lcell_comb \ALU_ins|Mux6~1 (
// Equation(s):
// \ALU_ins|Mux6~1_combout  = ( \ALU_ins|Add0~101_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux6~0_combout ) ) ) # ( !\ALU_ins|Add0~101_sumout  & ( (\ALU_ins|Mux6~0_combout  & \CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) ) )

	.dataa(!\ALU_ins|Mux6~0_combout ),
	.datab(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux6~1 .extended_lut = "off";
defparam \ALU_ins|Mux6~1 .lut_mask = 64'h11111111DDDDDDDD;
defparam \ALU_ins|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N54
cyclonev_lcell_comb \ALU_ins|Mux5~1 (
// Equation(s):
// \ALU_ins|Mux5~1_combout  = ( \ALU_ins|Add0~105_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux5~0_combout ) ) ) # ( !\ALU_ins|Add0~105_sumout  & ( (\ALU_ins|Mux5~0_combout  & \CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) ) )

	.dataa(!\ALU_ins|Mux5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux5~1 .extended_lut = "off";
defparam \ALU_ins|Mux5~1 .lut_mask = 64'h00550055FF55FF55;
defparam \ALU_ins|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \ALU_ins|Mux4~1 (
// Equation(s):
// \ALU_ins|Mux4~1_combout  = ( \CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ( \ALU_ins|Mux4~0_combout  ) ) # ( !\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  & ( \ALU_ins|Add0~109_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_ins|Add0~109_sumout ),
	.datad(!\ALU_ins|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux4~1 .extended_lut = "off";
defparam \ALU_ins|Mux4~1 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \ALU_ins|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N42
cyclonev_lcell_comb \ALU_ins|Mux3~1 (
// Equation(s):
// \ALU_ins|Mux3~1_combout  = ( \ALU_ins|Mux3~0_combout  & ( \ALU_ins|Add0~113_sumout  ) ) # ( !\ALU_ins|Mux3~0_combout  & ( \ALU_ins|Add0~113_sumout  & ( !\CU_Inst|inst_ALU_Deco|ALUControl~2_combout  ) ) ) # ( \ALU_ins|Mux3~0_combout  & ( 
// !\ALU_ins|Add0~113_sumout  & ( \CU_Inst|inst_ALU_Deco|ALUControl~2_combout  ) ) )

	.dataa(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALU_ins|Mux3~0_combout ),
	.dataf(!\ALU_ins|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux3~1 .extended_lut = "off";
defparam \ALU_ins|Mux3~1 .lut_mask = 64'h00005555AAAAFFFF;
defparam \ALU_ins|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \ALU_ins|Mux2~1 (
// Equation(s):
// \ALU_ins|Mux2~1_combout  = ( \ALU_ins|Add0~117_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux2~0_combout ) ) ) # ( !\ALU_ins|Add0~117_sumout  & ( (\ALU_ins|Mux2~0_combout  & \CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) ) )

	.dataa(gnd),
	.datab(!\ALU_ins|Mux2~0_combout ),
	.datac(gnd),
	.datad(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux2~1 .extended_lut = "off";
defparam \ALU_ins|Mux2~1 .lut_mask = 64'h00330033FF33FF33;
defparam \ALU_ins|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N21
cyclonev_lcell_comb \ALU_ins|Mux1~1 (
// Equation(s):
// \ALU_ins|Mux1~1_combout  = ( \ALU_ins|Mux1~0_combout  & ( (\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Add0~121_sumout ) ) ) # ( !\ALU_ins|Mux1~0_combout  & ( (\ALU_ins|Add0~121_sumout  & !\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) ) )

	.dataa(!\ALU_ins|Add0~121_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datae(!\ALU_ins|Mux1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux1~1 .extended_lut = "off";
defparam \ALU_ins|Mux1~1 .lut_mask = 64'h550055FF550055FF;
defparam \ALU_ins|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N3
cyclonev_lcell_comb \ALU_ins|Mux0~1 (
// Equation(s):
// \ALU_ins|Mux0~1_combout  = ( \ALU_ins|Add0~125_sumout  & ( (!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) # (\ALU_ins|Mux0~0_combout ) ) ) # ( !\ALU_ins|Add0~125_sumout  & ( (\ALU_ins|Mux0~0_combout  & \CU_Inst|inst_ALU_Deco|ALUControl~2_combout ) ) )

	.dataa(!\ALU_ins|Mux0~0_combout ),
	.datab(gnd),
	.datac(!\CU_Inst|inst_ALU_Deco|ALUControl~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU_ins|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_ins|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_ins|Mux0~1 .extended_lut = "off";
defparam \ALU_ins|Mux0~1 .lut_mask = 64'h05050505F5F5F5F5;
defparam \ALU_ins|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y38_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
