--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Org-Sword.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.752ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_28 (SLICE_X62Y58.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.767ns (Levels of Logic = 7)
  Clock Path Skew:      -0.074ns (0.550 - 0.624)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO16 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y51.A6      net (fanout=1)        0.402   ram_data_out<16>
    SLICE_X61Y51.A       Tilo                  0.043   N79
                                                       U4/Mmux_Cpu_data4bus81
    SLICE_X61Y56.C6      net (fanout=2)        0.326   Data_in<16>
    SLICE_X61Y56.CMUX    Tilo                  0.244   U6/SM1/HTS3/MSEG/XLXN_28
                                                       U5/MUX1_DispData/Mmux_o_37
                                                       U5/MUX1_DispData/Mmux_o_2_f7_6
    SLICE_X61Y57.C4      net (fanout=13)       0.776   Disp_num<16>
    SLICE_X61Y57.C       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_26
                                                       U6/SM1/HTS3/MSEG/XLXI_6
    SLICE_X58Y57.B6      net (fanout=2)        0.198   U6/SM1/HTS3/MSEG/XLXN_26
    SLICE_X58Y57.B       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X58Y57.A4      net (fanout=1)        0.244   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X58Y57.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X62Y58.D6      net (fanout=1)        0.421   U6/XLXN_390<28>
    SLICE_X62Y58.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X62Y58.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X62Y58.CLK     Tas                  -0.023   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (2.236ns logic, 2.531ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.714ns (Levels of Logic = 7)
  Clock Path Skew:      -0.074ns (0.550 - 0.624)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO16 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y51.A6      net (fanout=1)        0.402   ram_data_out<16>
    SLICE_X61Y51.A       Tilo                  0.043   N79
                                                       U4/Mmux_Cpu_data4bus81
    SLICE_X61Y56.C6      net (fanout=2)        0.326   Data_in<16>
    SLICE_X61Y56.CMUX    Tilo                  0.244   U6/SM1/HTS3/MSEG/XLXN_28
                                                       U5/MUX1_DispData/Mmux_o_37
                                                       U5/MUX1_DispData/Mmux_o_2_f7_6
    SLICE_X61Y57.A3      net (fanout=13)       0.575   Disp_num<16>
    SLICE_X61Y57.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_26
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X58Y57.B5      net (fanout=2)        0.346   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X58Y57.B       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X58Y57.A4      net (fanout=1)        0.244   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X58Y57.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X62Y58.D6      net (fanout=1)        0.421   U6/XLXN_390<28>
    SLICE_X62Y58.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X62Y58.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X62Y58.CLK     Tas                  -0.023   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      4.714ns (2.236ns logic, 2.478ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.683ns (Levels of Logic = 6)
  Clock Path Skew:      -0.074ns (0.550 - 0.624)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO18 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y50.A6      net (fanout=1)        0.314   ram_data_out<18>
    SLICE_X61Y50.A       Tilo                  0.043   N71
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X59Y55.C6      net (fanout=2)        0.428   Data_in<18>
    SLICE_X59Y55.CMUX    Tilo                  0.244   ram_data_in<22>
                                                       U5/MUX1_DispData/Mmux_o_39
                                                       U5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X58Y57.B3      net (fanout=13)       0.919   Disp_num<18>
    SLICE_X58Y57.B       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X58Y57.A4      net (fanout=1)        0.244   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X58Y57.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X62Y58.D6      net (fanout=1)        0.421   U6/XLXN_390<28>
    SLICE_X62Y58.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X62Y58.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X62Y58.CLK     Tas                  -0.023   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (2.193ns logic, 2.490ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_39 (SLICE_X63Y54.A4), 127 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.715ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.552 - 0.624)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO12 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y53.A5      net (fanout=1)        0.472   ram_data_out<12>
    SLICE_X58Y53.A       Tilo                  0.043   N85
                                                       U4/Mmux_Cpu_data4bus41
    SLICE_X58Y53.C6      net (fanout=2)        0.305   Data_in<12>
    SLICE_X58Y53.CMUX    Tilo                  0.239   N85
                                                       U5/MUX1_DispData/Mmux_o_33
                                                       U5/MUX1_DispData/Mmux_o_2_f7_2
    SLICE_X60Y53.A6      net (fanout=13)       0.717   Disp_num<12>
    SLICE_X60Y53.A       Tilo                  0.043   U1/RegFile/_n0742<1020>11
                                                       U6/SM1/HTS4/MSEG/XLXI_7
    SLICE_X61Y53.B4      net (fanout=2)        0.446   U6/SM1/HTS4/MSEG/XLXN_27
    SLICE_X61Y53.B       Tilo                  0.043   N73
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X63Y54.B6      net (fanout=1)        0.323   U6/XLXN_390<39>
    SLICE_X63Y54.B       Tilo                  0.043   U6/M2/buffer<39>
                                                       U6/M2/mux9611
    SLICE_X63Y54.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X63Y54.CLK     Tas                   0.009   U6/M2/buffer<39>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.715ns (2.220ns logic, 2.495ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.527ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.552 - 0.624)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO15 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y54.C6      net (fanout=1)        0.397   ram_data_out<15>
    SLICE_X61Y54.C       Tilo                  0.043   U5/disp_data<19>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X60Y52.C6      net (fanout=2)        0.313   Data_in<15>
    SLICE_X60Y52.CMUX    Tilo                  0.244   U1/RegFile/_n0742<1022>11
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X58Y52.C5      net (fanout=13)       0.679   Disp_num<15>
    SLICE_X58Y52.C       Tilo                  0.043   U7/P2S_led/buffer<14>
                                                       U6/SM1/HTS4/MSEG/XLXI_8
    SLICE_X61Y53.B3      net (fanout=1)        0.358   U6/SM1/HTS4/MSEG/XLXN_28
    SLICE_X61Y53.B       Tilo                  0.043   N73
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X63Y54.B6      net (fanout=1)        0.323   U6/XLXN_390<39>
    SLICE_X63Y54.B       Tilo                  0.043   U6/M2/buffer<39>
                                                       U6/M2/mux9611
    SLICE_X63Y54.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X63Y54.CLK     Tas                   0.009   U6/M2/buffer<39>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.527ns (2.225ns logic, 2.302ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.511ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.552 - 0.624)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO15 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y54.C6      net (fanout=1)        0.397   ram_data_out<15>
    SLICE_X61Y54.C       Tilo                  0.043   U5/disp_data<19>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X60Y52.C6      net (fanout=2)        0.313   Data_in<15>
    SLICE_X60Y52.CMUX    Tilo                  0.244   U1/RegFile/_n0742<1022>11
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X60Y53.A5      net (fanout=13)       0.575   Disp_num<15>
    SLICE_X60Y53.A       Tilo                  0.043   U1/RegFile/_n0742<1020>11
                                                       U6/SM1/HTS4/MSEG/XLXI_7
    SLICE_X61Y53.B4      net (fanout=2)        0.446   U6/SM1/HTS4/MSEG/XLXN_27
    SLICE_X61Y53.B       Tilo                  0.043   N73
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X63Y54.B6      net (fanout=1)        0.323   U6/XLXN_390<39>
    SLICE_X63Y54.B       Tilo                  0.043   U6/M2/buffer<39>
                                                       U6/M2/mux9611
    SLICE_X63Y54.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X63Y54.CLK     Tas                   0.009   U6/M2/buffer<39>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (2.225ns logic, 2.286ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_20 (SLICE_X62Y58.A4), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.686ns (Levels of Logic = 7)
  Clock Path Skew:      -0.074ns (0.550 - 0.624)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO22 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y56.A6      net (fanout=1)        0.532   ram_data_out<22>
    SLICE_X58Y56.A       Tilo                  0.043   N67
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X58Y56.C6      net (fanout=2)        0.305   Data_in<22>
    SLICE_X58Y56.CMUX    Tilo                  0.239   N67
                                                       U5/MUX1_DispData/Mmux_o_314
                                                       U5/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X61Y56.A6      net (fanout=13)       0.547   Disp_num<22>
    SLICE_X61Y56.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_28
                                                       U6/SM1/HTS2/MSEG/XLXI_6
    SLICE_X61Y58.B6      net (fanout=2)        0.295   U6/SM1/HTS2/MSEG/XLXN_26
    SLICE_X61Y58.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_28
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X61Y58.A4      net (fanout=1)        0.232   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X61Y58.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_28
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X62Y58.B5      net (fanout=1)        0.298   U6/XLXN_390<20>
    SLICE_X62Y58.B       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux7611
    SLICE_X62Y58.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X62Y58.CLK     Tas                  -0.021   U6/M2/buffer<28>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.686ns (2.233ns logic, 2.453ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.640ns (Levels of Logic = 7)
  Clock Path Skew:      -0.074ns (0.550 - 0.624)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO22 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y56.A6      net (fanout=1)        0.532   ram_data_out<22>
    SLICE_X58Y56.A       Tilo                  0.043   N67
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X58Y56.C6      net (fanout=2)        0.305   Data_in<22>
    SLICE_X58Y56.CMUX    Tilo                  0.239   N67
                                                       U5/MUX1_DispData/Mmux_o_314
                                                       U5/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X59Y57.A6      net (fanout=13)       0.341   Disp_num<22>
    SLICE_X59Y57.A       Tilo                  0.043   U5/disp_data<27>
                                                       U6/SM1/HTS2/MSEG/XLXI_5
    SLICE_X61Y58.B5      net (fanout=2)        0.455   U6/SM1/HTS2/MSEG/XLXN_119
    SLICE_X61Y58.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_28
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X61Y58.A4      net (fanout=1)        0.232   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X61Y58.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_28
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X62Y58.B5      net (fanout=1)        0.298   U6/XLXN_390<20>
    SLICE_X62Y58.B       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux7611
    SLICE_X62Y58.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X62Y58.CLK     Tas                  -0.021   U6/M2/buffer<28>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.640ns (2.233ns logic, 2.407ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 6)
  Clock Path Skew:      -0.074ns (0.550 - 0.624)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO21 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y55.A6      net (fanout=1)        0.425   ram_data_out<21>
    SLICE_X58Y55.A       Tilo                  0.043   N69
                                                       U4/Mmux_Cpu_data4bus141
    SLICE_X58Y55.C6      net (fanout=2)        0.297   Data_in<21>
    SLICE_X58Y55.CMUX    Tilo                  0.239   N69
                                                       U5/MUX1_DispData/Mmux_o_313
                                                       U5/MUX1_DispData/Mmux_o_2_f7_12
    SLICE_X61Y58.B3      net (fanout=12)       0.884   Disp_num<21>
    SLICE_X61Y58.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_28
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X61Y58.A4      net (fanout=1)        0.232   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X61Y58.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_28
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X62Y58.B5      net (fanout=1)        0.298   U6/XLXN_390<20>
    SLICE_X62Y58.B       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux7611
    SLICE_X62Y58.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X62Y58.CLK     Tas                  -0.021   U6/M2/buffer<28>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (2.190ns logic, 2.380ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_54 (SLICE_X68Y49.C5), 64 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_55 (FF)
  Destination:          U6/M2/buffer_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 2)
  Clock Path Skew:      0.263ns (0.751 - 0.488)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_55 to U6/M2/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y51.AQ      Tcko                  0.100   U6/M2/buffer<44>
                                                       U6/M2/buffer_55
    SLICE_X68Y49.D6      net (fanout=2)        0.161   U6/M2/buffer<55>
    SLICE_X68Y49.D       Tilo                  0.028   U6/M2/buffer<54>
                                                       U6/M2/mux11311
    SLICE_X68Y49.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<54>
    SLICE_X68Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<54>
                                                       U6/M2/buffer_54_rstpot
                                                       U6/M2/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.069ns logic, 0.243ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.658ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_0 (FF)
  Destination:          U6/M2/buffer_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.889ns (Levels of Logic = 2)
  Clock Path Skew:      0.231ns (0.751 - 0.520)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_0 to U6/M2/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y55.AQ      Tcko                  0.118   SW_OK<2>
                                                       U9/SW_OK_0
    SLICE_X68Y49.D2      net (fanout=66)       0.720   SW_OK<0>
    SLICE_X68Y49.D       Tilo                  0.028   U6/M2/buffer<54>
                                                       U6/M2/mux11311
    SLICE_X68Y49.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<54>
    SLICE_X68Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<54>
                                                       U6/M2/buffer_54_rstpot
                                                       U6/M2/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      0.889ns (0.087ns logic, 0.802ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.061ns (Levels of Logic = 2)
  Clock Path Skew:      0.263ns (0.751 - 0.488)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.BQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X68Y49.D4      net (fanout=73)       0.910   U6/M2/state_FSM_FFd1
    SLICE_X68Y49.D       Tilo                  0.028   U6/M2/buffer<54>
                                                       U6/M2/mux11311
    SLICE_X68Y49.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<54>
    SLICE_X68Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<54>
                                                       U6/M2/buffer_54_rstpot
                                                       U6/M2/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.069ns logic, 0.992ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_37 (SLICE_X63Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_37 (FF)
  Destination:          U6/M2/buffer_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_37 to U6/M2/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y52.AQ      Tcko                  0.100   U6/M2/buffer<38>
                                                       U6/M2/buffer_37
    SLICE_X63Y52.A6      net (fanout=2)        0.098   U6/M2/buffer<37>
    SLICE_X63Y52.CLK     Tah         (-Th)     0.032   U6/M2/buffer<38>
                                                       U6/M2/buffer_37_rstpot
                                                       U6/M2/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_43 (SLICE_X69Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_43 (FF)
  Destination:          U6/M2/buffer_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_43 to U6/M2/buffer_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y52.AQ      Tcko                  0.100   U6/M2/buffer<56>
                                                       U6/M2/buffer_43
    SLICE_X69Y52.A6      net (fanout=2)        0.098   U6/M2/buffer<43>
    SLICE_X69Y52.CLK     Tah         (-Th)     0.032   U6/M2/buffer<56>
                                                       U6/M2/buffer_43_rstpot
                                                       U6/M2/buffer_43
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.912|    4.876|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2185 connections

Design statistics:
   Minimum period:   9.752ns{1}   (Maximum frequency: 102.543MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 28 15:10:08 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5121 MB



