{"hierarchy":{"top_level":7,"1":{"insts":{"N7":2,"K1":4,"L13":3,"L2":3,"L11":3,"N6":2,"V0":5,"R1":6,"L0":3,"L14":3,"N3":2,"K3":4,"K2":4,"L5":3,"K4":4,"R0":6,"L6":3,"L15":3,"N2":2,"L8":3,"N1":2,"N4":2,"L10":3,"N5":2,"V2":5,"K0":4,"L3":3,"L12":3,"N0":2,"K5":4,"V5":5,"V3":5,"L7":3,"L9":3,"L1":3,"L4":3,"V4":5}},"7":{"insts":{"PORT0":8,"C2":9,"C0":9,"I11":10,"C1":9,"V1":5,"C3":9,"PORT1":8,"L3":11,"I10":10,"L2":11,"I0":1,"L1":11,"L0":11}}},"modelMap":{"nmos":[2],"inductor":[3,11],"vsource":[5],"resistor":[6],"Diff_twostage_PA":[1],"capacitor":[9],"mutual_inductor":[4],"port":[8],"balun":[10]},"cellviews":[["PowerAmplifier","Diff_twostage_PA","schematic"],["NCSU_Analog_Parts","nmos4","spectre"],["analogLib","indq","spectre"],["analogLib","mind","spectre"],["NCSU_Analog_Parts","vdc","spectre"],["analogLib","res","spectre"],["PowerAmplifier","PA_testbench","schematic"],["analogLib","port","spectre"],["NCSU_Analog_Parts","cap","spectre"],["rfLib","balun","veriloga"],["NCSU_Analog_Parts","ind","spectre"]]}
