; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused_add_mul_pow_rsqrt_sum_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %8 = shl i32 %7, 3, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = and i32 %9, 31, !dbg !12
  %11 = lshr i32 %9, 5, !dbg !12
  %12 = lshr i32 %9, 4, !dbg !12
  %13 = and i32 %12, 7, !dbg !12
  %14 = and i32 %9, 7, !dbg !12
  %15 = or disjoint i32 %8, %13, !dbg !13
  %16 = or disjoint i32 %8, %14, !dbg !13
  %17 = icmp slt i32 %16, 16, !dbg !14
  %18 = icmp slt i32 %15, 16, !dbg !14
  %19 = shl i32 %9, 2, !dbg !15
  %20 = and i32 %19, 60, !dbg !15
  %21 = srem i32 %15, 4, !dbg !16
  %22 = sdiv i32 %16, 4, !dbg !17
  %23 = shl nsw i32 %21, 6, !dbg !18
  %24 = or disjoint i32 %23, %20, !dbg !19
  %25 = sext i32 %24 to i64, !dbg !20
  %26 = getelementptr float, ptr addrspace(1) %1, i64 %25, !dbg !20
  %27 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %26, i1 %18, i32 0, i1 %18, i32 0, i1 %18, i32 0, i1 %18, i32 0, i1 %18) #5, !dbg !21
  %28 = extractvalue { i32, i32, i32, i32 } %27, 0, !dbg !21
  %29 = extractvalue { i32, i32, i32, i32 } %27, 1, !dbg !21
  %30 = extractvalue { i32, i32, i32, i32 } %27, 2, !dbg !21
  %31 = extractvalue { i32, i32, i32, i32 } %27, 3, !dbg !21
  %32 = shl i32 %9, 5, !dbg !21
  %33 = and i32 %32, 480, !dbg !21
  %34 = or disjoint i32 %33, %13, !dbg !21
  %35 = and i32 %9, 127, !dbg !21
  %36 = lshr exact i32 %33, 1, !dbg !21
  %37 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %36, !dbg !21
  %38 = getelementptr inbounds float, ptr addrspace(3) %37, i32 %34, !dbg !21
  %39 = insertelement <1 x i32> poison, i32 %28, i64 0, !dbg !21
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %38, <1 x i32> %39, i1 true) #5, !dbg !21
  %40 = or disjoint i32 %34, 8, !dbg !21
  %41 = lshr i32 %40, 3, !dbg !21
  %42 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %41, !dbg !21
  %43 = getelementptr inbounds float, ptr addrspace(3) %42, i32 %40, !dbg !21
  %44 = insertelement <1 x i32> poison, i32 %29, i64 0, !dbg !21
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %43, <1 x i32> %44, i1 true) #5, !dbg !21
  %45 = or disjoint i32 %34, 16, !dbg !21
  %46 = lshr i32 %45, 3, !dbg !21
  %47 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %46, !dbg !21
  %48 = getelementptr inbounds float, ptr addrspace(3) %47, i32 %45, !dbg !21
  %49 = insertelement <1 x i32> poison, i32 %30, i64 0, !dbg !21
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %48, <1 x i32> %49, i1 true) #5, !dbg !21
  %50 = or disjoint i32 %34, 24, !dbg !21
  %51 = lshr i32 %50, 3, !dbg !21
  %52 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %51, !dbg !21
  %53 = getelementptr inbounds float, ptr addrspace(3) %52, i32 %50, !dbg !21
  %54 = insertelement <1 x i32> poison, i32 %31, i64 0, !dbg !21
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %53, <1 x i32> %54, i1 true) #5, !dbg !21
  tail call void @llvm.nvvm.barrier0(), !dbg !21
  %55 = lshr i32 %35, 3, !dbg !21
  %56 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %55, !dbg !21
  %57 = getelementptr inbounds float, ptr addrspace(3) %56, i32 %35, !dbg !21
  %58 = load float, ptr addrspace(3) %57, align 4, !dbg !21
  %59 = or disjoint i32 %35, 128, !dbg !21
  %60 = lshr i32 %59, 3, !dbg !21
  %61 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %60, !dbg !21
  %62 = getelementptr inbounds float, ptr addrspace(3) %61, i32 %59, !dbg !21
  %63 = load float, ptr addrspace(3) %62, align 4, !dbg !21
  %64 = or disjoint i32 %35, 256, !dbg !21
  %65 = lshr i32 %64, 3, !dbg !21
  %66 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %65, !dbg !21
  %67 = getelementptr inbounds float, ptr addrspace(3) %66, i32 %64, !dbg !21
  %68 = load float, ptr addrspace(3) %67, align 4, !dbg !21
  %69 = or disjoint i32 %35, 384, !dbg !21
  %70 = lshr i32 %69, 3, !dbg !21
  %71 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %70, !dbg !21
  %72 = getelementptr inbounds float, ptr addrspace(3) %71, i32 %69, !dbg !21
  %73 = load float, ptr addrspace(3) %72, align 4, !dbg !21
  %74 = shl nsw i32 %22, 2, !dbg !22
  %75 = or disjoint i32 %74, 1, !dbg !23
  %76 = or disjoint i32 %74, 2, !dbg !23
  %77 = or disjoint i32 %74, 3, !dbg !23
  %78 = sext i32 %74 to i64, !dbg !24
  %79 = getelementptr float, ptr addrspace(1) %2, i64 %78, !dbg !24
  %80 = sext i32 %75 to i64, !dbg !24
  %81 = getelementptr float, ptr addrspace(1) %2, i64 %80, !dbg !24
  %82 = sext i32 %76 to i64, !dbg !24
  %83 = getelementptr float, ptr addrspace(1) %2, i64 %82, !dbg !24
  %84 = sext i32 %77 to i64, !dbg !24
  %85 = getelementptr float, ptr addrspace(1) %2, i64 %84, !dbg !24
  %86 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %79, i1 %17, i32 0, i1 %17) #5, !dbg !25
  %87 = bitcast i32 %86 to float, !dbg !25
  %88 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %81, i1 %17, i32 0, i1 %17) #5, !dbg !25
  %89 = bitcast i32 %88 to float, !dbg !25
  %90 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %83, i1 %17, i32 0, i1 %17) #5, !dbg !25
  %91 = bitcast i32 %90 to float, !dbg !25
  %92 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %85, i1 %17, i32 0, i1 %17) #5, !dbg !25
  %93 = bitcast i32 %92 to float, !dbg !25
  %94 = fmul float %58, %87, !dbg !26
  %95 = fmul float %63, %89, !dbg !26
  %96 = fmul float %68, %91, !dbg !26
  %97 = fmul float %73, %93, !dbg !26
  %98 = fmul float %94, %94, !dbg !27
  %99 = fmul float %95, %95, !dbg !27
  %100 = fmul float %96, %96, !dbg !27
  %101 = fmul float %97, %97, !dbg !27
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %102 = fadd float %98, %99, !dbg !32
  %103 = fadd float %102, %100, !dbg !32
  %104 = fadd float %103, %101, !dbg !32
  %105 = select i1 %17, float %104, float 0.000000e+00, !dbg !32
  %106 = bitcast float %105 to i32, !dbg !28
  %107 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %106, i32 16, i32 31), !dbg !28
  %108 = bitcast i32 %107 to float, !dbg !28
  %109 = fadd float %105, %108, !dbg !32
  %110 = bitcast float %109 to i32, !dbg !28
  %111 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %110, i32 8, i32 31), !dbg !28
  %112 = bitcast i32 %111 to float, !dbg !28
  %113 = fadd float %109, %112, !dbg !32
  %114 = icmp samesign ult i32 %10, 8, !dbg !28
  %115 = and i32 %11, 3, !dbg !28
  %116 = shl nuw nsw i32 %14, 2, !dbg !28
  %117 = or disjoint i32 %116, %115, !dbg !28
  %118 = getelementptr float, ptr addrspace(3) @global_smem, i32 %117, !dbg !28
  %119 = bitcast float %113 to <1 x i32>, !dbg !28
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %118, <1 x i32> %119, i1 %114) #5, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %120 = icmp slt i32 %9, 32, !dbg !28
  %121 = getelementptr float, ptr addrspace(3) @global_smem, i32 %9, !dbg !28
  %122 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %121, i1 %120) #5, !dbg !28
  %123 = bitcast i32 %122 to float, !dbg !28
  %124 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %122, i32 2, i32 31), !dbg !28
  %125 = bitcast i32 %124 to float, !dbg !28
  %126 = fadd float %123, %125, !dbg !32
  %127 = bitcast float %126 to i32, !dbg !28
  %128 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %127, i32 1, i32 31), !dbg !28
  %129 = bitcast i32 %128 to float, !dbg !28
  %130 = fadd float %126, %129, !dbg !32
  %131 = and i32 %9, 3, !dbg !28
  %132 = icmp eq i32 %131, 0, !dbg !28
  %133 = and i1 %120, %132, !dbg !28
  %134 = bitcast float %130 to <1 x i32>, !dbg !28
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %121, <1 x i32> %134, i1 %133) #5, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %135 = getelementptr float, ptr addrspace(3) @global_smem, i32 %116, !dbg !28
  %136 = load float, ptr addrspace(3) %135, align 16, !dbg !28
  %137 = fadd float %136, 0x3E45798EE0000000, !dbg !34
  %138 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !35
  %.not.i = icmp eq i32 %138, 0, !dbg !35
  br i1 %.not.i, label %141, label %139, !dbg !35

139:                                              ; preds = %6
  %140 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %137), !dbg !35
  br label %__nv_rsqrtf.exit, !dbg !35

141:                                              ; preds = %6
  %142 = tail call float @llvm.nvvm.rsqrt.approx.f(float %137), !dbg !35
  br label %__nv_rsqrtf.exit, !dbg !35

__nv_rsqrtf.exit:                                 ; preds = %139, %141
  %.0.i = phi float [ %140, %139 ], [ %142, %141 ], !dbg !35
  %143 = lshr i32 %10, 3, !dbg !28
  %144 = lshr i32 %9, 3, !dbg !15
  %145 = fmul float %94, %.0.i, !dbg !36
  %146 = fmul float %95, %.0.i, !dbg !36
  %147 = fmul float %96, %.0.i, !dbg !36
  %148 = fmul float %97, %.0.i, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %149 = sext i32 %16 to i64, !dbg !38
  %150 = getelementptr float, ptr addrspace(1) %0, i64 %149, !dbg !38
  %151 = shl nuw nsw i32 %115, 2, !dbg !39
  %152 = or disjoint i32 %151, %143, !dbg !39
  %153 = icmp eq i32 %152, 0, !dbg !39
  %154 = bitcast float %.0.i to i32, !dbg !39
  %155 = and i1 %153, %17, !dbg !39
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %154, ptr addrspace(1) %150, i1 %155) #5, !dbg !39
  %156 = shl i32 %15, 6, !dbg !40
  %157 = or disjoint i32 %156, %20, !dbg !41
  %158 = sext i32 %157 to i64, !dbg !42
  %159 = getelementptr float, ptr addrspace(1) %3, i64 %158, !dbg !42
  %160 = shl i32 %9, 6, !dbg !43
  %161 = and i32 %160, 448, !dbg !43
  %162 = and i32 %144, 15, !dbg !43
  %163 = or disjoint i32 %162, %161, !dbg !43
  %164 = and i32 %19, 508, !dbg !43
  %165 = lshr exact i32 %161, 2, !dbg !43
  %166 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %165, !dbg !43
  %167 = getelementptr inbounds float, ptr addrspace(3) %166, i32 %163, !dbg !43
  %168 = bitcast float %145 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %167, <1 x i32> %168, i1 true) #5, !dbg !43
  %169 = or disjoint i32 %163, 16, !dbg !43
  %170 = getelementptr inbounds float, ptr addrspace(3) %166, i32 %169, !dbg !43
  %171 = bitcast float %146 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %170, <1 x i32> %171, i1 true) #5, !dbg !43
  %172 = or disjoint i32 %163, 32, !dbg !43
  %173 = getelementptr inbounds float, ptr addrspace(3) %166, i32 %172, !dbg !43
  %174 = bitcast float %147 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %173, <1 x i32> %174, i1 true) #5, !dbg !43
  %175 = or disjoint i32 %163, 48, !dbg !43
  %176 = getelementptr inbounds float, ptr addrspace(3) %166, i32 %175, !dbg !43
  %177 = bitcast float %148 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %176, <1 x i32> %177, i1 true) #5, !dbg !43
  tail call void @llvm.nvvm.barrier0(), !dbg !43
  %178 = lshr i32 %19, 4, !dbg !43
  %179 = and i32 %178, 28, !dbg !43
  %180 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %179, !dbg !43
  %181 = getelementptr inbounds float, ptr addrspace(3) %180, i32 %164, !dbg !43
  %.extract = load i32, ptr addrspace(3) %181, align 16, !dbg !43
  %182 = getelementptr inbounds i8, ptr addrspace(3) %181, i32 4, !dbg !43
  %.extract7 = load i32, ptr addrspace(3) %182, align 4, !dbg !43
  %183 = getelementptr inbounds i8, ptr addrspace(3) %181, i32 8, !dbg !43
  %.extract8 = load i32, ptr addrspace(3) %183, align 8, !dbg !43
  %184 = getelementptr inbounds i8, ptr addrspace(3) %181, i32 12, !dbg !43
  %.extract9 = load i32, ptr addrspace(3) %184, align 4, !dbg !43
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract7, i32 %.extract8, i32 %.extract9, ptr addrspace(1) %159, i1 %18) #5, !dbg !43
  ret void, !dbg !44
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cgnezq3citvut5ows765gaawxdmsfugjrdcgjgkx22kgk5hfembb.py", directory: "inductor_cache/gn")
!4 = !{ptr @triton_per_fused_add_mul_pow_rsqrt_sum_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_add_mul_pow_rsqrt_sum_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_add_mul_pow_rsqrt_sum_0", linkageName: "triton_per_fused_add_mul_pow_rsqrt_sum_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 30, column: 19, scope: !7)
!17 = !DILocation(line: 32, column: 19, scope: !7)
!18 = !DILocation(line: 34, column: 38, scope: !7)
!19 = !DILocation(line: 34, column: 35, scope: !7)
!20 = !DILocation(line: 34, column: 30, scope: !7)
!21 = !DILocation(line: 34, column: 43, scope: !7)
!22 = !DILocation(line: 35, column: 37, scope: !7)
!23 = !DILocation(line: 35, column: 35, scope: !7)
!24 = !DILocation(line: 35, column: 30, scope: !7)
!25 = !DILocation(line: 35, column: 42, scope: !7)
!26 = !DILocation(line: 36, column: 18, scope: !7)
!27 = !DILocation(line: 37, column: 18, scope: !7)
!28 = !DILocation(line: 267, column: 36, scope: !29, inlinedAt: !31)
!29 = distinct !DILexicalBlockFile(scope: !7, file: !30, discriminator: 0)
!30 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!31 = !DILocation(line: 40, column: 24, scope: !7)
!32 = !DILocation(line: 256, column: 15, scope: !33, inlinedAt: !31)
!33 = distinct !DILexicalBlockFile(scope: !29, file: !30, discriminator: 0)
!34 = !DILocation(line: 42, column: 18, scope: !7)
!35 = !DILocation(line: 43, column: 28, scope: !7)
!36 = !DILocation(line: 44, column: 19, scope: !7)
!37 = !DILocation(line: 45, column: 4, scope: !7)
!38 = !DILocation(line: 46, column: 28, scope: !7)
!39 = !DILocation(line: 46, column: 40, scope: !7)
!40 = !DILocation(line: 47, column: 33, scope: !7)
!41 = !DILocation(line: 47, column: 30, scope: !7)
!42 = !DILocation(line: 47, column: 25, scope: !7)
!43 = !DILocation(line: 47, column: 45, scope: !7)
!44 = !DILocation(line: 47, column: 4, scope: !7)
