m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time75/sim
vram_sp_sync_read
Z0 !s110 1695287165
!i10b 1
!s100 ]<1m@bo6@:EanedzcOOlD3
!s11b J:7iMzJkn]UY]Q1<0dkzN0
Ig8z4jdWQdC>[C[?E<JOeL1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time76/sim
Z3 w1695286584
Z4 8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time76/ram_sp_sync_read.v
Z5 F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time76/ram_sp_sync_read.v
L0 4
Z6 OP;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1695287165.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time76/ram_sp_sync_read.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time76/ram_sp_sync_read.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vtb_ram_sp_sync_read
R0
!i10b 1
!s100 G5]GX8gA<I2UcJEi124aF1
!s11b azej=_l?2`eiRJWi^O3ai3
IB`eCb36QTYnh9KSRSm8^J3
R1
R2
R3
R4
R5
L0 34
R6
r1
!s85 0
31
R7
Z11 !s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time76/ram_sp_sync_read.v|
R8
!i113 1
R9
R10
