
app6410.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	e3a00407 	mov	r0, #117440512	; 0x7000000
   4:	e3800013 	orr	r0, r0, #19
   8:	ee0f0f92 	mcr	15, 0, r0, cr15, cr2, {4}
   c:	e59f0010 	ldr	r0, [pc, #16]	; 24 <halt+0x4>
  10:	e3a01000 	mov	r1, #0
  14:	e5801000 	str	r1, [r0]
  18:	eb000002 	bl	28 <clock_init>
  1c:	e3a0da02 	mov	sp, #8192	; 0x2000

00000020 <halt>:
  20:	eafffffe 	b	20 <halt>
  24:	7e004000 	cdpvc	0, 0, cr4, cr0, cr0, {0}

00000028 <clock_init>:
  28:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  2c:	e28db000 	add	fp, sp, #0
  30:	e59f3088 	ldr	r3, [pc, #136]	; c0 <clock_init+0x98>
  34:	e59f2088 	ldr	r2, [pc, #136]	; c4 <clock_init+0x9c>
  38:	e5832000 	str	r2, [r3]
  3c:	e59f3084 	ldr	r3, [pc, #132]	; c8 <clock_init+0xa0>
  40:	e59f207c 	ldr	r2, [pc, #124]	; c4 <clock_init+0x9c>
  44:	e5832000 	str	r2, [r3]
  48:	e59f307c 	ldr	r3, [pc, #124]	; cc <clock_init+0xa4>
  4c:	e59f2070 	ldr	r2, [pc, #112]	; c4 <clock_init+0x9c>
  50:	e5832000 	str	r2, [r3]
  54:	e59f3074 	ldr	r3, [pc, #116]	; d0 <clock_init+0xa8>
  58:	e5933000 	ldr	r3, [r3]
  5c:	e59f206c 	ldr	r2, [pc, #108]	; d0 <clock_init+0xa8>
  60:	e3c330c0 	bic	r3, r3, #192	; 0xc0
  64:	e5823000 	str	r3, [r2]
  68:	e1a00000 	nop			; (mov r0, r0)
  6c:	e59f305c 	ldr	r3, [pc, #92]	; d0 <clock_init+0xa8>
  70:	e5933000 	ldr	r3, [r3]
  74:	e2033c0f 	and	r3, r3, #3840	; 0xf00
  78:	e3530000 	cmp	r3, #0
  7c:	1afffffa 	bne	6c <clock_init+0x44>
  80:	e59f304c 	ldr	r3, [pc, #76]	; d4 <clock_init+0xac>
  84:	e59f204c 	ldr	r2, [pc, #76]	; d8 <clock_init+0xb0>
  88:	e5832000 	str	r2, [r3]
  8c:	e59f3048 	ldr	r3, [pc, #72]	; dc <clock_init+0xb4>
  90:	e59f2048 	ldr	r2, [pc, #72]	; e0 <clock_init+0xb8>
  94:	e5832000 	str	r2, [r3]
  98:	e59f3044 	ldr	r3, [pc, #68]	; e4 <clock_init+0xbc>
  9c:	e59f203c 	ldr	r2, [pc, #60]	; e0 <clock_init+0xb8>
  a0:	e5832000 	str	r2, [r3]
  a4:	e59f303c 	ldr	r3, [pc, #60]	; e8 <clock_init+0xc0>
  a8:	e3a02003 	mov	r2, #3
  ac:	e5832000 	str	r2, [r3]
  b0:	e1a00000 	nop			; (mov r0, r0)
  b4:	e28bd000 	add	sp, fp, #0
  b8:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
  bc:	e12fff1e 	bx	lr
  c0:	7e00f000 	cdpvc	0, 0, cr15, cr0, cr0, {0}
  c4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
  c8:	7e00f004 	cdpvc	0, 0, cr15, cr0, cr4, {0}
  cc:	7e00f008 	cdpvc	0, 0, cr15, cr0, cr8, {0}
  d0:	7e00f900 	vmlavc.f16	s30, s0, s0	; <UNPREDICTABLE>
  d4:	7e00f020 	cdpvc	0, 0, cr15, cr0, cr0, {1}
  d8:	00003310 	andeq	r3, r0, r0, lsl r3
  dc:	7e00f00c 	cdpvc	0, 0, cr15, cr0, cr12, {0}
  e0:	82150601 	andshi	r0, r5, #1048576	; 0x100000
  e4:	7e00f010 	mcrvc	0, 0, pc, cr0, cr0, {0}	; <UNPREDICTABLE>
  e8:	7e00f01c 	mcrvc	0, 0, pc, cr0, cr12, {0}	; <UNPREDICTABLE>

000000ec <init_uart>:
  ec:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  f0:	e28db000 	add	fp, sp, #0
  f4:	e59f3078 	ldr	r3, [pc, #120]	; 174 <init_uart+0x88>
  f8:	e5933000 	ldr	r3, [r3]
  fc:	e59f2070 	ldr	r2, [pc, #112]	; 174 <init_uart+0x88>
 100:	e3c330ff 	bic	r3, r3, #255	; 0xff
 104:	e5823000 	str	r3, [r2]
 108:	e59f3064 	ldr	r3, [pc, #100]	; 174 <init_uart+0x88>
 10c:	e5933000 	ldr	r3, [r3]
 110:	e59f205c 	ldr	r2, [pc, #92]	; 174 <init_uart+0x88>
 114:	e3833022 	orr	r3, r3, #34	; 0x22
 118:	e5823000 	str	r3, [r2]
 11c:	e59f3054 	ldr	r3, [pc, #84]	; 178 <init_uart+0x8c>
 120:	e3a02003 	mov	r2, #3
 124:	e5832000 	str	r2, [r3]
 128:	e59f304c 	ldr	r3, [pc, #76]	; 17c <init_uart+0x90>
 12c:	e3a02005 	mov	r2, #5
 130:	e5832000 	str	r2, [r3]
 134:	e59f3044 	ldr	r3, [pc, #68]	; 180 <init_uart+0x94>
 138:	e3a02001 	mov	r2, #1
 13c:	e5832000 	str	r2, [r3]
 140:	e59f303c 	ldr	r3, [pc, #60]	; 184 <init_uart+0x98>
 144:	e3a02000 	mov	r2, #0
 148:	e5832000 	str	r2, [r3]
 14c:	e59f3034 	ldr	r3, [pc, #52]	; 188 <init_uart+0x9c>
 150:	e3a02023 	mov	r2, #35	; 0x23
 154:	e5832000 	str	r2, [r3]
 158:	e59f302c 	ldr	r3, [pc, #44]	; 18c <init_uart+0xa0>
 15c:	e3a02001 	mov	r2, #1
 160:	e5832000 	str	r2, [r3]
 164:	e1a00000 	nop			; (mov r0, r0)
 168:	e28bd000 	add	sp, fp, #0
 16c:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
 170:	e12fff1e 	bx	lr
 174:	7f008000 	svcvc	0x00008000
 178:	7f005000 	svcvc	0x00005000
 17c:	7f005004 	svcvc	0x00005004
 180:	7f005008 	svcvc	0x00005008
 184:	7f00500c 	svcvc	0x0000500c
 188:	7f005028 	svcvc	0x00005028
 18c:	7f00502c 	svcvc	0x0000502c

00000190 <getc>:
 190:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 194:	e28db000 	add	fp, sp, #0
 198:	e1a00000 	nop			; (mov r0, r0)
 19c:	e59f303c 	ldr	r3, [pc, #60]	; 1e0 <getc+0x50>
 1a0:	e5933000 	ldr	r3, [r3]
 1a4:	e2033040 	and	r3, r3, #64	; 0x40
 1a8:	e3530000 	cmp	r3, #0
 1ac:	1a000004 	bne	1c4 <getc+0x34>
 1b0:	e59f3028 	ldr	r3, [pc, #40]	; 1e0 <getc+0x50>
 1b4:	e5933000 	ldr	r3, [r3]
 1b8:	e203303f 	and	r3, r3, #63	; 0x3f
 1bc:	e3530000 	cmp	r3, #0
 1c0:	0afffff5 	beq	19c <getc+0xc>
 1c4:	e59f3018 	ldr	r3, [pc, #24]	; 1e4 <getc+0x54>
 1c8:	e5933000 	ldr	r3, [r3]
 1cc:	e20330ff 	and	r3, r3, #255	; 0xff
 1d0:	e1a00003 	mov	r0, r3
 1d4:	e28bd000 	add	sp, fp, #0
 1d8:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
 1dc:	e12fff1e 	bx	lr
 1e0:	7f005018 	svcvc	0x00005018
 1e4:	7f005024 	svcvc	0x00005024

000001e8 <putc>:
 1e8:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 1ec:	e28db000 	add	fp, sp, #0
 1f0:	e24dd00c 	sub	sp, sp, #12
 1f4:	e1a03000 	mov	r3, r0
 1f8:	e54b3005 	strb	r3, [fp, #-5]
 1fc:	e1a00000 	nop			; (mov r0, r0)
 200:	e59f3028 	ldr	r3, [pc, #40]	; 230 <putc+0x48>
 204:	e5933000 	ldr	r3, [r3]
 208:	e2033901 	and	r3, r3, #16384	; 0x4000
 20c:	e3530000 	cmp	r3, #0
 210:	1afffffa 	bne	200 <putc+0x18>
 214:	e59f2018 	ldr	r2, [pc, #24]	; 234 <putc+0x4c>
 218:	e55b3005 	ldrb	r3, [fp, #-5]
 21c:	e5823000 	str	r3, [r2]
 220:	e1a00000 	nop			; (mov r0, r0)
 224:	e28bd000 	add	sp, fp, #0
 228:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
 22c:	e12fff1e 	bx	lr
 230:	7f005018 	svcvc	0x00005018
 234:	7f005020 	svcvc	0x00005020

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_stack+0x1050d24>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	322d373a 	eorcc	r3, sp, #15204352	; 0xe80000
   c:	2d383130 	ldfcss	f3, [r8, #-192]!	; 0xffffff40
  10:	362d3271 			; <UNDEFINED> instruction: 0x362d3271
  14:	2e372029 	cdpcs	0, 3, cr2, cr7, cr9, {1}
  18:	20312e33 	eorscs	r2, r1, r3, lsr lr
  1c:	38313032 	ldmdacc	r1!, {r1, r4, r5, ip, sp}
  20:	32323630 	eorscc	r3, r2, #48, 12	; 0x3000000
  24:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  28:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  2c:	5b202965 	blpl	80a5c8 <_stack+0x78a5c8>
  30:	2f4d5241 	svccs	0x004d5241
  34:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xfffff29b
  38:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  3c:	622d372d 	eorvs	r3, sp, #11796480	; 0xb40000
  40:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  44:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  48:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  4c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  50:	30393136 	eorscc	r3, r9, r6, lsr r1
  54:	Address 0x0000000000000054 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002b41 	andeq	r2, r0, r1, asr #22
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000021 	andeq	r0, r0, r1, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	4d445437 	cfstrdmi	mvd5, [r4, #-220]	; 0xffffff24
  18:	02060049 	andeq	r0, r6, #73	; 0x49
  1c:	01090108 	tsteq	r9, r8, lsl #2
  20:	01140412 	tsteq	r4, r2, lsl r4
  24:	03170115 	tsteq	r7, #1073741829	; 0x40000005
  28:	011a0118 	tsteq	sl, r8, lsl r1
