Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_027.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3524716 heartbeat IPC: 2.83711 cumulative IPC: 2.83711 (Simulation time: 0 hr 0 min 29 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7054176 heartbeat IPC: 2.83329 cumulative IPC: 2.8352 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 10578536 heartbeat IPC: 2.83739 cumulative IPC: 2.83593 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14108125 heartbeat IPC: 2.83319 cumulative IPC: 2.83525 (Simulation time: 0 hr 1 min 55 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17631897 heartbeat IPC: 2.83787 cumulative IPC: 2.83577 (Simulation time: 0 hr 2 min 24 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17631897 (Simulation time: 0 hr 2 min 24 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 26765044 heartbeat IPC: 1.09491 cumulative IPC: 1.09491 (Simulation time: 0 hr 2 min 51 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 35788932 heartbeat IPC: 1.10817 cumulative IPC: 1.1015 (Simulation time: 0 hr 3 min 18 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 44836681 heartbeat IPC: 1.10525 cumulative IPC: 1.10275 (Simulation time: 0 hr 3 min 45 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 53964777 heartbeat IPC: 1.09552 cumulative IPC: 1.10093 (Simulation time: 0 hr 4 min 12 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 62959879 heartbeat IPC: 1.11172 cumulative IPC: 1.10307 (Simulation time: 0 hr 4 min 39 sec) 
Finished CPU 0 instructions: 50000001 cycles: 45327982 cumulative IPC: 1.10307 (Simulation time: 0 hr 4 min 39 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.10307 instructions: 50000001 cycles: 45327982
L1D TOTAL     ACCESS:   21852307  HIT:   20248670  MISS:    1603637
L1D LOAD      ACCESS:    7890700  HIT:    7208099  MISS:     682601
L1D RFO       ACCESS:    6342155  HIT:    6055561  MISS:     286594
L1D PREFETCH  ACCESS:    7619452  HIT:    6985010  MISS:     634442
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   17450879  ISSUED:   17171435  USEFUL:     342667  USELESS:     950442
L1D AVERAGE MISS LATENCY: 22.798 cycles
L1I TOTAL     ACCESS:   10215219  HIT:    7368239  MISS:    2846980
L1I LOAD      ACCESS:    9147691  HIT:    7068850  MISS:    2078841
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    1067528  HIT:     299389  MISS:     768139
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   10321200  ISSUED:   10321200  USEFUL:    1465887  USELESS:     145250
L1I AVERAGE MISS LATENCY: 12.3545 cycles
L2C TOTAL     ACCESS:    6510583  HIT:    5755917  MISS:     754666
L2C LOAD      ACCESS:    1828659  HIT:    1509632  MISS:     319027
L2C RFO       ACCESS:     283982  HIT:     200726  MISS:      83256
L2C PREFETCH  ACCESS:    3838578  HIT:    3489049  MISS:     349529
L2C WRITEBACK ACCESS:     559364  HIT:     556510  MISS:       2854
L2C PREFETCH  REQUESTED:    7370585  ISSUED:    7331528  USEFUL:      80886  USELESS:     566306
L2C AVERAGE MISS LATENCY: 36.9346 cycles
LLC TOTAL     ACCESS:    2080978  HIT:    2048913  MISS:      32065
LLC LOAD      ACCESS:     318887  HIT:     314954  MISS:       3933
LLC RFO       ACCESS:      83231  HIT:      69213  MISS:      14018
LLC PREFETCH  ACCESS:    1541624  HIT:    1527722  MISS:      13902
LLC WRITEBACK ACCESS:     137236  HIT:     137024  MISS:        212
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       4796  USELESS:      21269
LLC AVERAGE MISS LATENCY: 180.156 cycles
Major fault: 0 Minor fault: 2477
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      11052  ROW_BUFFER_MISS:      20800
 DBUS_CONGESTED:      22025
 WQ ROW_BUFFER_HIT:       1437  ROW_BUFFER_MISS:      13634  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8082% MPKI: 0.35064 Average ROB Occupancy at Mispredict: 88.8199

Branch types
NOT_BRANCH: 40857231 81.7145%
BRANCH_DIRECT_JUMP: 526632 1.05326%
BRANCH_INDIRECT: 205902 0.411804%
BRANCH_CONDITIONAL: 6184014 12.368%
BRANCH_DIRECT_CALL: 938462 1.87692%
BRANCH_INDIRECT_CALL: 174486 0.348972%
BRANCH_RETURN: 1112952 2.2259%
BRANCH_OTHER: 0 0%

