Title,Authors,Platform,Cited_url,Cited_count,Year
Metal–oxide RRAM,"HSP Wong, HY Lee, S Yu, YS Chen, Y Wu, PS Chen, B Lee, FT Chen, ...","Proceedings of the IEEE 100 (6), 1951-1970",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4420276498052384197,1622,2012
Device scaling limits of Si MOSFETs and their application dependencies,"DJ Frank, RH Dennard, E Nowak, PM Solomon, Y Taur, HSP Wong","Proceedings of the IEEE 89 (3), 259-288",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11929417463305344525,1497,2001
Phase change memory,"HSP Wong, S Raoux, SB Kim, J Liang, JP Reifenberg, B Rajendran, ...","Proceedings of the IEEE 98 (12), 2201-2227",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10515252079352485902,1220,2010
CMOS scaling into the nanometer regime,"Y Taur, DA Buchanan, W Chen, DJ Frank, KE Ismail, SH Lo, ...","Proceedings of the IEEE 85 (4), 486-504",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3384793091992104154,1084,1997
Carbon nanotube computer,"MM Shulaker, G Hills, N Patil, H Wei, HY Chen, HSP Wong, S Mitra","Nature 501 (7468), 526",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15486295610529070721,765,2013
Beyond the conventional transistor,HSP Wong,"IBM Journal of Research and Development 46 (2.3), 133-168",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12442602431219908667,728,2002
A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region,"J Deng, HSP Wong","IEEE Transactions on Electron Devices 54 (12), 3186-3194",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6229420575489966495,708,2007
Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing,"D Kuzum, RGD Jeyasingh, B Lee, HSP Wong","Nano letters 12 (5), 2179-2186",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16204365580148780439,687,2011
Nanoscale cmos,"HSP Wong, DJ Frank, PM Solomon, CHJ Wann, JJ Welser","Proceedings of the IEEE 87 (4), 537-570",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11953078865244788347,604,1999
A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part II: Full device model and circuit performance benchmarking,"J Deng, HSP Wong","IEEE Transactions on Electron Devices 54 (12), 3195-3205",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2989493490639877159,596,2007
"Synaptic electronics: materials, devices and applications","D Kuzum, S Yu, HSP Wong","Nanotechnology 24 (38), 382001",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9620751420114712639,567,2013
MoS2 transistors with 1-nanometer gate lengths,"SB Desai, SR Madhvapathy, AB Sachid, JP Llinas, Q Wang, GH Ahn, ...","Science 354 (6308), 99-102",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15144289755769101694,510,2016
An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation,"S Yu, Y Wu, R Jeyasingh, D Kuzum, HSP Wong","IEEE Transactions on Electron Devices 58 (8), 2729-2737",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2666573296555119704,466,2011
"Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generation","HSP Wong, DJ Frank, PM Solomon",International Electron Devices Meeting 1998. Technical Digest (Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5894093587436539602,385,1998
Technology and device scaling considerations for CMOS imagers,HS Wong,"IEEE Transactions on electron Devices 43 (12), 2131-2142",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13370975477730895962,381,1996
Characteristics and device design of sub-100 nm strained Si N-and PMOSFETs,"K Rim, J Chu, H Chen, KA Jenkins, T Kanarsky, K Lee, A Mocuta, H Zhu, ...",2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10430503864014542698,373,2002
The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance,"T Skotnicki, JA Hutchby, TJ King, HSP Wong, F Boeuf","IEEE Circuits and Devices Magazine 21 (1), 16-26",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15086549079317632536,367,2005
Carbon nanotube and graphene device physics,"HSP Wong, D Akinwande",Cambridge University Press,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14078913988515535151,364,2011
Generalized scale length for two-dimensional effects in MOSFETs,"DJ Frank, Y Taur, HSP Wong","IEEE Electron Device Letters 19 (10), 385-387",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9798618731757731295,336,1998
Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel,"HSP Wong, KK Chan, Y Taur","International Electron Devices Meeting. IEDM Technical Digest, 427-430",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5138157692609507382,334,1997
Extension and source/drain design for high-performance FinFET devices,"J Kedzierski, M Ieong, E Nowak, TS Kanarsky, Y Zhang, R Roy, D Boyd, ...","IEEE Transactions on Electron Devices 50 (4), 952-958",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3901672828151809973,332,2003
Modeling of transconductance degradation and extraction of threshold voltage in thin oxide MOSFET's,"HS Wong, MH White, TJ Krutsick, RV Booth","Solid-State Electronics 30 (9), 953-968",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16606201667005338803,330,1987
Self-aligned nanotube field effect transistor and method of fabricating same,"J Appenzeller, P Avouris, KK Chan, R Martel, HP Wong, PG Collins","US Patent 6,891,227",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3352735234436799205,325,2005
Memory leads the way to better computing,"HSP Wong, S Salahuddin","Nature nanotechnology 10 (3), 191",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11080156512348887187,321,2015
Strained Si NMOSFETs for high performance CMOS technology,"K Rim, S Koester, M Hargrove, J Chu, PM Mooney, J Ott, T Kanarsky, ...",2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10610310574861524521,305,2001
A low energy oxide‐based electronic synaptic device for neuromorphic visual systems with tolerance to device variation,"S Yu, B Gao, Z Fang, H Yu, J Kang, HSP Wong","Advanced Materials 25 (12), 1774-1779",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2958022275225285086,295,2013
Conduction mechanism of TiN/HfO,"S Yu, X Guan, HSP Wong","Applied Physics Letters 99 (6), 063507",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13045167882761898437,294,2011
"Three-dimensional"" atomistic"" simulation of discrete random dopant distribution effects in sub-0.1/spl mu/m MOSFET's","HS Wong, Y Taur","Proceedings of IEEE International Electron Devices Meeting, 705-708",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16172025098524794384,281,1993
High-performance symmetric-gate and CMOS-compatible V/sub t/asymmetric-gate FinFET devices,"J Kedzierski, DM Fried, EJ Nowak, T Kanarsky, JH Rankin, H Hanafi, ...",International Electron Devices Meeting. Technical Digest (Cat. No. 01CH37224 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13281937154178800945,262,2001
Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation,"J Kedzierski, E Nowak, T Kanarsky, Y Zhang, D Boyd, R Carruthers, ...","Digest. International Electron Devices Meeting,, 247-250",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13967111960505903630,252,2002
HfOx-based vertical resistive switching random access memory suitable for bit-cost-effective three-dimensional cross-point architecture,"S Yu, HY Chen, B Gao, J Kang, HSP Wong","ACS nano 7 (3), 2320-2325",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7013756795544786793,250,2013
Extreme scaling with ultra-thin Si channel MOSFETs,"B Doris, M Ieong, T Kanarsky, Y Zhang, RA Roy, O Dokumaci, Z Ren, ...","Digest. International Electron Devices Meeting,, 267-270",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16723261497361681867,246,2002
Integrated circuit having gates and active regions forming a regular grating,"L Chang, HP Wong","US Patent 7,465,973","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13056585611179313096,15066614282325115639,15280747180629124584",242,2008
Continuous wireless pressure monitoring and mapping with ultra-small passive sensors for health monitoring and critical care,"LY Chen, BCK Tee, AL Chortos, G Schwartz, V Tse, DJ Lipomi, ...","Nature communications 5, 5028",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3699988348626426696,241,2014
On the switching parameter variation of metal-oxide RRAM—Part I: Physical modeling and simulation methodology,"X Guan, S Yu, HSP Wong","IEEE Transactions on electron devices 59 (4), 1172-1182",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12980587768122160068,231,2012
Cross-point memory array without cell selectors—Device characteristics and data storage pattern dependencies,"J Liang, HSP Wong","IEEE Transactions on Electron Devices 57 (10), 2531-2538",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7076542325128430810,226,2010
Face classification using electronic synapses,"P Yao, H Wu, B Gao, SB Eryilmaz, X Huang, W Zhang, Q Zhang, N Deng, ...","Nature communications 8, 15199",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9626964476436832783,221,2017
A 1 GHz integrated circuit with carbon nanotube interconnects and silicon transistors,"GF Close, S Yasuda, B Paul, S Fujita, HSP Wong","Nano Letters 8 (2), 706-709",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17450385460365618814,221,2008
Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory,"S Yu, Y Wu, HSP Wong","Applied Physics Letters 98 (10), 103514",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4835213925975156937,219,2011
Correlated double sampling with up/down counter,"SM Gowda, HJ Shin, HSP Wong, PH Xiao, J Yang","US Patent 5,877,715",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9983802499404495096,216,1999
Monte Carlo modeling of threshold variation due to dopant fluctuations,"DJ Frank, Y Taur, M Ieong, HSP Wong",1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No. 99CH36326 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8682894664145446976,214,1999
Electrical characterization of germanium p-channel MOSFETs,"H Shang, H Okorn-Schimdt, J Ott, P Kozlowski, S Steen, EC Jones, ...","IEEE Electron Device Letters 24 (4), 242-244",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16765796168639315989,205,2003
HfOx based vertical resistive random access memory for cost-effective 3D cross-point architecture without cell selector,"HY Chen, S Yu, B Gao, P Huang, J Kang, HSP Wong","2012 International Electron Devices Meeting, 20.7. 1-20.7. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9412440806214305497,202,2012
Self-aligned n-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric and tungsten gate,"H Shang, KL Lee, P Kozlowski, C D'emic, I Babich, E Sikorski, M Ieong, ...","IEEE Electron Device Letters 25 (3), 135-137",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15031137820178550944,201,2004
Proximity gettering with mega‐electron‐volt carbon and oxygen implantations,"H Wong, NW Cheung, PK Chu, J Liu, JW Mayer","Applied physics letters 52 (12), 1023-1025",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17255525111195889361,195,1988
Wafer-scale growth and transfer of aligned single-walled carbon nanotubes,"N Patil, A Lin, ER Myers, K Ryu, A Badmaev, C Zhou, HSP Wong, S Mitra","IEEE Transactions on Nanotechnology 8 (4), 498-504",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3836928456987367223,193,2009
Compact modeling of conducting-bridge random-access memory (CBRAM),"S Yu, HSP Wong","IEEE Transactions on Electron devices 58 (5), 1352-1360",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18013485858945205768,190,2011
CMOS-analogous wafer-scale nanotube-on-insulator approach for submicrometer devices and integrated circuits using aligned nanotubes,"K Ryu, A Badmaev, C Wang, A Lin, N Patil, L Gomez, A Kumar, S Mitra, ...","Nano Letters 9 (1), 189-197",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11914427835259150885,184,2008
Planarized silicon fin device,"KPL Muller, EJ Nowak, HSP Wong","US Patent 6,252,284",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7275340400001554880,180,2001
Carbon nanotube field effect transistors for logic applications,"R Martel, HSP Wong, K Chan, P Avouris",International Electron Devices Meeting. Technical Digest (Cat. No. 01CH37224 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17743152159925854138,179,2001
Three-dimensional integration of nanotechnologies for computing and data storage on a single chip,"MM Shulaker, G Hills, RS Park, RT Howe, K Saraswat, HSP Wong, S Mitra","Nature 547 (7661), 74",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1088092429333928878,177,2017
A neuromorphic visual system using RRAM synaptic devices with sub-pJ energy and tolerance to variability: Experimental characterization and large-scale modeling,"S Yu, B Gao, Z Fang, H Yu, J Kang, HSP Wong","2012 International Electron Devices Meeting, 10.4. 1-10.4. 4","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14808948952511462664,12870149455694376412",177,2012
Comparison of raised and Schottky source/drain MOSFETs using a novel tunneling contact model,"MK Ieong, PM Solomon, SE Laux, HSP Wong, D Chidambarrao",International Electron Devices Meeting 1998. Technical Digest (Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18381409904424023428,176,1998
Fermi level depinning in metal/Ge Schottky junction for metal source/drain Ge metal-oxide-semiconductor field-effect-transistor application,"M Kobayashi, A Kinoshita, K Saraswat, HSP Wong, Y Nishi","Journal of applied physics 105 (2), 023702",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2637940476878053039,175,2009
A phenomenological model for the reset mechanism of metal oxide RRAM,"S Yu, HSP Wong","IEEE Electron Device Letters 31 (12), 1455-1457",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5593281768606803056,174,2010
The end of moore's law: A new beginning for information technology,"TN Theis, HSP Wong","Computing in Science & Engineering 19 (2), 41",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13814946166369959645,159,2017
CMOS scaling into the 21st century: 0.1 µm and beyond,"Y Taur, YJ Mii, DJ Frank, HS Wong, DA Buchanan, SJ Wind, SA Rishton, ...","IBM Journal of Research and Development 39 (1.2), 245-260","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5083137709339263691,13425856181465866321",159,1995
Design considerations for complementary nanoelectromechanical logic gates,"K Akarvardar, D Elata, R Parsa, GC Wan, K Yoo, J Provine, P Peumans, ...","2007 IEEE International Electron Devices Meeting, 299-302",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=290965287335260248,157,2007
"On the stochastic nature of resistive switching in metal oxide RRAM: Physical modeling, Monte Carlo simulation, and experimental characterization","S Yu, X Guan, HSP Wong","2011 International Electron Devices Meeting, 17.3. 1-17.3. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13974645113391331249,146,2011
Carbon nanotube transistor circuits: Circuit-level performance benchmarking and design options for living with imperfections,"J Deng, N Patil, K Ryu, A Badmaev, C Zhou, S Mitra, HSP Wong",2007 IEEE International Solid-State Circuits Conference. Digest of Technical …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12281854689133742152,145,2007
Preparation of strained Si/SiGe on insulator by hydrogen induced layer transfer technique,"DF Canaperi, JO Chu, PD Christopher, L Huang, JA Ott, HSP Wong","US Patent 6,524,935",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7607071355825847243,145,2003
Image sensor with direct digital correlated sampling,"SM Gowda, HJ Shin, HSP Wong, PH Xiao, J Yang","US Patent 6,115,066",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5076916676936168295,145,2000
On the switching parameter variation of metal oxide RRAM—Part II: Model corroboration and device design strategy,"S Yu, X Guan, HSP Wong","IEEE Transactions on Electron Devices 59 (4), 1183-1188",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14166196549213552542,143,2012
Fully integrated graphene and carbon nanotube interconnects for gigahertz high-speed CMOS electronics,"X Chen, D Akinwande, KJ Lee, GF Close, S Yasuda, BC Paul, S Fujita, ...","IEEE Transactions on Electron Devices 57 (11), 3137-3143",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8831429495953568398,143,2010
Self-aligned double-gate MOSFET by selective epitaxy and silicon wafer bonding techniques,"KK Chan, GM Cohen, Y Taur, HSP Wong","US Patent 6,365,465","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12207984441989862637,14114029796193314271",142,2002
Digital instant camera having a printer,"SM Gowda, MY Lanzerotti, DJ Pearson, HSP Wong","US Patent 6,628,333",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4984965784393252836,141,2003
Circuit-level performance benchmarking and scalability analysis of carbon nanotube transistor circuits,"N Patil, J Deng, S Mitra, HSP Wong","IEEE Transactions on Nanotechnology 8 (1), 37-45",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10801356043757795718,140,2008
A SPICE compact model of metal oxide resistive switching memory with variations,"X Guan, S Yu, HSP Wong","IEEE electron device letters 33 (10), 1405-1407",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17702013026113355388,139,2012
"Multi-bit phase change memory cell and multi-bit phase change memory including the same, method of forming a multi-bit phase change memory, and method of programming a multi …","HF Hamann, CH Lam, ML Steen, HP Wong","US Patent 7,485,891",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13070078153818191892,138,2009
SiGe-on-insulator prepared by wafer bonding and layer transfer for high-performance field-effect transistors,"LJ Huang, JO Chu, DF Canaperi, CP D’emic, RM Anderson, SJ Koester, ...","Applied Physics Letters 78 (9), 1267-1269",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3220978125853080431,138,2001
High mobility p-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric,"H Shang, H Okorn-Schmidt, KK Chan, M Copel, JA Ott, PM Kozlowski, ...","Digest. International Electron Devices Meeting,, 441-444",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10843704781248112880,135,2002
TDI charge-coupled devices: design and applications,"HS Wong, YL Yao, ES Schlig","IBM Journal of research and development 36 (1), 83-106",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4423647936766039866,135,1992
Design methods for misaligned and mispositioned carbon-nanotube immune circuits,"N Patil, J Deng, A Lin, HSP Wong, S Mitra",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8592330684682773753,134,2008
Modeling and analysis of planar-gate electrostatic capacitance of 1-D FET with multiple cylindrical conducting channels,"J Deng, HSP Wong","IEEE Transactions on Electron Devices 54 (9), 2377-2385",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10151154425886505809,132,2007
Image sensor with dummy pixel or dummy pixel array,"SM Gowda, HJ Shin, HSP Wong, PH Xiao, J Yang","US Patent 6,344,877",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2596317781173227836,131,2002
Method for making single and double gate field effect transistors with sidewall source-drain contacts,"PM Solomon, HSP Wong","US Patent 5,773,331",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9675153676983499249,130,1998
Image sensor employing non-uniform A/D conversion,"SM Gowda, HJ Shin, HSP Wong, PH Xiao, J Yang","US Patent 5,920,274",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8313105417935752309,125,1999
"Flexible Control of Block Copolymer Directed Self‐Assembly using Small, Topographical Templates: Potential Lithography Solution for Integrated Circuit Contact Hole Patterning","H Yi, XY Bao, J Zhang, C Bencher, LW Chang, X Chen, R Tiberio, ...","Advanced Materials 24 (23), 3107-3114",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11277644557569560765,124,2012
In-memory computing with resistive switching devices,"D Ielmini, HSP Wong","Nature Electronics 1 (6), 333-343",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1699591942501792468,123,2018
Crystallization times of Ge–Te phase change materials as a function of composition,"S Raoux, HY Cheng, MA Caldwell, HSP Wong","Applied physics letters 95 (7), 071910",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10789258933910051120,122,2009
Method for making multiple threshold voltage FET using multiple work-function gate materials,"JW Adkisson, AW Ballantine, R Divakaruni, JB Johnson, EC Jones, ...","US Patent 6,797,553",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11760606751062285363,122,2004
-Based RRAM Using Atomic Layer Deposition (ALD) With 1-,"Y Wu, B Lee, HSP Wong","IEEE electron device letters 31 (12), 1449-1451",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3337220702696593456,120,2010
"Energy-efficient abundant-data computing: The N3XT 1,000 x","MMS Aly, M Gao, G Hills, CS Lee, G Pitner, MM Shulaker, TF Wu, ...","Computer 48 (12), 24-33",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2764676254995798371,119,2015
Strained Si CMOS (SS CMOS) technology: opportunities and challenges,"K Rim, R Anderson, D Boyd, F Cardone, K Chan, H Chen, S Christansen, ...","Solid-State Electronics 47 (7), 1133-1139",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3293915159826640367,119,2003
Image sensor pixel circuit,"SM Gowda, HJ Shin, HSP Wong, PH Xiao, J Yang","US Patent 5,898,168",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16452272931214760940,119,1999
A CMOS-integrated'ISFET-operational amplifier'chemical sensor employing differential sensing,"HS Wong, MH White","IEEE Transactions on Electron Devices 36 (3), 479-487",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8345824775009927016,118,1989
Self-aligned process for nanotube/nanowire FETs,"P Avouris, RA Carruthers, J Chen, CGMM Detavernier, C Lavoie, ...","US Patent 8,119,466",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17923412474354542693,116,2012
Photodetector array,HSP Wong,"US Patent 5,708,263",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9075714990650087278,115,1998
Low-resistance electrical contact to carbon nanotubes with graphitic interfacial layer,"Y Chai, A Hazeghi, K Takei, HY Chen, PCH Chan, A Javey, HSP Wong","IEEE Transactions on Electron Devices 59 (1), 12-19",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13219992528572489235,114,2011
Method of making self-aligned silicide narrow gate electrodes for field effect transistors having low sheet resistance,"H Wong, KL Pey, L Chan","US Patent 5,731,239",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13746320449322018812,114,1998
Design and performance considerations for sub-0.1/spl mu/m double-gate SOI MOSFET'S,"HS Wong, DJ Frank, Y Taur, JMC Stork","Proceedings of 1994 IEEE International Electron Devices Meeting, 747-750",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15464545012947335535,114,1994
Impact of a process variation on nanowire and nanotube device performance,"BC Paul, S Fujita, M Okajima, TH Lee, HSP Wong, Y Nishi","IEEE Transactions on Electron Devices 54 (9), 2369-2376",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8622938711068995989,113,2007
Thickness and stoichiometry dependence of the thermal conductivity of GeSbTe films,"JP Reifenberg, MA Panzer, SB Kim, AM Gibby, Y Zhang, S Wong, ...","Applied Physics Letters 91 (11), 111904",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13389491090872131113,111,2007
Variability in carbon nanotube transistors: Improving device-to-device consistency,"AD Franklin, GS Tulevski, SJ Han, D Shahrjerdi, Q Cao, HY Chen, ...","ACS nano 6 (2), 1109-1115",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5987103266737146522,110,2012
Robust digital VLSI using carbon nanotubes,"J Zhang, A Lin, N Patil, H Wei, L Wei, HS Wong, S Mitra",IEEE Transactions on Computer-aided Design of integrated circuits and …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16808719298162535441,6989636525988180155",108,2012
"CMOS active pixel image sensors fabricated using a 1.8-V, 0.25-/spl mu/m CMOS technology","HP Wong, RT Chang, E Crabbe, PD Agnello","IEEE Transactions on Electron Devices 45 (4), 889-894",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1710774375357930976,108,1998
Ultra-low-energy three-dimensional oxide-based electronic synapses for implementation of robust high-accuracy neuromorphic computation systems,"B Gao, Y Bi, HY Chen, R Liu, P Huang, B Chen, L Liu, X Liu, S Yu, ...","ACS nano 8 (7), 6998-7004",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13613958779223628091,106,2014
Stochastic learning in oxide binary synaptic device for neuromorphic computing,"S Yu, B Gao, Z Fang, H Yu, J Kang, HSP Wong","Frontiers in neuroscience 7, 186",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4022092589453351402,106,2013
The association between shift duty and abnormal eating behavior among nurses working in a major hospital: a cross-sectional study,"H Wong, MCS Wong, SYS Wong, A Lee","International journal of nursing studies 47 (8), 1021-1027",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17356180678518288381,106,2010
"Monolithic 3D integration of logic and memory: Carbon nanotube FETs, resistive RAM, and silicon FETs","MM Shulaker, TF Wu, A Pal, L Zhao, Y Nishi, K Saraswat, HSP Wong, ...","2014 IEEE International Electron Devices Meeting, 27.4. 1-27.4. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15005509650590264480,103,2014
Gettering of gold and copper with implanted carbon in silicon,"H Wong, NW Cheung, PK Chu","Applied physics letters 52 (11), 889-891",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8944349725651045971,103,1988
Monitoring oxygen movement by Raman spectroscopy of resistive random access memory with a graphene-inserted electrode,"H Tian, HY Chen, B Gao, S Yu, J Liang, Y Yang, D Xie, J Kang, TL Ren, ...","Nano letters 13 (2), 651-657",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10083898309807884865,102,2013
Beyond the conventional transistor,HSP Wong,"Solid-State Electronics 49 (5), 755-762",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9182457583837635542,102,2005
CMOS image sensors-recent advances and device scaling considerations,HSP Wong,"International Electron Devices Meeting. IEDM Technical Digest, 201-204",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15319376735639066921,101,1997
Discrete random dopant distribution effects in nanometer-scale MOSFETs,"HSP Wong, Y Taur, DJ Frank","Microelectronics Reliability 38 (9), 1447-1456",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6239181210221218772,100,1998
Thermal boundary resistance measurements for phase-change memory devices,"JP Reifenberg, KW Chang, MA Panzer, S Kim, JA Rowlette, M Asheghi, ...","IEEE Electron Device Letters 31 (1), 56-58",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=193101880489832459,99,2009
Brain-like associative learning using a nanoscale non-volatile phase change synaptic device array,"SB Eryilmaz, D Kuzum, R Jeyasingh, SB Kim, M BrightSky, C Lam, ...","Frontiers in neuroscience 8, 205",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7051984496705110192,98,2014
Multi-level control of conductive nano-filament evolution in HfO 2 ReRAM by pulse-train operations,HS PhilipáWong,"Nanoscale 6 (11), 5698-5702",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17796930080102647595,98,2014
A circuit-compatible SPICE model for enhancement mode carbon nanotube field effect transistors,"J Deng, HSP Wong",2006 International Conference on Simulation of Semiconductor Processes and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13274778843573828394,98,2006
Schottky-barrier carbon nanotube field-effect transistor modeling,"A Hazeghi, T Krishnamohan, HSP Wong","IEEE Transactions on Electron Devices 54 (3), 439-445",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5029763616764063252,97,2007
Synthesis and size-dependent crystallization of colloidal germanium telluride nanoparticles,"MA Caldwell, S Raoux, RY Wang, HSP Wong, DJ Milliron","Journal of Materials Chemistry 20 (7), 1285-1291",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6472440578013251813,96,2010
"Triple-self-aligned, planar double-gate MOSFETs: devices and circuits","KW Guarini, PM Solomon, Y Zhang, KK Chan, EC Jones, GM Cohen, ...",International Electron Devices Meeting. Technical Digest (Cat. No. 01CH37224 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13252542522941307305,95,2001
Carrier mobility enhancement in strained Si-on-insulator fabricated by wafer bonding,"LJ Huang, JO Chu, S Goma, CP D'Emic, SJ Koester, DF Canaperi, ...",2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11535523852142698104,93,2001
Removable and recyclable conjugated polymers for highly selective and high-yield dispersion and release of low-cost carbon nanotubes,"T Lei, X Chen, G Pitner, HSP Wong, Z Bao","Journal of the American Chemical Society 138 (3), 802-805",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17901871543626654943,91,2016
A compact virtual-source model for carbon nanotube FETs in the sub-10-nm regime—Part I: Intrinsic elements,"CS Lee, E Pop, AD Franklin, W Haensch, HSP Wong","IEEE transactions on electron devices 62 (9), 3061-3069","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=752696304870993348,2592533104908403973",91,2015
Analytical modeling of the suspended-gate FET and design insights for low-power logic,"K Akarvardar, C Eggimann, D Tsamados, YS Chauhan, GC Wan, ...","IEEE transactions on Electron Devices 55 (1), 48-59",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2764184897441137619,91,2007
VMR: VLSI-compatible metallic carbon nanotube removal for imperfection-immune cascaded multi-stage digital logic circuits using carbon nanotube FETs,"N Patil, A Lin, J Zhang, H Wei, K Anderson, HSP Wong, S Mitra","2009 IEEE International Electron Devices Meeting (IEDM), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16873424123678347180,90,2009
Electronic synapses made of layered two-dimensional materials,"Y Shi, X Liang, B Yuan, V Chen, H Li, F Hui, Z Yu, F Yuan, E Pop, ...","Nature Electronics 1 (8), 458",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17235976426913684320,88,2018
Selective synthesis and device applications of semiconducting single-walled carbon nanotubes using isopropyl alcohol as feedstock,"Y Che, C Wang, J Liu, B Liu, X Lin, J Parker, C Beasley, HSP Wong, ...","Acs Nano 6 (8), 7454-7462",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5824208920128280855,87,2012
High-mobility Ge N-MOSFETs and mobility degradation mechanisms,"D Kuzum, T Krishnamohan, A Nainani, Y Sun, PA Pianetta, HSP Wong, ...","IEEE Transactions on Electron Devices 58 (1), 59-66",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18255523077595658316,86,2010
The effect of IFRS adoption on global market integration,"F Cai, H Wong",International Business & Economics Research Journal (IBER) 9 (10),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6157063033012418718,86,2010
Large‐Area Assembly of Densely Aligned Single‐Walled Carbon Nanotubes Using Solution Shearing and Their Application to Field‐Effect Transistors,"S Park, G Pitner, G Giri, JH Koo, J Park, K Kim, H Wang, R Sinclair, ...","Advanced Materials 27 (16), 2656-2662",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5603555062870833252,85,2015
Image capture system for mobile communications,"ZJ Deng, SM Gowda, JP Karidis, DJ Pearson, RN Singh, HSP Wong, ...","US Patent 6,985,169",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1772064339636348136,85,2006
Fabrication of metal gated FinFETs through complete gate silicidation with Ni,"J Kedzierski, M Ieong, T Kanarsky, Y Zhang, HSP Wong","IEEE transactions on electron devices 51 (12), 2115-2120",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4433473134748902425,85,2004
Cross point array cell with series connected semiconductor diode and phase change storage media,"C Lam, HS Wong","US Patent App. 10/918,101",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16472172242479992313,84,2006
Threshold voltage and on–off ratio tuning for multiple-tube carbon nanotube FETs,"A Lin, N Patil, K Ryu, A Badmaev, LG De Arco, C Zhou, S Mitra, ...","IEEE transactions on nanotechnology 8 (1), 4-9",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2731779768901424654,83,2008
Metal/III-V Schottky barrier height tuning for the design of nonalloyed III-V field-effect transistor source/drain contacts,"J Hu, KC Saraswat, HSP Wong","Journal of Applied Physics 107 (6), 063712",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3993124141363209316,81,2010
Self-aligned process for nanotube/nanowire FETs,"P Avouris, RA Carruthers, J Chen, CGMM Detavernier, C Lavoie, ...","US Patent 7,598,516","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15170282086811998485,898999553196669338",79,2009
A 3mpixel multi-aperture image sensor with 0.7 μm pixels in 0.11 μm cmos,"K Fife, A El Gamal, HSP Wong",2008 IEEE International Solid-State Circuits Conference-Digest of Technical …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12959104124822552319,79,2008
Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage,"S Chong, K Akarvardar, R Parsa, JB Yoon, RT Howe, S Mitra, HSP Wong",Proceedings of the 2009 International Conference on Computer-Aided Design …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9106864439625987705,78,2009
High-performance p-type black phosphorus transistor with scandium contact,"L Li, M Engel, DB Farmer, S Han, HSP Wong","ACS nano 10 (4), 4672-4677",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10738926148153747780,77,2016
Efficient FPGAs using nanoelectromechanical relays,"C Chen, R Parsa, N Patil, S Chong, K Akarvardar, J Provine, D Lewis, ...",Proceedings of the 18th annual ACM/SIGDA international symposium on Field …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16493214995157126637,77,2010
Phase change memory cell on silicon-on insulator substrate,"SS Furkay, H Hamann, JB Johnson, CH Lam, HP Wong","US Patent 7,005,665",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=423039062350281842,77,2006
Method of fabricating sidewall charge-coupled device with trench isolation,HSP Wong,"US Patent 5,488,010",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14699935532344516741,77,1996
Statistical Study on the Schottky Barrier Reduction of Tunneling Contacts to CVD Synthesized MoS,"S Lee, A Tang, S Aloni, HS Philip Wong","Nano letters 16 (1), 276-281",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4394364956495095018,76,2015
Ultrafast characterization of phase-change material crystallization properties in the melt-quenched amorphous phase,"R Jeyasingh, SW Fong, J Lee, Z Li, KW Chang, D Mantegazza, M Asheghi, ...","Nano letters 14 (6), 3419-3426",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16804533527735397117,76,2014
Self-aligned nanotube field effect transistor and method of fabricating same,"J Appenzeller, P Avouris, KK Chan, PG Collins, R Martel, HP Wong","US Patent 7,253,065","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4363869104810380355,6677238161517074407,7504695060031912870",76,2007
Use of source/drain asymmetry MOSFET devices in dynamic and analog circuits,"MK Ieong, EC Kan, HSP Wong","US Patent 6,466,489",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4195047245870566937,75,2002
Integrated wafer-scale growth and transfer of directional carbon nanotubes and misaligned-carbon-nanotube-immune logic structures,"N Patil, A Lin, ER Myers, HSP Wong, S Mitra","2008 Symposium on VLSI Technology, 205-206",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4766405409517581548,73,2008
Field emission phase change diode memory,"SS Furkay, DV Horak, CH Lam, HP Wong","US Patent 7,057,923",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11951115843249852275,73,2006
Nanoscale bipolar and complementary resistive switching memory based on amorphous carbon,"Y Chai, Y Wu, K Takei, HY Chen, S Yu, PCH Chan, A Javey, HSP Wong","IEEE transactions on electron devices 58 (11), 3933-3939",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15599556225656938140,72,2011
Linear increases in carbon nanotube density through multiple transfer technique,"MM Shulaker, H Wei, N Patil, J Provine, HY Chen, HSP Wong, S Mitra","Nano letters 11 (5), 1881-1886",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16348048959801972073,71,2011
Frequency response of top-gated carbon nanotube field-effect transistors,"DV Singh, KA Jenkins, J Appenzeller, D Neumayer, A Grill, HSP Wong","IEEE transactions on nanotechnology 3 (3), 383-387",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2241528628033287918,71,2004
Two gates are better than one [double-gate MOSFET process],"PM Solomon, KW Guarini, Y Zhang, K Chan, EC Jones, GM Cohen, ...","IEEE Circuits and Devices Magazine 19 (1), 48-62",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16494732732716649222,71,2003
"Cost-effective, transfer-free, flexible resistive random access memory using laser-scribed reduced graphene oxide patterning technology","H Tian, HY Chen, TL Ren, C Li, QT Xue, MA Mohammad, C Wu, Y Yang, ...","Nano letters 14 (6), 3214-3219",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14832471040113929534,68,2014
Electron and hole mobility enhancement in strained SOI by wafer bonding,"L Huang, JO Chu, SA Goma, CP d'Emic, SJ Koester, DF Canaperi, ...","IEEE Transactions on Electron Devices 49 (9), 1566-1571",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6044098738432739242,68,2002
Recommended methods to study resistive switching devices,"M Lanza, HSP Wong, E Pop, D Ielmini, D Strukov, BC Regan, L Larcher, ...","Advanced Electronic Materials 5 (1), 1800143",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5394232910896550608,66,2019
Phase-change memory—Towards a storage-class memory,"SW Fong, CM Neumann, HSP Wong","IEEE Transactions on Electron Devices 64 (11), 4374-4385",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2407652015487914082,66,2017
Biomimetic approaches for fabricating high-density nanopatterned arrays,"JN Cha, Y Zhang, HSP Wong, S Raoux, C Rettner, L Krupp, V Deline","Chemistry of materials 19 (4), 839-843",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=149977693827712292,66,2007
"On"" effective channel length"" in 0.1-μm MOSFETs","Y Taur, YJ Mii, R Logan, HS Wong","IEEE Electron Device Letters 16 (4), 136-138",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4414143723041883000,66,1995
Carbon nanotube circuit integration up to sub-20 nm channel lengths,"MM Shulaker, J Van Rethy, TF Wu, L Suriyasena Liyanage, H Wei, Z Li, ...","ACS nano 8 (4), 3434-3443",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8863232365260407964,65,2014
The effect of channel implants on MOS transistor characterization,"RV Booth, MH White, HS Wong, TJ Krutsick","IEEE Transactions on Electron Devices 34 (12), 2501-2509",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13175541575842753512,65,1987
Metal oxide-resistive memory using graphene-edge electrodes,"S Lee, J Sohn, Z Jiang, HY Chen, HSP Wong","Nature communications 6, 8407",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1489323261493512499,64,2015
An ultra-low reset current cross-point phase change memory with carbon nanotube electrodes,"J Liang, RGD Jeyasingh, HY Chen, HSP Wong","IEEE Transactions on Electron Devices 59 (4), 1155-1163",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6155850251326507968,64,2012
Read/write schemes analysis for novel complementary resistive switches in passive crossbar memory arrays,"S Yu, J Liang, Y Wu, HSP Wong","Nanotechnology 21 (46), 465202",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7686543782488450302,64,2010
Experimental demonstration of high mobility Ge NMOS,"D Kuzum, T Krishnamohan, A Nainani, Y Sun, PA Pianetta, KC Saraswat","2009 IEEE International Electron Devices Meeting (IEDM), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17258149904045095581,64,2009
Investigation of the performance limits of III-V double-gate n-MOSFETs,"A Pethe, T Krishnamohan, D Kim, S Oh, HSP Wong, K Saraswat",2006 16th Biennial University/Government/Industry Microelectronics Symposium …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12389725215057099269,64,2006
Diblock copolymer directed self-assembly for CMOS device fabrication,"LW Chang, HSP Wong","Design and Process Integration for Microelectronic Manufacturing IV 6156, 615611",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16880639205327691700,64,2006
High performance double-gate device technology challenges and opportunities,"M Ieong, HSP Wong, E Nowak, J Kedzierski, EC Jones","Proceedings International Symposium on Quality Electronic Design, 492-495",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17960943445205044574,64,2002
Toll-like receptor ligands sensitize B-cell receptor signalling by reducing actin-dependent spatial confinement of the receptor,"SA Freeman, V Jaumouillé, K Choi, BE Hsu, HS Wong, L Abraham, ...","Nature communications 6, 6168",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6524061444186401274,63,2015
Scalable carbon nanotube computational and storage circuits immune to metallic and mispositioned carbon nanotubes,"N Patil, A Lin, J Zhang, H Wei, K Anderson, HSP Wong, S Mitra","IEEE Transactions on Nanotechnology 10 (4), 744-750",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12528755986705286871,63,2010
Low-energy robust neuromorphic computation using synaptic devices,"D Kuzum, RGD Jeyasingh, S Yu, HSP Wong","IEEE Transactions on Electron Devices 59 (12), 3489-3494",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2623092380257928866,62,2012
Forming-free nitrogen-doped AlO,"W Kim, SI Park, Z Zhang, Y Yang-Liauw, D Sekar, HSP Wong, SS Wong","2011 Symposium on VLSI Technology-Digest of Technical Papers, 22-23",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13690379075117053223,62,2011
Method for forming a polycide gate electrode,"Y Pan, H Wong","US Patent 5,869,396",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15611363069183359154,62,1999
Block copolymer directed self-assembly (DSA) aware contact layer optimization for 10 nm 1D standard cell library,"Y Du, D Guo, MDF Wong, H Yi, HSP Wong, H Zhang, Q Ma","Proceedings of the International Conference on Computer-Aided Design, 186-193",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18433637874934118242,61,2013
A non-iterative compact model for carbon nanotube FETs incorporating source exhaustion effects,"L Wei, DJ Frank, L Chang, HSP Wong","2009 IEEE International Electron Devices Meeting (IEDM), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9711593172435456305,60,2009
A Monte Carlo study of the low resistance state retention of HfO,"S Yu, Y Yin Chen, X Guan, HS Philip Wong, JA Kittl","Applied Physics Letters 100 (4), 043507",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7961738058563136987,59,2012
Resistance and threshold switching voltage drift behavior in phase-change memory and their temperature dependence at microsecond time scales studied using a micro-thermal stage,"SB Kim, B Lee, M Asheghi, F Hurkx, JP Reifenberg, KE Goodson, ...","IEEE Transactions on Electron Devices 58 (3), 584-592",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11594914124020087630,58,2011
Current scaling in aligned carbon nanotube array transistors with local bottom gating,"AD Franklin, A Lin, HSP Wong, Z Chen","IEEE Electron Device Letters 31 (7), 644-646",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16380363591239828845,58,2010
"Device study, chemical doping, and logic circuits based on transferred aligned single-walled carbon nanotubes","C Wang, K Ryu, A Badmaev, N Patil, A Lin, S Mitra, HSP Wong, C Zhou","Applied Physics Letters 93 (3), 033101",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1740167993835237673,58,2008
A compact model for metal–oxide resistive random access memory with experiment verification,"Z Jiang, Y Wu, S Yu, L Yang, K Song, Z Karim, HSP Wong","IEEE Transactions on Electron Devices 63 (5), 1884-1892",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13961800116124474847,57,2016
Sensor-to-digital interface built entirely with carbon nanotube FETs,"MM Shulaker, J Van Rethy, G Hills, H Wei, HY Chen, G Gielen, ...","IEEE Journal of Solid-State Circuits 49 (1), 190-201",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13380583775857965547,57,2013
Phonon and electron transport through Ge,"J Lee, E Bozorg-Grayeli, SB Kim, M Asheghi, HS Philip Wong, ...","Applied Physics Letters 102 (19), 191911",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4416422235780997510,57,2013
Profile studies of MeV ions implanted into Si,"H Wong, E Deng, NW Cheung, PK Chu, EM Strathman, MD Strathman",Nuclear Instruments and Methods in Physics Research Section B: Beam …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7328682456763592654,57,1987
High Current Density and Low Thermal Conductivity of Atomically Thin Semimetallic WTe,"MJ Mleczko, RL Xu, K Okabe, HH Kuo, IR Fisher, HSP Wong, Y Nishi, ...","ACS nano 10 (8), 7507-7514",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17798059480902916828,56,2016
Tpad: Hardware trojan prevention and detection for trusted integrated circuits,"TF Wu, K Ganesan, YA Hu, HSP Wong, S Wong, S Mitra",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4503286471422227389,56,2015
Modeling the switching dynamics of programmable-metallization-cell (PMC) memory and its application as synapse device for a neuromorphic computation system,"S Yu, HSP Wong","2010 International Electron Devices Meeting, 22.1. 1-22.1. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16339475621327196684,56,2010
Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement,"J Zhang, S Bobba, N Patil, A Lin, HSP Wong, G De Micheli, S Mitra","Proceedings of the 47th Design Automation Conference, 889-892",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15489937756402735948,56,2010
An integrated phase change memory cell with Ge nanowire diode for cross-point memory,"Y Zhang, SB Kim, JP McVittie, H Jagannathan, JB Ratchford, ...","2007 IEEE Symposium on VLSI Technology, 98-99",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9626906934610539090,56,2007
"EHF array antenna backplate including radiating modules, cavities, and distributor supported thereon","H Wong, SS Chang, DC Chang, KC Kelly","US Patent 5,128,689",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3913977924342153552,56,1992
Energy-efficient phase-change memory with graphene as a thermal barrier,"C Ahn, SW Fong, Y Kim, S Lee, A Sood, CM Neumann, M Asheghi, ...","Nano letters 15 (10), 6809-6814",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3318750565794313361,55,2015
Automated design of misaligned-carbon-nanotube-immune circuits,"N Patil, J Deng, HSP Wong, S Mitra","Proceedings of the 44th annual Design Automation Conference, 958-961",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8292090488828451010,55,2007
A 3D multi-aperture image sensor architecture,"K Fife, A El Gamal, HSP Wong","IEEE Custom Integrated Circuits Conference 2006, 281-284",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2172270183332385476,55,2006
Verilog-A compact model for oxide-based resistive random access memory (RRAM),"Z Jiang, S Yu, Y Wu, JH Engel, X Guan, HSP Wong",2014 International Conference on Simulation of Semiconductor Processes and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11656289481668661420,54,2014
Optical absorption enhancement in freestanding GaAs thin film nanopyramid arrays,"D Liang, Y Huo, Y Kang, KX Wang, A Gu, M Tan, Z Yu, S Li, J Jia, X Bao, ...","Advanced Energy Materials 2 (10), 1254-1260",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1432887555009927473,54,2012
Wide-field Fizeau imaging telescope: experimental results,"RL Kendrick, JN Aubrun, R Bell, R Benson, L Benson, D Brace, ...","Applied optics 45 (18), 4235-4240",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10787533065092563279,54,2006
Contact-hole patterning for random logic circuits using block copolymer directed self-assembly,"H Yi, XY Bao, J Zhang, R Tiberio, J Conway, LW Chang, S Mitra, ...","Alternative Lithographic Technologies IV 8323, 83230W",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1206007767626614300,53,2012
Nanoscale phase change memory materials,"MA Caldwell, RGD Jeyasingh, HSP Wong, DJ Milliron","Nanoscale 4 (15), 4382-4392",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8761946030335146731,53,2012
"Carbon nanotube field effect transistors-fabrication, device physics, and circuit implications","HSP Wong, J Appenzeller, V Derycke, R Martel, S Wind, P Avouris","2003 IEEE International Solid-State Circuits Conference, 2003. Digest of …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11671742078599637712,53,2003
VLSI-compatible carbon nanotube doping technique with low work-function metal oxides,"L Suriyasena Liyanage, X Xu, G Pitner, Z Bao, HSP Wong","Nano letters 14 (4), 1884-1890",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11809425977798076355,52,2014
Nanometer-Scale,"Z Zhang, Y Wu, HSP Wong, SS Wong","IEEE Electron Device Letters 34 (8), 1005-1007",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6839764292880458179,52,2013
The effect of donor/acceptor nature of interface traps on Ge MOSFET characteristics,"D Kuzum, JH Park, T Krishnamohan, HSP Wong, KC Saraswat","IEEE Transactions on electron devices 58 (4), 1015-1022",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6067090699552503036,52,2011
"Analytical ballistic theory of carbon nanotube transistors: Experimental validation, device physics, parameter extraction, and performance projection","D Akinwande, J Liang, S Chong, Y Nishi, HSP Wong","Journal of Applied Physics 104 (12), 124514",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13059259320375841852,52,2008
Analysis of temperature in phase change memory scaling,"SB Kim, HSP Wong","IEEE electron device letters 28 (8), 697-699",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12487819664110431900,52,2007
Analysis of the frequency response of carbon nanotube transistors,"D Akinwande, GF Close, HSP Wong","IEEE transactions on nanotechnology 5 (5), 599-605",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18051520672970627570,52,2006
Germanium field effect transistor and method of fabricating the same,"MV Fischetti, SE Laux, PM Solomon, HP Wong","US Patent 6,864,520",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14238414697811025020,52,2005
An improved method of MOSFET modeling and parameter extraction,"TJ Krutsick, MH White, HS Wong, RVH Booth","IEEE Transactions on Electron Devices 34 (8), 1676-1680",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15270389210806032228,52,1987
First demonstration of AC gain from a single-walled carbon nanotube common-source amplifier,"I Amlani, J Lewis, K Lee, R Zhang, J Deng, HSP Wong","2006 International Electron Devices Meeting, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16488112482066640554,51,2006
Process for making planarized silicon fin device,"KPL Muller, EJ Nowak, HP Wong","US Patent 6,432,829",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17510982386049992977,51,2002
Method for fabricating a self-aligned double-gate MOSFET by selective lateral epitaxy,"Y Taur, HSP Wong","US Patent 5,646,058",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7173582892483098677,51,1997
Energy efficient programming of nanoelectronic synaptic devices for large-scale implementation of associative and temporal sequence learning,"D Kuzum, RGD Jeyasingh, HSP Wong","2011 International Electron Devices Meeting, 30.3. 1-30.3. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=476780233530708091,50,2011
Digital VLSI logic technology using carbon nanotube FETs: Frequently asked questions,"N Patil, A Lin, J Zhang, HSP Wong, S Mitra","2009 46th ACM/IEEE Design Automation Conference, 304-309",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18020162908757133773,50,2009
A Multi-Aperture Image Sensor With 0.7,"K Fife, A El Gamal, HSP Wong","IEEE Journal of Solid-State Circuits 43 (12), 2990-3005",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2072735898568493300,50,2008
Self-aligned double gate mosfet with separate gates,"GM Cohen, HP Wong","US Patent 7,101,762",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5758231938536703731,50,2006
Double-gate FET with planarized surfaces and self-aligned silicides,"GM Cohen, HSP Wong","US Patent 6,642,115",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17559115094968327752,50,2003
Experimental evaluation of carrier transport and device design for planar symmetric/asymmetric double-gate/ground-plane CMOSFETs,"M Ieong, EC Jones, T Kanarsky, Z Ren, O Dokumaci, RA Roy, L Shi, ...",International Electron Devices Meeting. Technical Digest (Cat. No. 01CH37224 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1926577384193083520,50,2001
Impact of fixed charge on metal-insulator-semiconductor barrier height reduction,"J Hu, A Nainani, Y Sun, KC Saraswat, HS Philip Wong","Applied Physics Letters 99 (25), 252104",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8604573719320251569,49,2011
Experimental demonstration of aperiodic patterns of directed self-assembly by block copolymer lithography for random logic circuit layout,"LW Chang, X Bao, C Bencher, HSP Wong","2010 International Electron Devices Meeting, 33.2. 1-33.2. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9579345373851314918,49,2010
Monolithic integration of CMOS VLSI and carbon nanotubes for hybrid nanotechnology applications,"D Akinwande, S Yasuda, B Paul, S Fujita, G Close, HSP Wong","IEEE Transactions on Nanotechnology 7 (5), 636-639",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16792429966195273296,49,2008
Phase change nanodot arrays fabricated using a self-assembly diblock copolymer approach,"Y Zhang, HSP Wong, S Raoux, JN Cha, CT Rettner, LE Krupp, T Topuria, ...","Applied physics letters 91 (1), 013104",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12262019057873671679,49,2007
Block copolymer directed self-assembly enables sublithographic patterning for device fabrication,"HSP Wong, C Bencher, H Yi, XY Bao, LW Chang","Alternative Lithographic Technologies IV 8323, 832303",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4547309261249137237,48,2012
Wafer-scale fabrication and characterization of thin-film transistors with polythiophene-sorted semiconducting carbon nanotube networks,"LS Liyanage, H Lee, N Patil, S Park, S Mitra, Z Bao, HSP Wong","ACS nano 6 (1), 451-458",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1895724792041787716,48,2011
"SRAM, NAND, DRAM contact hole patterning using block copolymer directed self-assembly guided by small topographical templates","XY Bao, H Yi, C Bencher, LW Chang, H Dai, Y Chen, PTJ Chen, ...","2011 International Electron Devices Meeting, 7.7. 1-7.7. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11571845399748018393,48,2011
Dual EPI active pixel cell design and method of making the same,"TB Hook, HSP Wong","US Patent 5,898,196",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7816233182364281341,48,1999
Compact model for carbon nanotube field-effect transistors including nonidealities and calibrated with experimental data down to 9-nm gate length,"J Luo, L Wei, CS Lee, AD Franklin, X Guan, E Pop, DA Antoniadis, ...","IEEE transactions on electron devices 60 (6), 1834-1843",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=385775587346299053,47,2013
"An analytical derivation of the density of states, effective mass, and carrier density for achiral carbon nanotubes","D Akinwande, Y Nishi, HSP Wong","IEEE Transactions on Electron Devices 55 (1), 289-297",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5361126565470770341,47,2007
Effect of annealing ambient and temperature on the electrical characteristics of atomic layer deposition Al,"J Hu, HS Philip Wong","Journal of Applied Physics 111 (4), 044105",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11216322007465624999,46,2012
Integration of nanoelectromechanical (NEM) relays with silicon CMOS with functional CMOS-NEM circuit,"S Chong, B Lee, KB Parizi, J Provine, S Mitra, RT Howe, HSP Wong","2011 International Electron Devices Meeting, 30.5. 1-30.5. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11329686890331978462,46,2011
Electronic and optical switching of solution-phase deposited SnSe,"RY Wang, MA Caldwell, RGD Jeyasingh, S Aloni, RM Shelby, HSP Wong, ...","Journal of Applied Physics 109 (11), 113506",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1472548161644303992,46,2011
High-performance carbon nanotube field-effect transistors,"MM Shulaker, G Pitner, G Hills, M Giachino, HSP Wong, S Mitra","2014 IEEE International Electron Devices Meeting, 33.6. 1-33.6. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15654981590960522830,45,2014
"Effect of wordline/bitline scaling on the performance, energy consumption, and reliability of cross-point memory array","J Liang, S Yeh, SS Wong, HSP Wong","ACM Journal on Emerging Technologies in Computing Systems (JETC) 9 (1), 9",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4139837752273441556,45,2013
Characterization of the silicon on insulator film in bonded wafers by high resolution x-ray diffraction,"GM Cohen, PM Mooney, EC Jones, KK Chan, PM Solomon, HSP Wong","Applied physics letters 75 (6), 787-789",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10615183511154919730,45,1999
ACCNT—A metallic-CNT-tolerant design methodology for carbon-nanotube VLSI: Concepts and experimental demonstration,"A Lin, N Patil, H Wei, S Mitra, HSP Wong","IEEE Transactions on Electron Devices 56 (12), 2969-2978",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1505500849014550032,44,2009
"Hyperdimensional computing with 3D VRRAM in-memory kernels: Device-architecture co-design for energy-efficient, error-resilient language recognition","H Li, TF Wu, A Rahimi, KS Li, M Rusch, CH Lin, JL Hsu, MM Sabry, ...","2016 IEEE International Electron Devices Meeting (IEDM), 16.1. 1-16.1. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17086993026605022995,43,2016
AlOx-based resistive switching device with gradual resistance modulation for neuromorphic device application,"Y Wu, S Yu, HSP Wong, YS Chen, HY Lee, SM Wang, PY Gu, F Chen, ...","2012 4th IEEE International Memory Workshop, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17295553280713440338,43,2012
"Variation-aware, reliability-emphasized design and optimization of RRAM using SPICE model","H Li, Z Jiang, P Huang, Y Wu, HY Chen, B Gao, XY Liu, JF Kang, ...","2015 Design, Automation & Test in Europe Conference & Exhibition (DATE …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=705162977953495004,42,2015
3D vertical RRAM-scaling limit analysis and demonstration of 3D array operation,"S Yu, HY Chen, Y Deng, B Gao, Z Jiang, J Kang, HSP Wong","2013 Symposium on VLSI Technology, T158-T159",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1739390331886973467,42,2013
Metal/III-V effective barrier height tuning using atomic layer deposition of high-κ/high-κ bilayer interfaces,"J Hu, KC Saraswat, HS Philip Wong","Applied Physics Letters 99 (9), 092107",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6152225907539074515,42,2011
In situ transmission electron microscopy observation of nanostructural changes in phase-change memory,"S Meister, SB Kim, JJ Cha, HSP Wong, Y Cui","ACS nano 5 (4), 2742-2748",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8706139572014739718,41,2011
Uniaxial stress engineering for high-performance Ge NMOSFETs,"M Kobayashi, T Irisawa, B Magyari-Kope, K Saraswat, HSP Wong, Y Nishi","IEEE Transactions on Electron Devices 57 (5), 1037-1046",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3304374845739594389,41,2010
Low temperature (≤ 380° C) and high performance Ge CMOS technology with novel source/drain by metal-induced dopants activation and high-k/metal gate stack for monolithic 3D …,"JH Park, M Tada, D Kuzum, P Kapur, HY Yu, KC Saraswat","2008 IEEE International Electron Devices Meeting, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14344077890045021611,41,2008
Fermi-level depinning in metal/Ge Schottky junction and its application to metal source/drain Ge NMOSFET,"M Kobayashi, A Kinoshita, K Saraswat, HSP Wong, Y Nishi","2008 Symposium on VLSI Technology, 54-55",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2051973918097044166,41,2008
Laterally actuated platinum-coated polysilicon NEM relays,"R Parsa, WS Lee, M Shavezipur, J Provine, R Maboudian, S Mitra, ...","Journal of Microelectromechanical Systems 22 (3), 768-778",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15642645146269419545,40,2013
Self-aligned double-gate MOSFET by selective lateral epitaxy,"Y Taur, HSP Wong","US Patent 5,604,368",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2900726304799998358,40,1997
Understanding metal oxide RRAM current overshoot and reliability using kinetic Monte Carlo simulation,"S Yu, X Guan, HSP Wong","2012 International Electron Devices Meeting, 26.1. 1-26.1. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17804535287872164674,39,2012
Characterization and design of logic circuits in the presence of carbon nanotube density variations,"J Zhang, NP Patil, A Hazeghi, HSP Wong, S Mitra",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4219162847220688823,39,2011
"Performance benchmarks for Si, III–V, TFET, and carbon nanotube FET-re-thinking the technology assessment methodology for complementary logic applications","L Wei, S Oh, HSP Wong","2010 International Electron Devices Meeting, 16.2. 1-16.2. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13216487071127359283,39,2010
Fabrication and characterization of carbon nanotube interconnects,"GF Close, HSP Wong","2007 IEEE International Electron Devices Meeting, 203-206",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16952795816368475493,39,2007
Field effect transistors-from silicon MOSFETs to carbon nanotube FETs,HSP Wong,2002 23rd International Conference on Microelectronics. Proceedings (Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13262194295503519284,39,2002
A general design strategy for block copolymer directed self-assembly patterning of integrated circuits contact holes using an alphabet approach,"H Yi, XY Bao, R Tiberio, HSP Wong","Nano letters 15 (2), 805-812",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7588140099564333054,38,2015
Design strategy of small topographical guiding templates for sub-15nm integrated circuits contact hole patterns using block copolymer directed self assembly,"H Yi, XY Bao, R Tiberio, HSP Wong","Alternative Lithographic Technologies V 8680, 868010",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2012486431981936480,38,2013
Nanoelectromechanical relays with decoupled electrode and suspension,"R Parsa, M Shavezipur, WS Lee, S Chong, D Lee, HSP Wong, ...",2011 IEEE 24th International Conference on Micro Electro Mechanical Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15961102412024038944,38,2011
Generation of interface states at the silicon/oxide interface due to hot‐electron injection,"H Wong, YC Cheng","Journal of applied physics 74 (12), 7364-7368",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17453008918731653793,38,1993
On the temperature variation of threshold voltage of GaAs MESFETs,"H Wong, C Liang, NW Cheung","IEEE Transactions on Electron Devices 39 (7), 1571-1577",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12239776526467892086,38,1992
Simplifying and streamlining ,"WC Yang, KG Patel, HE Wong, JR Swartz","Biotechnology progress 28 (2), 413-420",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2775131538769107525,37,2012
A 1.4 µA reset current phase change memory cell with integrated carbon nanotube electrodes for cross-point memory application,"J Liang, RGD Jeyasingh, HY Chen, HSP Wong","2011 Symposium on VLSI Technology-Digest of Technical Papers, 100-101",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8006705316840245766,37,2011
Ultralow voltage crossbar nonvolatile memory based on energy-reversible NEM switches,"K Akarvardar, HSP Wong","IEEE Electron Device Letters 30 (6), 626-628",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9792987838958482764,37,2009
Assembly and electrical characterization of multiwall carbon nanotube interconnects,"GF Close, HSP Wong","IEEE Transactions on Nanotechnology 7 (5), 596-600",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10042188791482653057,37,2008
Beyond the conventional MOSFET,HSP Wong,"31st European Solid-State Device Research Conference, 69-72",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10815434424142624244,37,2001
Scaling silicon MOS devices to their limits,"SJ Wind, DJ Frank, HS Wong","Microelectronic Engineering 32 (1-4), 271-282",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3601387028528960228,37,1996
Effect of knife-edge skew on modulation transfer function measurement of charge-coupled device imagers employing a scanning knife edge,HSP Wong,"Optical Engineering 30 (9), 1394-1399",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7911456563435040940,37,1991
Four-layer 3D vertical RRAM integrated with FinFET as a versatile computing unit for brain-inspired cognitive information processing,"H Li, KS Li, CH Lin, JL Hsu, WC Chiu, MC Chen, TT Wu, J Sohn, ...","2016 IEEE Symposium on VLSI Technology, 1-2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1019601406792614958,36,2016
Combinational logic design using six-terminal NEM relays,"D Lee, WS Lee, C Chen, F Fallah, J Provine, S Chong, J Watkins, ...",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17322456632965934801,36,2013
Overcoming carbon nanotube variations through co-optimized technology and circuit design,"J Zhang, N Patil, HSP Wong, S Mitra","2011 International Electron Devices Meeting, 4.6. 1-4.6. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5971390943955367592,36,2011
Parasitic capacitances: Analytical models and impact on circuit-level performance,"L Wei, F Boeuf, T Skotnicki, HSP Wong","IEEE Transactions on Electron Devices 58 (5), 1361-1370",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16240204633756584164,36,2011
Thermal disturbance and its impact on reliability of phase-change memory studied by the micro-thermal stage,"SB Kim, B Lee, M Asheghi, GAM Hurkx, J Reifenberg, K Goodson, ...","2010 IEEE International Reliability Physics Symposium, 99-103",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=944516993354366781,36,2010
Lyophilized liposome formulations and method,"H Wong, Y Zhang, A Huang","US Patent App. 11/261,983",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14085802631108710869,36,2006
Design and optimization methodology for 3D RRAM arrays,"Y Deng, HY Chen, B Gao, S Yu, SC Wu, L Zhao, B Chen, Z Jiang, X Liu, ...","2013 IEEE International Electron Devices Meeting, 25.7. 1-25.7. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8106749111314386731,35,2013
AC conductance measurement and analysis of the conduction processes in HfO,"S Yu, R Jeyasingh, Y Wu, HS Philip Wong","Applied Physics Letters 99 (23), 232105",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7639795122907264134,35,2011
A 0.5 μm pixel frame-transfer CCD image sensor in 110 nm CMOS,"K Fife, A El Gamal, HSP Wong","2007 IEEE International Electron Devices Meeting, 1003-1006",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9702869806301974962,35,2007
Brain-inspired computing exploiting carbon nanotube FETs and resistive RAM: Hyperdimensional computing case study,"TF Wu, H Li, PC Huang, A Rahimi, JM Rabaey, HSP Wong, MM Shulaker, ...","2018 IEEE International Solid-State Circuits Conference-(ISSCC), 492-494",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17438430664841112322,34,2018
"Carbon nanotube electronics-materials, devices, circuits, design, modeling, and performance projection","HSP Wong, S Mitra, D Akinwande, C Beasley, Y Chai, HY Chen, X Chen, ...","2011 International Electron Devices Meeting, 23.1. 1-23.1. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=19109369215251112,34,2011
Carbon nanotube circuits: Living with imperfections and variations,"J Zhang, N Patil, A Lin, HSP Wong, S Mitra","Proceedings of the Conference on Design, Automation and Test in Europe, 1159 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=74535593592077459,34,2010
Metrics for performance benchmarking of nanoscale Si and carbon nanotube FETs including device nonidealities,"J Deng, HSP Wong","IEEE Transactions on Electron Devices 53 (6), 1317-1322",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4055304121258824616,34,2006
Periaortic hematoma at diaphragmatic crura at helical CT: sign of blunt aortic injury in patients with mediastinal hematoma,"H Wong, MB Gotway, AD Sasson, RB Jeffrey","Radiology 231 (1), 185-189",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8789775165552705262,34,2004
"DC and AC performance analysis of 25 nm symmetric/asymmetric double-gate, back-gate and bulk CMOS","MK Ieong, HSP Wong, Y Taur, P Oldiges, D Frank",2000 International Conference on Simulation Semiconductor Processes and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11118902925337362569,34,2000
Active pixel sensor cell and method of using,"TB Hook, JB Johnson, HSP Wong","US Patent 6,026,964",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16336202102268325788,34,2000
Picosecond electric-field-induced threshold switching in phase-change materials,"P Zalden, MJ Shu, F Chen, X Wu, Y Zhu, H Wen, S Johnston, ZX Shen, ...","Physical review letters 117 (6), 067601",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5081640758491182981,33,2016
Tech. Dig.-Int. Electron Devices Meet.,"A Chen, S Haddad, YC Wu, TN Fang, Z Lan, S Avanzino, S Pangrle, ...","Washington, DC, 746-749","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=560511054250090246,1488893773506584066",33,2005
Damascene double-gate FET,"KK Chan, EC Jones, PM Solomon, HSP Wong","US Patent 6,580,132",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18425806795101663560,33,2003
Instabilities of metal‐oxide‐semiconductor transistor with high‐temperature annealing of its gate oxide in ammonia,"H Wong, YC Cheng","Journal of applied physics 67 (11), 7132-7138",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18142631270894283020,33,1990
Stanford memory trends,"HSP Wong, C Ahn, J Cao, HY Chen, SW Fong, Z Jiang, C Neumann, ...",tech. report,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11323872089622840869,32,2016
Experimental demonstration of a fully digital capacitive sensor interface built entirely using carbon-nanotube FETs,"M Shulaker, J Van Rethy, G Hills, HY Chen, G Gielen, HSP Wong, S Mitra",2013 IEEE International Solid-State Circuits Conference Digest of Technical …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3050132914840320428,32,2013
Graphene interconnect lifetime: A reliability analysis,"X Chen, DH Seo, S Seo, H Chung, HSP Wong","IEEE Electron Device Letters 33 (11), 1604-1606",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11696816777769581462,32,2012
Ultra-low power Al,"Y Wu, B Lee, HSP Wong","Proceedings of 2010 International Symposium on VLSI Technology, System and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1701252140415768963,32,2010
Cell‐free production of transducible transcription factors for nuclear reprogramming,"WC Yang, KG Patel, J Lee, YT Ghebremariam, HE Wong, JP Cooke, ...","Biotechnology and bioengineering 104 (6), 1047-1058",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6708547025561080667,32,2009
Selective device structure scaling and parasitics engineering: A way to extend the technology roadmap,"L Wei, J Deng, LW Chang, K Kim, CT Chuang, HSP Wong","IEEE Transactions on Electron Devices 56 (2), 312-320",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11961689021581799322,32,2009
Characterization and decomposition of waveforms for LARSEN 500 airborne system,"H Wong, A Antoniou","IEEE transactions on geoscience and remote sensing 29 (6), 912-921",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14076813531279759706,32,1991
Resistive RAM-centric computing: Design and modeling methodology,"H Li, TF Wu, S Mitra, HSP Wong","IEEE Transactions on Circuits and Systems I: Regular Papers 64 (9), 2263-2273",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4174479661036437576,31,2017
Directed self-assembly (DSA) template pattern verification,"Z Xiao, Y Du, H Tian, MDF Wong, H Yi, HSP Wong, H Zhang","2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12869882899667867694,31,2014
DSA-aware detailed routing for via layer optimization,"Y Du, Z Xiao, MDF Wong, H Yi, HSP Wong","Alternative Lithographic Technologies VI 9049, 90492J",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16280627640323874620,31,2014
Experimental demonstration of array-level learning with phase change synaptic devices,"SB Eryilmaz, D Kuzum, RGD Jeyasingh, SB Kim, M BrightSky, C Lam, ...","2013 IEEE International Electron Devices Meeting, 25.5. 1-25.5. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5363163747285065650,31,2013
Computational simulation of block copolymer directed self-assembly in small topographical guiding templates,"H Yi, A Latypov, HSP Wong","Alternative Lithographic Technologies V 8680, 86801L",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17018609793423595935,31,2013
Scaling challenges for the cross-point resistive memory array to sub-10nm node-an interconnect perspective,"J Liang, S Yeh, SS Wong, HSP Wong","2012 4th IEEE International Memory Workshop, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12304176042077603049,31,2012
ACCNT: A metallic-CNT-tolerant design methodology for carbon nanotube VLSI: Analyses and design guidelines,"A Lin, J Zhang, N Patil, H Wei, S Mitra, HSP Wong","IEEE Transactions on Electron Devices 57 (9), 2284-2295",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16747156117196115895,31,2010
Efficient metallic carbon nanotube removal readily scalable to wafer-level VLSI CNFET circuits,"H Wei, N Patil, J Zhang, A Lin, HY Chen, HSP Wong, S Mitra","2010 Symposium on VLSI Technology, 237-238",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13633996605735491516,31,2010
Metal-induced dopant (boron and phosphorus) activation process in amorphous germanium for monolithic three-dimensional integration,"JH Park, M Tada, WS Jung, HSP Wong, KC Saraswat","Journal of Applied Physics 106 (7), 074510",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8372683434372938652,31,2009
"Presentation, management and outcomes of thrombosis for children with cardiomyopathy","BW McCrindle, T Karamlou, H Wong, N Gangam, KR Trivedi, KJ Lee, ...","Canadian Journal of Cardiology 22 (8), 685-690",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9973689726787157238,31,2006
Examination of hole mobility in ultra-thin body SOI MOSFETs,"Z Ren, PM Solomon, T Kanarsky, B Doris, O Dokumaci, P Oldiges, ...","Digest. International Electron Devices Meeting,, 51-54",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10554568045359731675,31,2002
Mobility enhancement in strained Si NMOSFETs with HfO/sub 2/gate dielectrics,"K Rim, EP Gusev, C D'emic, T Kanarsky, H Chen, J Chu, J Ott, K Chan, ...",2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17705357334774823899,31,2002
Experimental verification of the mechanism of hot-carrier-induced photon emission in n-MOSFET's with a CCD gate structure,HS Wong,"International Electron Devices Meeting 1991 [Technical Digest], 549-552",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3856763258419767718,31,1991
"Hysteresis in carbon nanotube transistors: measurement and analysis of trap density, energy level, and spatial distribution","RS Park, MM Shulaker, G Hills, L Suriyasena Liyanage, S Lee, A Tang, ...","ACS nano 10 (4), 4599-4608",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14425379413072823595,30,2016
Rapid co-optimization of processing and circuit design to overcome carbon nanotube variations,"G Hills, J Zhang, MM Shulaker, H Wei, CS Lee, A Balasingam, HSP Wong, ...",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15327778553667113919,30,2015
Integration of nanoelectromechanical relays with silicon nMOS,"S Chong, B Lee, S Mitra, RT Howe, HSP Wong","IEEE Transactions on Electron Devices 59 (1), 255-258",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9923728957502537853,30,2011
Cross‐section transmission electron microscopy study of carbon‐implanted layers in silicon,"H Wong, J Lou, NW Cheung, EP Kvam, KM Yu, DA Olson, J Washburn","Applied physics letters 57 (8), 798-800",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6818241256884888936,30,1990
Monolithic 3D integration: A path from concept to reality,"MM Shulaker, TF Wu, MM Sabry, H Wei, HSP Wong, S Mitra","2015 Design, Automation & Test in Europe Conference & Exhibition (DATE …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13405801713904735601,29,2015
The Role of Ti Capping Layer in HfO,"Z Fang, XP Wang, J Sohn, BB Weng, ZP Zhang, ZX Chen, YZ Tang, ...","IEEE Electron Device Letters 35 (9), 912-914",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13657093013118187051,29,2014
Composite polysilicon-platinum lateral nanoelectromechanical relays,"R Parsa, K Akarvardar, J Provine, D Lee, D Elata, S Mitra, H Wong, ...","Proceedings of Hilton Head Workshop: A Solid-State Sensors, Actuators and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12838110929187602176,29,2010
Monolithic three-dimensional integrated circuits using carbon nanotube FETs and interconnects,"H Wei, N Patil, A Lin, HSP Wong, S Mitra","2009 IEEE International Electron Devices Meeting (IEDM), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3771727262911066496,29,2009
A metallic-CNT-tolerant carbon nanotube technology using asymmetrically-correlated CNTs (ACCNT),"A Lin, N Patil, H Wei, S Mitra, HSP Wong","2009 Symposium on VLSI Technology, 182-183",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3833103034745207291,29,2009
Integrating phase-change memory cell with Ge nanowire diode for crosspoint memory—Experimental demonstration and analysis,"SB Kim, Y Zhang, JP McVittie, H Jagannathan, Y Nishi, HSP Wong","IEEE Transactions on Electron Devices 55 (9), 2307-2313",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7127789875369965892,29,2008
Soft error rate scaling for emerging SOI technology options,"P Oldiges, K Bernstein, D Heidel, B Klaasen, E Cannon, R Dennard, ...",2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5969711165999562510,29,2002
Digital automatic gain control circuit for image system,"SM Gowda, HJ Shin, HSP Wong, PH Xiao, J Yang","US Patent 6,275,259",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4742779481335124362,29,2001
Symposium Proceedings,MSMW.,IEEE,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7217221626806881126,7473724938246907443",29,2001
One-dimensional signal processing techniques for airborne laser bathymetry,"H Wong, A Antoniou","IEEE transactions on geoscience and remote sensing 32 (1), 35-46",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13284929408106742988,29,1994
Phase change nanodots patterning using a self-assembled polymer lithography and crystallization analysis,"Y Zhang, S Raoux, D Krebs, LE Krupp, T Topuria, MA Caldwell, ...","Journal of Applied Physics 104 (7), 074312",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13352029127161573506,28,2008
Method of forming a complementary active pixel sensor cell,"TB Hook, JB Johnson, HSP Wong","US Patent 6,194,702",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=310890019782307181,28,2001
Training a probabilistic graphical model with resistive switching electronic synapses,"SB Eryilmaz, E Neftci, S Joshi, SB Kim, M BrightSky, HL Lung, C Lam, ...","IEEE Transactions on Electron Devices 63 (12), 5004-5011",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16301416405618717048,27,2016
Monolithic three-dimensional integration of carbon nanotube FET complementary logic circuits,"H Wei, M Shulaker, HSP Wong, S Mitra","2013 IEEE International Electron Devices Meeting, 19.7. 1-19.7. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11701898227822484192,27,2013
Characterization of low-frequency noise in the resistive switching of transition metal oxide HfO 2,"S Yu, R Jeyasingh, Y Wu, HSP Wong","Physical Review B 85 (4), 045324",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9389248681830648712,27,2012
Metal oxide resistive switching memory,"S Yu, B Lee, HSP Wong","Functional Metal Oxide Nanostructures, 303-335",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9693016858109860308,27,2012
Field-enhanced programmable resistance memory cell,"GI Meijer, CH Lam, HSP Wong","US Patent 7,791,141",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2551971159159513092,27,2010
Scaling properties of phase change materials,S Raoux,"Phase Change Materials, 99-124",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16245382817044563715,27,2009
In vivo vascular engineering of vein grafts: directed migration of smooth muscle cells by perivascular release of elastase limits neointimal proliferation,"PG Amabile, H Wong, M Uy, S Boroumand, CJ Elkins, E Yuksel, ...","Journal of vascular and interventional radiology 13 (7), 709-715",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1374093362877115504,27,2002
Method to prevent dishing in chemical mechanical polishing,H Wong,"US Patent 6,017,803",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6967359824544300863,27,2000
Vertical and lateral copper transport through graphene layers,"L Li, X Chen, CH Wang, J Cao, S Lee, A Tang, C Ahn, S Singha Roy, ...","ACS nano 9 (8), 8361-8367",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15300887553359177599,26,2015
Identifying a trusted computing entity,GJ Proudler,"US Patent 8,584,245",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11004529877789368838,26,2013
Nano-electro-mechanical relays for FPGA routing: Experimental demonstration and a design technique,"C Chen, WS Lee, R Parsa, S Chong, J Provine, J Watt, RT Howe, ...","2012 Design, Automation & Test in Europe Conference & Exhibition (DATE …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14818441236321096287,26,2012
One-Dimensional Thickness Scaling Study of Phase Change Material,"SB Kim, BJ Bae, Y Zhang, RGD Jeyasingh, Y Kim, IG Baek, S Park, ...","IEEE Transactions on Electron Devices 58 (5), 1483-1489",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13141477404934547378,26,2011
Carrier density and quantum capacitance for semiconducting carbon nanotubes,"J Liang, D Akinwande, HSP Wong","Journal of Applied Physics 104 (6), 064515",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14718053373003093082,26,2008
Distinctive in-plane cleavage behaviors of two-dimensional layered materials,"Y Guo, C Liu, Q Yin, C Wei, S Lin, TB Hoffman, Y Zhao, JH Edgar, Q Chen, ...","ACS nano 10 (9), 8980-8988",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10303180773457972671,25,2016
The Trojan-proof chip,"S Mitra, HSP Wong, S Wong","IEEE Spectrum 52 (2), 46-51",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15887710709440451163,25,2015
Mandrel-based patterning: density multiplication techniques for 15nm nodes,"C Bencher, H Dai, L Miao, Y Chen, P Xu, Y Chen, S Oemardani, J Sweis, ...","Optical Microlithography XXIV 7973, 79730K",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2495488852062614951,25,2011
Carbon nanotube transistor circuits-models and tools for design and performance optimization,"HSP Wong, J Deng, T Krishnamohan, GC Wan","2006 IEEE/ACM International Conference on Computer Aided Design, 651-654",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18428032866193653155,25,2006
"Resistive random access memory (RRAM) technology: From material, device, selector, 3D integration to bottom-up fabrication","HY Chen, S Brivio, CC Chang, J Frascaroli, TH Hou, B Hudec, M Liu, H Lv, ...","Journal of Electroceramics 39 (1-4), 21-38",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6733783133510132894,24,2017
Dispersion of High‐Purity Semiconducting Arc‐Discharged Carbon Nanotubes Using Backbone Engineered Diketopyrrolopyrrole (DPP)‐Based Polymers,"T Lei, G Pitner, X Chen, G Hong, S Park, P Hayoz, RT Weitz, HSP Wong, ...","Advanced Electronic Materials 2 (1), 1500299",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15352662775105879743,24,2016
All-metal-nitride RRAM devices,"Z Zhang, B Gao, Z Fang, X Wang, Y Tang, J Sohn, HSP Wong, SS Wong, ...","IEEE Electron Device Letters 36 (1), 29-31",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10071798462726100534,24,2014
Ultrafast terahertz-induced response of GeSbTe phase-change materials,"MJ Shu, P Zalden, F Chen, B Weems, I Chatzakis, F Xiong, R Jeyasingh, ...","Applied Physics Letters 104 (25), 251907",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14583661291246031023,24,2014
Experimental study of plane electrode thickness scaling for 3D vertical resistive random access memory,"HY Chen, S Yu, B Gao, R Liu, Z Jiang, Y Deng, B Chen, J Kang, ...","Nanotechnology 24 (46), 465201",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14249072871669124200,24,2013
A physics-based compact model of III–V FETs for digital logic applications: Current–voltage and capacitance–voltage characteristics,"S Oh, HSP Wong","IEEE Transactions on Electron Devices 56 (12), 2917-2924",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15077482616134322895,24,2009
Measurement of subnanosecond delay through multiwall carbon-nanotube local interconnects in a CMOS integrated circuit,"GF Close, S Yasuda, BC Paul, S Fujita, HSP Wong","IEEE Transactions on Electron Devices 56 (1), 43-49",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1163559582016949926,24,2008
Carbon nanotube transistor compact model for circuit design and performance optimization,"J Deng, A Lin, GC Wan, HSP Wong","ACM Journal on Emerging Technologies in Computing Systems (JETC) 4 (2), 7",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7065246688430117849,24,2008
Hidden Markov model based characterization of content access patterns in an E-Learning environment,"AWP Fok, HS Wong, YS Chen","2005 IEEE International Conference on Multimedia and Expo, 201-204",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6915831705311836244,24,2005
Precision high-frequency capacitor formed on semiconductor substrate,"H Goldberger, S Lui, J Korec, YM Kasem, H Wong, J Van Den Heuvel","US Patent 6,538,300",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14591671753628387045,24,2003
Universal Selective Dispersion of Semiconducting Carbon Nanotubes from Commercial Sources Using a Supramolecular Polymer,"A Chortos, I Pochorovski, P Lin, G Pitner, X Yan, TZ Gao, JWF To, T Lei, ...","ACS nano 11 (6), 5660-5669",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12409380108579363991,23,2017
"Attitude, acceptability and knowledge of HPV vaccination among local university students in Hong Kong","V Chiang, H Wong, P Yeung, Y Choi, M Fok, OI Mak, H Wong, K Wong, ...","International journal of environmental research and public health 13 (5), 486",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2240226869243097405,23,2016
1D selection device using carbon nanotube FETs for high-density cross-point memory arrays,"C Ahn, Z Jiang, CS Lee, HY Chen, J Liang, LS Liyanage, HSP Wong","IEEE Transactions on Electron Devices 62 (7), 2197-2204",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18223677045416072392,23,2015
Atomic layer deposition of high-k dielectrics on single-walled carbon nanotubes: a Raman study,"LS Liyanage, DJ Cott, A Delabie, S Van Elshocht, Z Bao, HSP Wong","Nanotechnology 24 (24), 245703",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14997036717003916973,23,2013
Thermal transport in phase change memory materials,"E Bozorg-Grayeli, JP Reifenberg, M Asheghi, HSP Wong, KE Goodson",Annual Review of Heat Transfer 16,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11879564330817778611,23,2013
Complex band structures: From parabolic to elliptic approximation,"X Guan, D Kim, KC Saraswat, HSP Wong","IEEE Electron Device Letters 32 (9), 1296-1298",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16870523133650720116,23,2011
High-speed graphene interconnects monolithically integrated with CMOS ring oscillators operating at 1.3 GHz,"X Chen, KJ Lee, D Akinwande, GF Close, S Yasuda, B Paul, S Fujita, ...","2009 IEEE International Electron Devices Meeting (IEDM), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17930380350537594276,23,2009
Non-volatile content addressable memory using phase-change-material memory elements,"LLC Hsu, BL Ji, CH Lam, HP Wong","US Patent 7,319,608",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9766948257971746388,23,2008
"Band to band tunneling study in high mobility materials: III-V, Si, Ge and strained SiGe","D Kim, T Krishnamohan, L Smith, HSP Wong, KC Saraswat","2007 65th Annual Device Research Conference, 57-58",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16737725078539809101,23,2007
Electrostatic analysis of carbon nanotube arrays,"X Wang, HSP Wong, P Oldiges, RJ Miller",International Conference on Simulation of Semiconductor Processes and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=96126427263837611,23,2003
Gate dielectric‐dependent flicker noise in metal‐oxide‐semiconductor transistors,"H Wong, YC Cheng","Journal of applied physics 67 (2), 863-867",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15386278440866913531,23,1990
Hysteresis-free carbon nanotube field-effect transistors,"RS Park, G Hills, J Sohn, S Mitra, MM Shulaker, HSP Wong","ACS nano 11 (5), 4785-4791",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3391407786543561908,22,2017
ISFET pH sensitivity: Counter-Ions play a key role,"KB Parizi, X Xu, A Pal, X Hu, HSP Wong","Scientific reports 7, 41305",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4169291311600176162,22,2017
VO,"K Zhang, B Wang, F Wang, Y Han, X Jian, H Zhang, HSP Wong","IEEE Electron Device Letters 37 (8), 978-981",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5214237448813076975,22,2016
Neuromorphic architectures with electronic synapses,"SB Eryilmaz, S Joshi, E Neftci, W Wan, G Cauwenberghs, HSP Wong","2016 17th International Symposium on Quality Electronic Design (ISQED), 118-123",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11122054565981801506,22,2016
Efficient metallic carbon nanotube removal for highly-scaled technologies,"MM Shulaker, G Hills, TF Wu, Z Bao, HSP Wong, S Mitra","2015 IEEE International Electron Devices Meeting (IEDM), 32.4. 1-32.4. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10095403412066173905,22,2015
In Situ Tuning of Switching Window in a Gate‐Controlled Bilayer Graphene‐Electrode Resistive Memory Device,"H Tian, H Zhao, XF Wang, QY Xie, HY Chen, MA Mohammad, C Li, WT Mi, ...","Advanced Materials 27 (47), 7767-7774",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7151953543235526462,22,2015
Characterization of switching parameters and multilevel capability in HfO,"S Yu, Y Wu, Y Chai, J Provine, HSP Wong","Proceedings of 2011 International Symposium on VLSI Technology, Systems and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5427561156601026575,22,2011
NiO resistance change memory with a novel structure for 3D integration and improved confinement of conduction path,"B Lee, HSP Wong","2009 Symposium on VLSI Technology, 28-29",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16222410144661197910,22,2009
Finite element analysis and analytical simulations of Suspended Gate-FET for ultra-low power inverters,"D Tsamados, YS Chauhan, C Eggimann, K Akarvardar, HSP Wong, ...","Solid-State Electronics 52 (9), 1374-1381",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11960620935210698691,22,2008
Damascene double-gate FET,"KK Chan, EC Jones, PM Solomon, HSP Wong","US Patent 6,762,101",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5200547782895843429,22,2004
Multiple threshold voltage FET using multiple work-function gate materials,"JW Adkisson, AW Ballantine, R Divakaruni, JB Johnson, EC Jones, ...","US Patent 6,448,590",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3093355554752845327,22,2002
Trench charge-coupled device,"HSP Wong, YL Yao","US Patent 5,173,756",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7273615929422521183,22,1992
A self-contained CMOS integrated pH sensor,"HS Wong, MH White","Technical Digest., International Electron Devices Meeting, 658-661",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6584259505380180050,22,1988
Artificial optic-neural synapse for colored and color-mixed pattern recognition,"S Seo, SH Jo, S Kim, J Shim, S Oh, JH Kim, K Heo, JW Choi, C Choi, S Oh, ...","Nature communications 9 (1), 5106",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3501731777619727072,21,2018
Real-Time Observation of the Electrode-Size-Dependent Evolution Dynamics of the Conducting Filaments in a SiO,"F Yuan, Z Zhang, C Liu, F Zhou, HM Yau, W Lu, X Qiu, HSP Wong, J Dai, ...","ACS nano 11 (4), 4097-4104",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4557069548242056088,21,2017
Noniterative compact modeling for intrinsic carbon-nanotube FETs: Quantum capacitance and ballistic transport,"L Wei, DJ Frank, L Chang, HSP Wong","IEEE Transactions on Electron Devices 58 (8), 2456-2465",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14548177818321875367,21,2011
Density matrix renormalization group approach to the spin-boson model,"H Wong, ZD Chen","Physical Review B 77 (17), 174305",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15688545669102211349,21,2008
Self-aligned gate MOSFET with separate gates,"GM Cohen, HSP Wong","US Patent 6,982,460",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1663076998954524925,21,2006
Method for manufacturing device substrate with metal back-gate and structure formed thereby,"KK Chan, L Huang, FR McFeely, PM Solomon, HP Wong","US Patent 6,797,604",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16753587742311778128,21,2004
Monolithic three-dimensional integration of carbon nanotube FETs with silicon CMOS,"MM Shulaker, K Saraswat, HSP Wong, S Mitra",2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18072461594188766768,20,2014
Recent progress of phase change memory (PCM) and resistive switching random access memory (RRAM),"HSP Wong, SB Kim, B Lee, MA Caldwell, J Liang, Y Wu, R Jeyasingh, ...","2011 3rd IEEE International Memory Workshop (IMW), 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5583509709108696578,20,2011
An experimental study on transport issues and electrostatics of ultrathin body SOI pMOSFETs,"Z Ren, S Hegde, B Doris, P Oldiges, T Kanarsky, O Dokumaci, R Roy, ...","IEEE Electron Device Letters 23 (10), 609-611",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2924595900748789639,20,2002
SOI active pixel cell design with grounded body contact,"JB Johnson, HSP Wong","US Patent 5,877,521",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18216625978449624014,20,1999
Unipolar n-type black phosphorus transistors with low work function contacts,"CH Wang, JAC Incorvia, CJ McClellan, AC Yu, MJ Mleczko, E Pop, ...","Nano letters 18 (5), 2822-2827",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4399473900303997614,19,2018
Synthesis of Large-Area Highly Crystalline Monolayer Molybdenum Disulfide with Tunable Grain Size in a H,"Y Feng, K Zhang, F Wang, Z Liu, M Fang, R Cao, Y Miao, Z Yang, W Mi, ...","ACS applied materials & interfaces 7 (40), 22587-22593",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6750972460930363539,19,2015
Ultrathin (∼2nm) HfO,"L Zhao, Z Jiang, HY Chen, J Sohn, K Okabe, B Magyari-Köpe, HSP Wong, ...","2014 IEEE International Electron Devices Meeting, 6.6. 1-6.6. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14457388589245217390,19,2014
Monolithic 3D integration advances and challenges: From technology to system levels,"MS Ebrahimi, G Hills, MM Sabry, MM Shulaker, H Wei, TF Wu, S Mitra, ...",2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16092077340911911052,19,2014
DSA template optimization for contact layer in 1D standard cell design,"Z Xiao, Y Du, H Tian, MDF Wong, H Yi, HSP Wong","Alternative Lithographic Technologies VI 9049, 904920",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3823740233009987562,19,2014
Exceeding Nernst limit (59mV/pH): CMOS-based pH sensor for autonomous applications,"KB Parizi, AJ Yeh, ASY Poon, HSP Wong","2012 International Electron Devices Meeting, 24.7. 1-24.7. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17547026141150583209,19,2012
Guo,"HC Wang, KD Lu, XR Chen","W,“Ni induced few-layer graphene growth at low temperature by pulsed laser …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6174309146699049780,19,2011
Measuring frequency response of a single-walled carbon nanotube common-source amplifier,"I Amlani, KF Lee, J Deng, HSP Wong","IEEE Transactions on Nanotechnology 8 (2), 226-233",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16063967476120611027,19,2008
Monolithic integration of CMOS VLSI and CNT for hybrid nanotechnology applications,"D Akinwande, S Yasuda, B Paul, S Fujita, G Close, HSP Wong","ESSDERC 2008-38th European Solid-State Device Research Conference, 91-94",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7770296485788361438,19,2008
A biomimetic carbon nanotube synapse circuit,"AK Friesz, AC Parker, C Zhou, K Ryu, JM Sanders, HSP Wong, J Deng","Biomedical Engineering Society (BMES) Annual Fall Meeting 2 (8), 29",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=556701873146817097,19,2007
In-line process monitoring using micro-raman spectroscopy,"EH Lim, KL Pey, H Wong, KH Lee","US Patent 5,956,137",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6408174169271719164,19,1999
Myoclonus associated with lorazepam therapy in very-low-birth-weight infants,"DSC Lee, A Wong, DC Knoppert","Neonatology 66 (6), 311-315",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4041024295145220963,19,1994
Device and circuit optimization of RRAM for neuromorphic computing,"H Wu, P Yao, B Gao, W Wu, Q Zhang, W Zhang, N Deng, D Wu, ...","2017 IEEE International Electron Devices Meeting (IEDM), 11.5. 1-11.5. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8734298754764812311,18,2017
Cytoskeletal confinement of CX,"HS Wong, V Jaumouillé, B Heit, SA Doodnauth, S Patel, YW Huang, ...","Molecular biology of the cell 25 (24), 3884-3899",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14948324998139630671,18,2014
Design considerations of synaptic device for neuromorphic computing,"S Yu, D Kuzum, HSP Wong","2014 IEEE International Symposium on Circuits and Systems (ISCAS), 1062-1065",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3857582338757545485,18,2014
Write disturb analyses on half-selected cells of cross-point RRAM arrays,"H Li, HY Chen, Z Chen, B Chen, R Liu, G Qiu, P Huang, F Zhang, Z Jiang, ...","2014 IEEE International Reliability Physics Symposium, MY. 3.1-MY. 3.4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=959680965077486357,18,2014
3-D Cross-Point Array Operation on ,"B Gao, B Chen, R Liu, F Zhang, P Huang, L Liu, X Liu, J Kang, HY Chen, ...","IEEE Transactions on Electron Devices 61 (5), 1377-1381",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4283299012204941966,18,2014
Understanding the conduction and switching mechanism of metal oxide RRAM through low frequency noise and AC conductance measurement and analysis,"S Yu, R Jeyasingh, Y Wu, HSP Wong","2011 International Electron Devices Meeting, 12.1. 1-12.1. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12077331763222809502,18,2011
Crystallization properties and their drift dependence in phase-change memory studied with a micro-thermal stage,"C Ahn, B Lee, RGD Jeyasingh, M Asheghi, GAM Hurkx, KE Goodson, ...","Journal of Applied Physics 110 (11), 114520",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15058408526198735539,18,2011
"Grain boundaries, phase impurities, and anisotropic thermal conduction in phase-change memory","Z Li, J Lee, JP Reifenberg, M Asheghi, RGD Jeyasingh, HSP Wong, ...","IEEE Electron Device Letters 32 (7), 961-963",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=101559091619936365,18,2011
Graphitic interfacial layer to carbon nanotube for low electrical contact resistance,"Y Chai, A Hazeghi, K Takei, HY Chen, PCH Chan, A Javey, HSP Wong","2010 International Electron Devices Meeting, 9.2. 1-9.2. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3839176505724220839,18,2010
Analog nanoelectromechanical relay with tunable transconductance,"K Akarvardar, HSP Wong","IEEE Electron Device Letters 30 (11), 1143-1145",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=271539761569227954,18,2009
High quality GeO,"M Kobayashi, T Irisawa, BM Kope, Y Sun, K Saraswat, HSP Wong, ...","2009 Symposium on VLSI Technology, 76-77",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16003461900389658001,18,2009
Carbon nanotube quantum capacitance for nonlinear terahertz circuits,"D Akinwande, Y Nishi, HSP Wong","IEEE Transactions on Nanotechnology 8 (1), 31-36",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8983183425306193936,18,2008
Multi-colored illuminator apparatus for a scanner device,DK Fork,"US Patent 6,042,013",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13945893419655501882,18,2000
Electronic defects in silicon induced by MeV carbon and oxygen implantations,"H Wong, NW Cheung, SS Wong",Nuclear Instruments and Methods in Physics Research Section B: Beam …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11614025185451237142,18,1989
32-bit processor core at 5-nm technology: Analysis of transistor and interconnect impact on VLSI system performance,"CS Lee, B Cline, S Sinha, G Yeric, HSP Wong","2016 IEEE International Electron Devices Meeting (IEDM), 28.3. 1-28.3. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10625011615347718339,17,2016
Efficient garbage collection in virtualization environment,"Y Chen, L Li, L Liu, RX Tian, H Wong, QB Wang","US Patent 8,856,194",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8011589262479574708,17,2014
Rapid exploration of processing and design guidelines to overcome carbon nanotube variations,"G Hills, J Zhang, C Mackin, M Shulaker, H Wei, HSP Wong, S Mitra","2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC), 1-10",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15611393452591048937,17,2013
Air-stable technique for fabricating n-type carbon nanotube FETs,"H Wei, HY Chen, L Liyanage, HSP Wong, S Mitra","2011 International Electron Devices Meeting, 23.2. 1-23.2. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9816657355218883656,17,2011
Microthermal stage for electrothermal characterization of phase-change memory,"J Lee, SB Kim, R Jeyasingh, M Asheghi, HSP Wong, KE Goodson","IEEE Electron Device Letters 32 (7), 952-954",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2095869715634963474,17,2011
Experimental demonstration of ,"J Hu, KC Saraswat, HSP Wong","Applied Physics Letters 98 (6), 062107",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10271825373804985172,17,2011
Analysis of the design space available for high-kgate dielectrics in nanoscale MOSFETs,"DJ Frank, HSP Wong","Superlattices and Microstructures 28 (5-6), 485-491",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3957395291790235425,17,2000
Simulation of stochastic doping effects in Si MOSFETs,"DJ Frank, HSP Wong",7th International Workshop on Computational Electronics. Book of Abstracts …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13239337293133005296,17,2000
Chemokine signaling enhances CD36 responsiveness toward oxidized low-density lipoproteins and accelerates foam cell formation,"HS Wong, V Jaumouillé, SA Freeman, SA Doodnauth, D Schlam, ...","Cell reports 14 (12), 2859-2871",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5632328107756180828,16,2016
"An integrated capacitance bridge for high-resolution, wide temperature range quantum capacitance measurements","A Hazeghi, JA Sulpizio, G Diankov, D Goldhaber-Gordon, HSP Wong","Review of Scientific Instruments 82 (5), 053904",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=25041833015955199,16,2011
Energy-reversible complementary NEM logic gates,"K Akarvardar, D Elata, RT Howe, HSP Wong","2008 Device Research Conference, 69-70",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4650165425670020239,16,2008
Modeling carbon nanotube sensors,"J Deng, K Ghosh, HSP Wong","IEEE Sensors Journal 7 (9), 1356-1357",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12060224595977326098,16,2007
Double-gate fet with planarized surfaces and self-aligned silicides,"GM Cohen, HP Wong","US Patent 6,967,377",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1221349361909979464,16,2005
"Hyperdimensional Computing Exploiting Carbon Nanotube FETs, Resistive RAM, and Their Monolithic 3D Integration","TF Wu, H Li, PC Huang, A Rahimi, G Hills, B Hodson, W Hwang, ...","IEEE Journal of Solid-State Circuits 53 (11), 3183-3196",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15770079656021854085,15,2018
BEOL compatible graphene/Cu with improved electromigration lifetime for future interconnects,"L Li, Z Zhu, T Wang, JA Currivan-Incorvia, A Yoon, HSP Wong","2016 IEEE International Electron Devices Meeting (IEDM), 9.5. 1-9.5. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2535171813910976003,15,2016
Impact of vertical RRAM device characteristics on 3D cross-point array design,"PY Chen, S Yu","2014 IEEE 6th International Memory Workshop (IMW), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3259814503768494575,15,2014
Integrated hall effect element having a germanium hall plate,"H Wong, WP Taylor, R Vig","US Patent 8,384,183",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1002321162533359166,15,2013
Electrode/oxide interface engineering by inserting single-layer graphene: Application for HfO,"HY Chen, H Tian, B Gao, S Yu, J Liang, J Kang, Y Zhang, TL Ren, ...","2012 International Electron Devices Meeting, 20.5. 1-20.5. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7203025724435340775,15,2012
Resistive switching of carbon-based RRAM with CNT electrodes for ultra-dense memory,"Y Chai, Y Wu, K Takei, HY Chen, S Yu, PCH Chan, A Javey, HSP Wong","2010 International Electron Devices Meeting, 9.3. 1-9.3. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6729414652530935546,15,2010
Titanium nitride sidewall stringer process for lateral nanoelectromechanical relays,"D Lee, WS Lee, J Provine, JO Lee, JB Yoon, RT Howe, S Mitra, ...",2010 IEEE 23rd International Conference on Micro Electro Mechanical Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11921140030077658055,15,2010
Synthesis of metal chalcogenide nanodot arrays using block copolymer-derived nanoreactors,"DJ Milliron, MA Caldwell, HSP Wong","Nano letters 7 (11), 3504-3507",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=526454275854920280,15,2007
Multi-spectral imaging with almost-full fill-factor using 3D pixels,HS Wong,"US Patent App. 10/722,749",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12289142983691356231,15,2005
Robust control of the adaptive immune system,"HS Wong, RN Germain","Seminars in immunology 36, 17-27",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5411162393001172040,14,2018
Cu diffusion barrier: Graphene benchmarked to TaN for ultimate interconnect scaling,"L Li, X Chen, CH Wang, S Lee, J Cao, SS Roy, MS Arnold, HSP Wong","2015 Symposium on VLSI Technology (VLSI Technology), T122-T123",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6313453048287690269,14,2015
Increasing the semiconducting fraction in ensembles of single-walled carbon nanotubes,"J Parker, C Beasley, A Lin, HY Chen, HSP Wong","Carbon 50 (14), 5093-5098",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1663070361687057761,14,2012
"A Novel Fatty Acid, 12,17‐Dimethyloctadecanoic Acid, from the Extremophile ","M Vyssotski, J Ryan, K Lagutin, H Wong, X Morgan, M Stott","Lipids 47 (6), 601-611",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6432627629153145397,14,2012
1D thickness scaling study of phase change material (Ge,"BJ Bae, SB Kim, Y Zhang, Y Kim, IG Baek, S Park, IS Yeo, S Choi, ...","2009 IEEE International Electron Devices Meeting (IEDM), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4465010837973689094,14,2009
Nanoelectromechanical logic and memory devices,"K Akarvardar, HSP Wong","ECS transactions 19 (1), 49-59",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16536340896452320535,14,2009
Modeling and performance comparison of 1-D and 2-D devices including parasitic gate capacitance and screening effect,"L Wei, J Deng, HSP Wong","IEEE transactions on nanotechnology 7 (6), 720-727",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5605266039932628332,14,2008
The impact of device footprint scaling on high-performance CMOS logic technology,"J Deng, K Kim, CT Chuang, HSP Wong","IEEE Transactions on Electron Devices 54 (5), 1148-1155",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13531498842147210873,14,2007
In situ visualization and detection of surface potential variation of mono and multilayer MoS2 under different humidities using Kelvin probe force microscopy,"Y Feng, K Zhang, H Li, F Wang, B Zhou, M Fang, W Wang, J Wei, ...","Nanotechnology 28 (29), 295705",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10330242789920580266,13,2017
Thermal conductivity measurement of amorphous dielectric multilayers for phase-change memory power reduction,"SW Fong, A Sood, L Chen, N Kumari, M Asheghi, KE Goodson, ...","Journal of Applied Physics 120 (1), 015103",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2113455758347380650,13,2016
3-D resistive memory arrays: From intrinsic switching behaviors to optimization guidelines,"H Li, B Gao, HYH Chen, Z Chen, P Huang, R Liu, L Zhao, ZJ Jiang, L Liu, ...","IEEE Transactions on Electron Devices 62 (10), 3160-3167",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9351335337103942019,13,2015
Experimental study of sub-DSA resolution assist features (SDRAF),"H Yi, J Bekaert, R Gronheid, G Vandenberghe, K Nafus, HSP Wong","Alternative Lithographic Technologies VII 9423, 94231F",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1238136914753432212,13,2015
Atomically thin graphene plane electrode for 3D RRAM,"J Sohn, S Lee, Z Jiang, HY Chen, HSP Wong","2014 IEEE International Electron Devices Meeting, 5.3. 1-5.3. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5761757942682119284,13,2014
Improved Performance of Bottom-Contact Organic Thin-Film Transistor Using Al Doped HfO,"WM Tang, U Aboudi, J Provine, RT Howe, HSP Wong","IEEE Transactions on Electron Devices 61 (7), 2398-2403",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2830929707957602396,13,2014
Carbon nanotube circuits: Opportunities and challenges,"H Wei, M Shulaker, G Hills, HY Chen, CS Lee, L Liyanage, J Zhang, ...","Proceedings of the Conference on Design, Automation and Test in Europe, 619-624",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6291531250176107318,13,2013
Precision high-frequency capacitor formed on semiconductor substrate,"H Goldberger, S Lui, J Korec, YM Kasem, H Wong, J Van Den Heuvel","US Patent 8,324,711",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11507045364444333158,13,2012
Resistive switching AlOx-based memory with CNT electrode for ultra-low switching current and high density memory application,"Y Wu, Y Chai, HY Chen, S Yu, HSP Wong","2011 Symposium on VLSI Technology-Digest of Technical Papers, 26-27",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4870185878294557743,13,2011
Transfer price setting in multinational corporations,"H Wong, S Nassiripour, WHR Mir",International Journal of Business and Social Science 2 (9),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3772699790217908607,13,2011
The Comparison Study of Future On-chip Interconnects for High Performance VLSI Applications,KH Koo,Stanford University,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8547911966991776763,13,2011
Disjoint light sensing arrangements and methods therefor,"KG Fife, HSP Wong, A El Gamal","US Patent App. 12/209,979",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8897157283579964039,13,2009
Transient enhanced diffusion and dose loss of indium in silicon,"O Dokumaci, P Ronsheim, C D'emic, AG Domenicucci, S Hegde, ...",MRS Online Proceedings Library Archive 568,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16066179570782098593,13,1999
Characterization of titanium silicide by Raman spectroscopy for submicron IC processing,"EH Lim, G Karunasiri, SJ Chua, ZX Shen, H Wong, KL Pey, KH Lee, ...","Microelectronic engineering 43, 611-617",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1184662132087394891,13,1998
"Hepatitis B infection among Chinese STD patients in Kuala Lumpur, Malaysia.","CY Gan, SF Yap, YF Ngeow, HC Wong","Sexually transmitted diseases 18 (2), 84-88",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14701934937228800248,13,1991
Observation of multiple precipitate layers in MeV Au,"TL Alford, ND Theodore, EL Fleischer, JW Mayer, CB Carter, P Bo/rgesen, ...","Applied physics letters 56 (18), 1796-1798",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9777217809167238057,13,1990
Temperature dependence of GaAs metal–semiconductor field effect transistor threshold voltage,"CL Liang, H Wong, RH Mutikainen, RM Fourkas, NW Cheung, M Sokolich, ...",Journal of Vacuum Science & Technology B: Microelectronics Processing and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18415047181643686621,13,1988
A new growth model of thin silicon oxide in dry oxygen,"H Wong, YC Cheng","Journal of applied physics 64 (2), 893-897",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5971539916191852481,13,1988
Heat engine with linear actuators,B Davis,"US Patent 10,208,599","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10209680454982572276,13005259592130092764",12,2019
Understanding energy efficiency benefits of carbon nanotube field-effect transistors for digital VLSI,"G Hills, MG Bardon, G Doornbos, D Yakimets, P Schuddinck, R Baert, ...","IEEE Transactions on Nanotechnology 17 (6), 1259-1269",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11782463916310950308,12,2018
Effect of thermal insulation on the electrical characteristics of NbO,"Z Wang, S Kumar, HSP Wong, Y Nishi","Applied Physics Letters 112 (7), 073102",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14652087943888844143,12,2018
Introduction to nanoionic elements for information technology,"R Waser, D Ielmini, H Akinaga, H Shima, HSP Wong, JJ Yang, S Yu",Resistive Switching: From Fundamentals of Nanoionic Redox Processes to …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2138889998249206325,12,2016
Design strategy for integrating DSA via patterning in sub-7 nm interconnects,"I Karageorgos, J Ryckaert, MC Tung, HSP Wong, R Gronheid, J Bekaert, ...","Design-Process-Technology Co-optimization for Manufacturability X 9781, 97810N",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14003396656275451750,12,2016
Integrating a capacitor in an integrated circuit,"AP Friedrich, H Wong","US Patent App. 14/019,090",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5206004157172051840,12,2015
Contact pitch and location prediction for directed self-assembly template verification,"Z Xiao, Y Du, MDF Wong, H Yi, HSP Wong, H Zhang","The 20th Asia and South Pacific Design Automation Conference, 644-651",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12824496273594475902,12,2015
"Towards high-speed, write-disturb tolerant 3D vertical RRAM arrays","HY Chen, B Gao, H Li, R Liu, P Huang, Z Chen, B Chen, F Zhang, L Zhao, ...",2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12519380482403584276,12,2014
Phase change memory: Scaling and applications,"R Jeyasingh, J Liang, MA Caldwell, D Kuzum, HSP Wong","Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, 1-7",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=822099296325353525,12,2012
Size limitation of cross-point memory array and its dependence on data storage pattern and device parameters,"J Liang, HSP Wong","2010 IEEE International Interconnect Technology Conference, 1-3",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2557870965436720111,12,2010
Effect of parasitic resistance and capacitance on performance of InGaAs HEMT digital logic circuits,"S Oh, HSP Wong","IEEE Transactions on Electron Devices 56 (5), 1161-1164",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1906175636229335709,12,2009
Modeling of schottky and ohmic contacts between metal and graphene nanoribbons using extended hückel theory (EHT)-based NEGF method,"X Guan, Q Ran, M Zhang, Z Yu, HSP Wong","2008 IEEE International Electron Devices Meeting, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8676040140727962946,12,2008
SOI active pixel cell design with grounded body contact,"J Johnson, HS Wong","US Patent App. 09/862,817",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4592233584810353171,12,2001
Solid state CMOS imager using silicon-on-insulator or bulk silicon,"RH Dennard, HSP Wong","US Patent 6,020,581",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=207577359712741743,12,2000
Monitoring of TiSi,"EH Lim, G Karunasiri, SJ Chua, H Wong, KL Pey, KH Lee","IEEE Electron Device Letters 19 (5), 171-173",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17966203486243756029,12,1998
Flat cavity RF power divider,"H Wong, GA Hill, GD Kroupa, MN Wong","US Patent 5,285,176",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13061028039756908371,12,1994
“Universal” effective mobility of empirical local mobility models for n-and p-channel silicon MOSFETs,HS Wong,"Solid-state electronics 36 (2), 179-188",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8360687506656488472,12,1993
Gate-current injection and surface impact ionization in MOSFET's with a gate induced virtual drain,HS Wong,"1992 International Technical Digest on Electron Devices Meeting, 151-154",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3757237727968434206,12,1992
Transient Non‐Thrombocytopenic Purpura in Hookworm Infestation,"YK Kueh, L Chan, BC Lim, HB Wong","Scandinavian journal of haematology 30 (2), 174-176",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12657827944535407982,12,1983
Device and materials requirements for neuromorphic computing,"R Islam, H Li, PY Chen, W Wan, HY Chen, B Gao, H Wu, S Yu, ...",Journal of Physics D: Applied Physics,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3063917700992572085,11,2018
Challenges and opportunities toward online training acceleration using RRAM-based hardware neural network,"CC Chang, JC Liu, YL Shen, T Chou, PC Chen, IT Wang, CC Su, MH Wu, ...","2017 IEEE International Electron Devices Meeting (IEDM), 11.6. 1-11.6. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7515225804525051363,11,2017
Improved multi-level control of RRAM using pulse-train programming,"L Zhao, HY Chen, SC Wu, Z Jiang, S Yu, TH Hou, HSP Wong, Y Nishi",Proceedings of Technical Program-2014 International Symposium on VLSI …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2882579402239504316,11,2014
Mass fabrication and delivery of 3D multilayer μTags into living cells,"LY Chen, KB Parizi, H Kosuge, KM Milaninia, MV McConnell, HSP Wong, ...","Scientific reports 3, 2295",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9088863287546039176,11,2013
Block copolymer directed self-assembly two-hole pattern inside peanut-shaped templates,"H Yi, HSP Wong","The International Conference on Electron, Ion, Photon Beam Technology and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9603738800850255723,11,2013
Electrothermal modeling and design strategies for multibit phase-change memory,"Z Li, RGD Jeyasingh, J Lee, M Asheghi, HSP Wong, KE Goodson","IEEE Transactions on Electron Devices 59 (12), 3561-3567",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4225097344004683486,11,2012
Technology assessment methodology for complementary logic applications based on energy–delay optimization,"L Wei, S Oh, HSP Wong","IEEE transactions on electron devices 58 (8), 2430-2439",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18344329668354527089,11,2011
Dual sidewall lateral nanoelectromechanical relays with beam isolation,"WS Lee, S Chong, R Parsa, J Provine, D Lee, S Mitra, HSP Wong, ...","2011 16th International Solid-State Sensors, Actuators and Microsystems …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8692989794980516714,11,2011
A phenomenological model of oxygen ion transport for metal oxide resistive switching memory,"S Yu, HSP Wong","2010 IEEE International Memory Workshop, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8829232755436341172,11,2010
CMOS technology roadmap projection including parasitic effects,"L Wei, F Boeuf, T Skotnicki, HSP Wong","2009 International Symposium on VLSI Technology, Systems, and Applications …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7391413230128822843,11,2009
Interface-engineered Ge MOSFETs for future high performance CMOS applications,D Kuzum,Stanford University,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11948340436580758443,11,2009
"Analytical model of carbon nanotube electrostatics: Density of states, effective mass, carrier density, and quantum capacitance","D Akinwande, Y Nishi, HSP Wong","2007 IEEE International Electron Devices Meeting, 753-756",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1468279173624261713,11,2007
Gate capacitance optimization for arrays of carbon nanotube field-effect transistors,"X Wang, HSP Wong, P Oldiges, RJ Miller","61st Device Research Conference. Conference Digest (Cat. No. 03TH8663), 87-88",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12882535866450083839,11,2003
Lateral patterning,"KP Muller, HSP Wong","US Patent 6,291,353",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15374986097921613450,11,2001
Symp. VLSI Techn,"LJ Huang, JO Chu, SA Goma, CP D’Emic, SJ Koester, DF Canaperi, ...",Dig,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9920552211299800923,11,2001
Single-chip CMOS imaging systems (imagers),HS Wong,1999 IEEE International Solid-State Circuits Conference Tutorial,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14188580985503815998,11,1999
Impurity gettering by implanted carbon in silicon,"H Wong, NW Cheung, KM Yu, PK Chu, J Liu",MRS Online Proceedings Library Archive 147,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12054190929684652920,11,1989
Dual-Layer Dielectric Stack for Thermally Isolated Low-Energy Phase-Change Memory,"SW Fong, CM Neumann, E Yalon, MM Rojo, E Pop, HSP Wong","IEEE Transactions on Electron Devices 64 (11), 4496-4502",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3893180183293660861,10,2017
Nano-engineered architectures for ultra-low power wireless body sensor nodes,"R Braojos, D Atienza, MMS Aly, TF Wu, HSP Wong, S Mitra, G Ansaloni",2016 International Conference on Hardware/Software Codesign and System …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3500173033774011328,10,2016
Health screening behaviour among Singaporeans,"HZ Wong, WY Lim, SS Ma, LA Chua, DM Heng","Ann Acad Med Singapore 44 (9), 326-334",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8654041114305522128,10,2015
Ultra-Low Power Ni/HfO,"K Zhang, K Sun, F Wang, Y Han, Z Jiang, J Zhao, B Wang, H Zhang, ...","IEEE Electron Device Letters 36 (10), 1018-1020",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1666120894598743145,10,2015
Design guidelines for 3D RRAM cross-point architecture,"S Yu, Y Deng, B Gao, P Huang, B Chen, X Liu, J Kang, HY Chen, Z Jiang, ...","2014 IEEE International Symposium on Circuits and Systems (ISCAS), 421-424",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10388424677206641601,10,2014
Quantifying the gap between FPGA and custom CMOS to aid microarchitectural design,"H Wong, V Betz, J Rose",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (10 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18414615116878189154,10,2013
Sacha: The stanford carbon nanotube controlled handshaking robot,"M Shulaker, J Van Rethy, G Hills, HY Chen, G Gielen, HSP Wong, S Mitra","Proceedings of the 50th Annual Design Automation Conference, 124",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8258856058730226038,10,2013
Robust and area-efficient nLDMOS-SCR with waffle layout structure for high-voltage ESD protection,"J Zheng, Y Han, H Wong, B Song, S Dong, F Ma, L Zhong","Electronics Letters 48 (25), 1629-1630",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14006244772095885481,10,2012
Recent progress of resistive switching random access memory (RRAM),"Y Wu, S Yu, X Guan, HSP Wong","2012 IEEE Silicon Nanoelectronics Workshop (SNW), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8582602382708100986,10,2012
Carbon nanotube imperfection-immune digital VLSI: Frequently asked questions updated,"H Wei, J Zhang, L Wei, N Patil, A Lin, MM Shulaker, HY Chen, HSP Wong, ...","Proceedings of the International Conference on Computer-Aided Design, 227-230",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7362412692193816876,10,2011
First demonstration of phase change memory device using solution processed GeTe nanoparticles,"RGD Jeyasingh, MA Caldwell, DJ Milliron, HSP Wong",2011 Proceedings of the European Solid-State Device Research Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11639018341885584345,10,2011
Fabrication and characterization of nanoscale NiO resistance change memory (RRAM) cells with confined conduction paths,"B Lee, HSP Wong","IEEE Transactions on Electron Devices 58 (10), 3270-3275",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8354625119728797559,10,2011
CMOS process compatible directed block copolymer self-assembly for 20nm contact holes and beyond,"LW Chang, XY Bao, HSP Wong","Alternative Lithographic Technologies II 7637, 76370I",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11687307003816947477,10,2010
Physics-based compact model of III-V heterostructure FETs for digital logic applications,"S Oh, HSP Wong","2008 IEEE International Electron Devices Meeting, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9988842868370823218,10,2008
Emerging Memories,HSP Wong,"Center for Integrated Systems, Stanford University",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6526420056520524294,10,2008
Low-voltage high-performance flexible digital and analog circuits based on ultrahigh-purity semiconducting carbon nanotubes,"T Lei, LL Shao, YQ Zheng, G Pitner, G Fang, C Zhu, S Li, R Beausoleil, ...","Nature communications 10 (1), 2161",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13761062778674766687,9,2019
Anti-Axl antagonistic antibodies,"DR Micklem, S Kiprijanov, JB Lorens, L AHMED, LH NILSSON, ...","US Patent 10,208,121","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16667900123217040153,3823133950755502716",9,2019
Carbon nanomaterials for non-volatile memories,"EC Ahn, HSP Wong, E Pop","Nature Reviews Materials 3 (3), 18009",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15740155719746211974,9,2018
Hall effect sensing element,"WP Taylor, H Wong","US Patent 9,857,437",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18040858619156235943,9,2018
Coexistence of volatile and non-volatile resistive switching in 2D h-BN based electronic synapses,"Y Shi, C Pan, V Chen, N Raghavan, KL Pey, FM Puglisi, E Pop, ...","2017 IEEE International Electron Devices Meeting (IEDM), 5.4. 1-5.4. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9792916338639128493,9,2017
Methods of establishing low-resistance electrical contact to carbon nanostructures with graphitic interfacial layer,"C Yang, A Hazeghi, K Takei, A Javey, HSP Wong","US Patent 9,593,014",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12725653256191280912,9,2017
Time-based sensor interface circuits in CMOS and carbon nanotube technologies,"G Gielen, J Van Rethy, J Marin, MM Shulaker, G Hills, HSP Wong, S Mitra","IEEE Transactions on Circuits and Systems I: Regular Papers 63 (5), 577-586",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14148083902320594989,9,2016
"A Compact Virtual-Source Model for Carbon Nanotube Field-Effect Transistors in the Sub-10-nm Regime-Part II Extrinsic Elements, Performance Assessment, and Design Optimization","CS Lee, E Pop, AD Franklin, W Haensch, HSP Wong",arXiv preprint arXiv:1503.04398,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10272015499349183359,9,2015
Cross plane thermal conductance of graphene-metal interfaces,"PAV Guzman, A Sood, MJ Mleczko, B Wang, HSP Wong, Y Nishi, ...",Fourteenth Intersociety Conference on Thermal and Thermomechanical Phenomena …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14902668478115775459,9,2014
System level benchmarking with yield-enhanced standard cell library for carbon nanotube VLSI circuits,"S Bobba, J Zhang, PE Gaillardon, HSP Wong, S Mitra, G Micheli","ACM Journal on Emerging Technologies in Computing Systems (JETC) 10 (4), 33",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7219769818530317229,9,2014
Dynamic capabilities or positioning? Integrating environmental and resource-led antecedents of firm performance,"S Basu, R Mir, S Nassiripour, H Wong","Journal of Management and Marketing Research 12, 1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11218114741667425658,9,2013
Effect of resistance drift on the activation energy for crystallization in phase change memory,"C Ahn, B Lee, RGD Jeyasingh, M Asheghi, F Hurkx, KE Goodson, ...","Japanese Journal of Applied Physics 51 (2S), 02BD06",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15845397215024205923,9,2012
Physics-based compact model for III–V digital logic FETs including gate tunneling leakage and parasitic capacitance,"S Oh, HSP Wong","IEEE Transactions on Electron Devices 58 (4), 1068-1075",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17126535446552374253,9,2011
Surface science of catalyst dynamics for aligned carbon nanotube synthesis on a full-scale quartz wafer,"D Akinwande, N Patil, A Lin, Y Nishi, HSP Wong","The Journal of Physical Chemistry C 113 (19), 8002-8008",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15901985541355342391,9,2009
Extending technology roadmap by selective device footprint scaling and parasitics engineering,"J Deng, L Wei, LW Chang, K Kim, CT Chuang, HSP Wong","2008 International Symposium on VLSI Technology, Systems and Applications …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9496740092423011509,9,2008
Effective drive current in CMOS inverters for sub-45 nm technologies,"J Hu, JE Park, G Freeman, HSP Wong","Proc. NSTI Bio-NanoTech. Conf. Trade Show 3, 829-832",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3324715462936531596,9,2008
Thermal characterization of multi-die packages,"A Poppe, Y Zhang, G Farkas, H Wong, J Wilson, P Szabó","2006 8th Electronics Packaging Technology Conference, 500-505",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8265885730695364357,9,2006
Biometrics recognition based on fused Gaborface and Gaborpalm with DCV-RBF feature classification,"XY Jing, HS Wong","Electronics Letters 42 (21), 1205-1206",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4256904445334201337,9,2006
Circuit and method of controlling integrated circuit power consumption using phase change switches,"H Zhu, HP Wong, X Wang, DR Hanson","US Patent 7,106,096",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15119332186112955425,9,2006
Generalized phase change memory scaling rule analysis,"SB Kim, HSP Wong","2006 21st IEEE Non-Volatile Semiconductor Memory Workshop, 92-94",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6984606275600037704,9,2006
High performance of planar double gate MOSFETs with thin backgate dielectrics,"EC Jones, M Ieong, T Kanarsky, O Dokumaci, RA Roy, L Shi, T Furukawa, ...","Device Research Conference. Conference Digest (Cat. No. 01TH8561), 28-29",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11935011318308204391,9,2001
Sidewall charge-coupled device with trench isolation,HSP Wong,"US Patent 5,334,868",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14774433655195722845,9,1994
Experimental verification of the mechanism of hot-carrier-induced photon emission in n-MOSFETs using an overlapping CCD gate structure,HS Wong,"IEEE electron device letters 13 (8), 389-391",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=397044963070332779,9,1992
Ridged waveguide hybrid,"H Wong, MN Wong","US Patent 5,047,738",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6382694467072559393,9,1991
Effect of endothelin-1 on the vascular smooth muscle cell cycle.,"ST Yu, CC Yu, HW Wong, HT Yuan","Journal of cardiovascular pharmacology 17, S239-41",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5541634881541556951,9,1991
Ternary content-addressable memory with MoS 2 transistors for massively parallel data search,"R Yang, H Li, KKH Smithe, TR Kim, K Okabe, E Pop, JA Fan, HSP Wong","Nature Electronics 2 (3), 108",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13570932507929853034,8,2019
The N3XT approach to energy-efficient abundant-data computing,"MMS Aly, TF Wu, A Bartolo, YH Malviya, W Hwang, G Hills, I Markov, ...","Proceedings of the IEEE 107 (1), 19-48",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10110933968490498393,8,2018
Transient dynamics of NbO,"Z Wang, S Kumar, Y Nishi, HSP Wong","Applied Physics Letters 112 (19), 193503",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2263433975259171864,8,2018
Scalable Synthesis of Highly Crystalline MoSe,"Y Li, K Zhang, F Wang, Y Feng, Y Li, Y Han, D Tang, B Zhang","ACS applied materials & interfaces 9 (41), 36009-36016",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2620772589912335750,8,2017
Precision high-frequency capacitor formed on semiconductor substrate,"H Goldberger, S Lui, J Korec, YM Kasem, H Wong, J Van Den Heuvel","US Patent 9,136,060",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1378971624850423010,8,2015
"High performance, integrated 1T1R oxide-based oscillator: Stack engineering for low-power operation in neural network applications","AA Sharma, TC Jackson, M Schulaker, C Kuo, C Augustine, JA Bain, ...","2015 Symposium on VLSI Technology (VLSI Technology), T186-T187",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9704097400845204041,8,2015
Performance prediction of large-scale 1S1R resistive memory array using machine learning,"Z Jiang, P Huang, L Zhao, S Kvatinsky, S Yu, X Liu, J Kang, Y Nishi, ...","2015 IEEE International Memory Workshop (IMW), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17535971593145741709,8,2015
Physical layout design of directed self-assembly guiding alphabet for IC contact hole/via patterning,"HSP Wong, H Yi, M Tung, K Okabe",Proceedings of the 2015 Symposium on International Symposium on Physical …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2168581713464510180,8,2015
Multilayer-Stacked Phase Change Memory Cell,"J Lee, JP Reifenberg, M Asheghi, KE Goodson, HSP Wong, S Kim","US Patent App. 13/472,931",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7812337744990954674,8,2013
Investigation of trap spacing for the amorphous state of phase-change memory devices,"RGD Jeyasingh, D Kuzum, HSP Wong","IEEE Transactions on Electron Devices 58 (12), 4370-4376",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5565304623562710334,8,2011
Vertical nanotube field effect transistor,"J Appenzeller, P Avouris, KK Chan, PG Collins, R Martel, HP Wong","US Patent 7,635,856",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3087608662662155655,8,2009
Fabrication and characterization of emerging nanoscale memory,"SB Kim, Y Zhang, B Lee, M Caldwell, HSP Wong","2009 IEEE International Symposium on Circuits and Systems, 65-68",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4847127083623902749,8,2009
Carbon nanotube device modeling and circuit simulation,"HSP Wong, A Lin, J Deng, A Hazeghi, T Krishnamohan, G Wan","Carbon Nanotube Electronics, 133-162",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17968512301528092086,8,2009
Method and system for chalcogenide-based nanowire memory,"HSP Wong, S Meister, S Kim, H Peng, Y Zhang, Y Cui","US Patent 7,405,420",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2106958459753056791,8,2008
Monitoring hot-carrier degradation in SOI MOSFETs by hot-carrier luminescence techniques,"L Selmi, M Pavesi, HSP Wong, A Acovic, E Sangiorgi","IEEE Transactions on Electron Devices 45 (5), 1135-1139",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14593803484534074474,8,1998
Resistive RAM with multiple bits per cell: Array-level demonstration of 3 bits per cell,"BQ Le, A Grossi, E Vianello, T Wu, G Lama, E Beigne, HSP Wong, S Mitra","IEEE Transactions on Electron Devices 66 (1), 641-646",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=662655772992205099,7,2018
Scaling the CBRAM switching layer diameter to 30 nm improves cycling endurance,"S Fujii, JAC Incorvia, F Yuan, S Qin, F Hui, Y Shi, Y Chai, M Lanza, ...","IEEE Electron Device Letters 39 (1), 23-26",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17515350077661461243,7,2017
3D nanosystems enable embedded abundant-data computing: special session paper,"W Hwang, MMS Aly, YH Malviya, M Gao, TF Wu, C Kozyrakis, HSP Wong, ...",Proceedings of the Twelfth IEEE/ACM/IFIP International Conference on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1085658914466166226,7,2017
Computing with carbon nanotubes,"M Shulaker, HSP Wong, S Mitra","IEEE Spectrum 53 (7), 26-52","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3455805911327328794,10715554686816746178",7,2016
Packaging for an electronic device,"SL Liu, H Wong, P David, JB Sauber, SD Milano, R Kanda, B Hemenway","US Patent 9,190,606",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10032411959486907882,7,2015
Modeling and design optimization of ReRAM,"JF Kang, HT Li, P Huang, Z Chen, B Gao, XY Liu, ZZ Jiang, HSP Wong","The 20th Asia and South Pacific Design Automation Conference, 576-581",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15812112487641413686,7,2015
On DCT coefficient distribution in video coding using quad-tree structured partition,"JW Kang, CS Kim",Signal and Information Processing Association Annual Summit and Conference …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16765692387194684327,497130256590440158",7,2014
Statistical assessment methodology for the design and optimization of cross-point RRAM arrays,"H Li, Z Jiang, P Huang, HY Chenl, B Chen, R Liu, Z Chen, F Zhang, L Liu, ...","2014 IEEE 6th International Memory Workshop (IMW), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16028212387584478353,7,2014
An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation,"Y Shimeng, W Yi, R Jeyasingh, D Kuzum, HSP Wong","IEEE Trans. Electron. Devices 58, 2729-2737",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17918852251298627546,7,2011
Fermi level depinning for the design of III–V FET source/drain contacts,"J Hu, X Guan, D Choi, JS Harris, K Saraswat, HSP Wong","2009 International Symposium on VLSI Technology, Systems, and Applications …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2820576056350192159,7,2009
The future of CMOS scaling-parasitics engineering and device footprint scaling,"HSP Wong, L Wei, J Deng",2008 9th International Conference on Solid-State and Integrated-Circuit …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1624734262865055407,7,2008
Artifact of phonon-induced localization by the existing variational calculations used in the spin-boson model,"ZD Chen, H Wong","Physical Review B 78 (6), 064308",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10130495734350501364,7,2008
IEEE International electron devices meeting 2008,"JH Park, M Tada, D Kuzum, P Kapur, HY Yu, HSP Wong, KC Saraswat","Technical Digest, 389-392",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12010371279254198363,7,2008
Precision high-frequency capacitor formed on semiconductor substrate,"H Goldberger, S Lui, J Korec, YM Kasem, H Wong, J Van Den Heuvel","US Patent 7,151,036",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=729722412102081133,7,2006
SOI active pixel cell design with grounded body contact,"JB Johnson, HSP Wong","US Patent 6,258,636",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3755477157694685837,7,2001
Two-dimensional signal processing techniques for airborne laser bathymetry,"HC Wong, A Antoniou","IEEE transactions on geoscience and remote sensing 34 (1), 57-66",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16737067511521404292,7,1996
Investigation of hot electron luminescence in silicon by means of dual-gate MOSFET's,"L Selmi, HS Wong, E Sangiorgi, M Lanzoni, M Manfredi","Proceedings of IEEE International Electron Devices Meeting, 531-534",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14860124555466269874,7,1993
The ion sensitivity of boron implanted silicon nitride chemical sensors,"HS Wong, Y Hu, MH White","Journal of The Electrochemical Society 136 (10), 2968-2972",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2968497384484593236,7,1989
"ACS Nano 6, 1109 (2012)","AD Franklin, GS Tulevski, SJ Han, D Shahrjerdi, Q Cao, HY Chen, ...",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18285141710476056372,7,0
2D molybdenum disulfide (MoS,"R Yang, H Li, KKH Smithe, TR Kim, K Okabe, E Pop, JA Fan, HSP Wong","2017 IEEE International Electron Devices Meeting (IEDM), 19.5. 1-19.5. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1146328068797772512,6,2017
Micrometer-scale magnetic-resonance-coupled radio-frequency identification and transceivers for wireless sensors in cells,"X Hu, K Aggarwal, MX Yang, KB Parizi, X Xu, D Akin, ASY Poon, ...","Physical Review Applied 8 (1), 014031",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4305182613143045813,6,2017
"Low-power, high-performance S-NDR oscillators for stereo (3D) vision using directly-coupled oscillator networks","AA Sharma, Y Kesim, M Shulaker, C Kuo, C Augustine, HSP Wong, ...","2016 IEEE Symposium on VLSI Technology, 1-2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4913601835373148842,6,2016
Carbon nanotubes for high-performance logic,"Z Chen, HSP Wong, S Mitra, A Bol, L Peng, G Hills, N Thissen","MRS Bulletin 39 (8), 719-726",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=417535719335573669,6,2014
Partitioning electrostatic and mechanical domains in nanoelectromechanical relays,"M Shavezipur, K Harrison, WS Lee, S Mitra, HSP Wong, RT Howe","Journal of Microelectromechanical Systems 24 (3), 592-598",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15535932572467285226,6,2014
Temperature-dependent studies of the electrical properties and the conduction mechanism of HfOx-based RRAM,"C Ahn, S Kim, T Gokmen, O Dial, M Ritter, HSP Wong",Proceedings of Technical Program-2014 International Symposium on VLSI …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=420153000156254799,6,2014
Brain-like associative learning using a nanoscale non-volatile phase change synaptic device array. Front Neurosci-Switz,"SB Eryilmaz, D Kuzum, R Jeyasingh, S Kim, M BrightSky, C Lam, ...",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15871513215123137215,6,2014
First demonstration of RRAM patterned by block copolymer self-assembly,"Y Wu, H Yi, Z Zhang, Z Jiang, J Sohn, S Wong, HSP Wong","2013 IEEE International Electron Devices Meeting, 20.8. 1-20.8. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15366384671105395848,6,2013
"Laterally actuated nanoelectromechanical relays with compliant, low resistance contact","M Shavezipur, WS Lee, KL Harrison, J Provine, S Mitra, HSP Wong, ...",2013 IEEE 26th International Conference on Micro Electro Mechanical Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9695514094711884075,6,2013
Directed Self-Assembly for the Semiconductor Industry,"HSP Wong, C Bencher, LH Yi, XY Bao, LW Chang","an oral presentation at Globalfoundries, Inc",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12597644422031577565,6,2012
Thermoelectric characterization and power generation using a silicon-on-insulator substrate,"J Lee, SB Kim, A Marconnet, MAA in't Zandt, M Asheghi, HSPP Wong, ...","Journal of Microelectromechanical Systems 21 (1), 4-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7705185675076994724,6,2011
Tight-binding study of Γ-L bandstructure engineering for ballistic III–V nMOSFETs,"Z Yuan, A Nainani, X Guan, HSP Wong, KC Saraswat",2011 International Conference on Simulation of Semiconductor Processes and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5083906541557816585,6,2011
Precision high-frequency capacitor formed on semiconductor substrate,"H Goldberger, S Lui, J Korec, YM Kasem, H Wong, J Van Den Heuvel","US Patent 8,004,063",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17748013484734019523,6,2011
Electrical and mechanical characterization of lateral NEMS Switches,"R Hinchet, L Montès, G Bouteloup, G Ardila, R Parsa, K Akarvardar, ...","2011 Symposium on Design, Test, Integration & Packaging of MEMS/MOEMS (DTIP …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7459516492686617416,6,2011
Novel contact structures for high mobility channel materials,"J Hu, HSP Wong, K Saraswat","MRS bulletin 36 (2), 112-120",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10032949969906807413,6,2011
Nanoelectromechanical relays for low power applications,R Parsa,Stanford University,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10924514703710575775,6,2011
Rapid melt growth of silicon germanium for heterogeneous integration on silicon,HYS Koh,Stanford University,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8097155359643399930,6,2011
Nanoelectromechanical relays with decoupled electrode and suspension high sensitivity integrated-circuit capacitive pressure,"R Parsa, M Shavezipur, WS Lee, S Chong, D Lee, HSP Wong, ...",IEEE MEMS2011 4,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10749232875751087037,6,2010
"Thermal boundary resistance measurements for phase-change memory devices, Electron Dev","JP Reifenberg, KW Chang, MA Panzer, S Kim, JA Rowlette, M Asheghi, ...","Lett 31 (1), 56-58",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15799372048285471114,6,2010
Technology projection using simple compact models,"HSP Wong, L Wei, S Oh, A Lin, J Deng, S Chong, K Akarvardar",2009 International Conference on Simulation of Semiconductor Processes and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7794078128262106078,6,2009
Exploration of device design space to meet circuit speed targeting 22nm and beyond,"L Wei, F Boeuf, D Antoniadis, T Skotnicki, HSP Wong",2009 International Conference on SSDM,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1013171871404993096,6,2009
"Y. Nishi, Y","M Kobayashi, A Kinoshita, K Saraswat, HSP Wong","J. Appl. Phys. 2009, 105",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=865606594489792023,6,2009
SELF-ALIGNED PROCESS FOR NANOTUBE/NANOWIRE FETs,"P Avouris, R Carruthers, J Chen, C Detavernier, C Lavoie, HS Wong","US Patent App. 11/866,627",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2238342691069897296,6,2008
A Quick User Guide on Stanford University Carbon Nanotube Field Effect Transistors (CNFET) HSPICE Model,"A Lin, G Wan, J Deng, HSP Wong",200S,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2982653359075277133,6,2008
Numerical and analytical simulations of suspended gate-FET for ultra-low power inverters,"D Tsamados, YS Chauhan, C Eggimann, K Akarvardar, HSP Wong, ...","ESSDERC 2007-37th European Solid State Device Research Conference, 167-170",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2040081591887844057,6,2007
Comment on “Coherent-incoherent transition in the sub-Ohmic spin-boson model”,"H Wong, ZD Chen","Physical Review B 76 (7), 077301",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13263456039496584941,6,2007
Method to prevent dishing in damascene CMP process,"H Wong, JL Sudijono","US Patent 6,069,082",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10324086047128531472,6,2000
A comparative study of hot-carrier induced light emission and degradation in bulk and SOI MOSFETs,"L Selmi, M Pavesi, HS Wong, A Acovic, E Sangiorgi","Proceedings of International Electron Devices Meeting, 49-52",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15293827492126735732,6,1995
Gate current injection in MOSFET's with a split-gate (virtual drain) structure,HS Wong,"IEEE electron device letters 14 (5), 262-264",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7399310705217396839,6,1993
"Color Properties and Color Calibration for a High Performance, High Fidelity Color Scanner","Thomas J. Watson IBM Research Center. Research Division, HR Delp, ...",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8317630104405337553,6,1991
Parasitic effects of surface states on GaAs MESFET characteristics at liquid-nitrogen temperature,"CL Liang, H Wong, NW Cheung, RN Sato","IEEE Transactions on Electron Devices 36 (9), 1858-1860",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=23352841158591966,6,1989
Effects of high energy boron ions implanted in MOSFETs,"E Deng, H Wong, NW Cheung",Nuclear Instruments and Methods in Physics Research Section B: Beam …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10825263103085166498,6,1987
VacA generates a protective intracellular reservoir for Helicobacter pylori that is eliminated by activation of the lysosomal calcium channel TRPML1,"MI Capurro, LK Greenfield, A Prashar, S Xia, M Abdullah, H Wong, ...","Nature microbiology, 1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10310313966257311144,5,2019
Beyond-CMOS technologies for next generation computer design,"RO Topaloglu, HSP Wong",Springer,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3621189829450624074,5,2019
Selector requirements for tera-bit ultra-high-density 3D vertical RRAM,"Z Jiang, S Qin, H Li, S Fujii, D Lee, S Wong, HSP Wong","2018 IEEE Symposium on VLSI Technology, 107-108",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10593317611347962970,5,2018
Device and circuit interaction analysis of stochastic behaviors in cross-point RRAM arrays,"H Li, P Huang, B Gao, X Liu, J Kang, HSP Wong","IEEE Transactions on Electron Devices 64 (12), 4928-4936",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7048160773494291594,5,2017
Microsecond transient thermal behavior of HfOx-based resistive random access memory using a micro thermal stage (MTS),"Z Jiang, Z Wang, X Zheng, S Fong, S Qin, HY Chen, C Ahn, J Cao, Y Nishi, ...","2016 IEEE International Electron Devices Meeting (IEDM), 21.3. 1-21.3. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12870585164267751012,5,2016
Design method and algorithms for directed self-assembly aware via layout decomposition in sub-7 nm circuits,"I Karageorgos, J Ryckaert, R Gronheid, MC Tung, HSP Wong, ...","Journal of Micro/Nanolithography, MEMS, and MOEMS 15 (4), 043506",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5662552879599757546,5,2016
Rram based synaptic devices for neuromorphic visual systems,"JF Kang, B Gao, P Huang, LF Liu, XY Liu, HY Yu, S Yu, HSP Wong","2015 IEEE International Conference on Digital Signal Processing (DSP), 1219-1222",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7347108647689710748,5,2015
Layout optimization and template pattern verification for directed self-assembly (DSA),"Z Xiao, D Guo, MDF Wong, H Yi, MC Tung, HSP Wong","Proceedings of the 52nd Annual Design Automation Conference, 199",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6708507529520462992,5,2015
A 1TnR array architecture using a one-dimensional selection device,"C Ahn, Z Jiang, CS Lee, HY Chen, J Liang, LS Liyanage, HSP Wong",2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2442305359866675538,5,2014
Thermal characterization of nanostructured superlattices of TiN/TaN: Applications as electrodes in Phase Change Memory,"A Sood, SB Eryilmaz, R Jeyasingh, J Cho, M Asheghi, HSP Wong, ...",Fourteenth Intersociety Conference on Thermal and Thermomechanical Phenomena …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1766240110274964986,5,2014
Electrochemical metallization and trapping/detrapping resistive switching mechanism in Al/VOx/Cu RRAM,"K Zhang, K Sun, F Wang, Y Han, Z Jiang, B Wang, K Liu, HSP Wong","ECS Solid State Letters 3 (10), Q63-Q66",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5864254448958301820,5,2014
Optimization and mechanism on chemical mechanical planarization of hafnium oxide for RRAM devices,"K Zhang, Y Feng, J Cao, F Wang, Y Han, Y Yuan, HSP Wong","ECS Journal of Solid State Science and Technology 3 (7), P249-P252",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1576545243915699414,5,2014
Synergetic carbon nanotube growth,"JM Parker, HSP Wong","Carbon 62, 61-68",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1236706751223353776,5,2013
Convergence platforms: Foundational science and technology tools,"M Lundstrom, HSP Wong","Convergence of Knowledge, Technology and Society, 1-52",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11985547350525080502,5,2013
Analytical approximation of complex band structures for band-to-band tunneling models,"X Guan, D Kim, KC Saraswat, HSP Wong",2011 International Conference on Simulation of Semiconductor Processes and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7388954141149715804,5,2011
Viability Study of All-III–V SRAM for Beyond-22-nm Logic Circuits,"S Oh, HSP Wong","IEEE Electron Device Letters 32 (7), 877-879",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1031753560477596017,5,2011
Lateral nanoconcentrator nanowire multijunction photovoltaic cells,"HSP Wong, P Peumans, M Brongersma, Y Nishi, Y Chen, J Parker, ...",Global climate and energy project,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7989026833958456220,5,2009
Fermi-level depinning of GaAs for Ohmic contacts,"J Hu, D Choi, JS Harris, K Saraswat, HSP Wong","2008 Device Research Conference, 89-90",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7450067051099216538,5,2008
Transient hepatic attenuation differences in computed tomography from extrahepatic portal vein compression,"H Wong, TS Desser, RB Jeffrey","Radiology Case Reports 3 (1), 113",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6382105471084073271,5,2008
Asset allocation by using the Sharpe rule: How to improve an existing portfolio by adding some new assets?,"KW Yu, XQ Yang, H Wong","Journal of Asset Management 8 (2), 133-145",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13758047662341543276,5,2007
A composite circuit model for NDR devices in random access memory cells,"D Akinwande, HSP Wong","IEEE Transactions on Electron Devices 54 (4), 776-783",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7861950470022668004,5,2007
Preparation and properties of sputtered nitrogen-doped cobalt silicide film,"JH Ting, SH Shiau, YJ Chen, FM Pan, H Wong, GM Pu, CY Kung","Thin Solid Films 468 (1-2), 155-160",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7642640061446445595,5,2004
Performance estimation and benchmarking for carbon nanotube FETs and nanodiode arrays,"HSP Wong, GS Ditlow, PM Solomon, X Wang","SOLID STATE DEVICES AND MATERIALS, 802-803",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4214204919375159156,5,2003
International Electron Devices Meeting 2002 Technical Digest,"J Kedzierski, E Nowak, T Kanarsky, Y Zhang, D Boyd, R Carruthers, ...","San Francisco, CA",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4677519757256284508,5,2002
Characteristics and device design of sub-100 nm strained Si N-and PMOSFETs,"J Chu, H Chen, KA Jenkins, T Kanarsky, K Lee, A Mocuta, H Zhu, R Roy, ...","Symp. VLSI Technol, 98-99",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2225089643192092903,5,2002
Ultra-thin silicon channel single-and double-gate MOSFETs,M Ieong,Symposium of Solid-State Devices and Mateirals,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2450919951228992091,5,2002
Method of detecting electromagnetic radiation with bandgap engineered active pixel cell design,"TB Hook, JB Johnson, R Leidy, HSP Wong","US Patent 6,278,102",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4467825556764570865,5,2001
International Electron Devices Meeting 1998,"M Ieong, PM Solomon, SE Laux, HSP Wong, D Chidambarrao","Technical Digest (Cat. No. 98CH36217), 733-736",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9973431992013676177,5,1998
"Fabrication of ultrathin, highly uniform thin-film SOI MOSFETs with low series resistance using pattern-constrained epitaxy","HS Wong, KK Chan, Y Lee, P Roper, Y Taur","IEEE Transactions on Electron Devices 44 (7), 1131-1135",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15117285236832182525,5,1997
Pass-transistor logic and its sub-Vdd voltage-swing behaviours in low-voltage circuit design,"TS Cheung, H Wong, YC Cheng",1995 IEEE TENCON. IEEE Region 10 International Conference on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2524661102660779680,5,1995
Improvement of punchthrough‐induced gate‐oxide breakdown in ,"MQ Huang, PT Lai, ZJ Ma, H Wong, YC Cheng","Applied physics letters 61 (4), 453-455",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4561128216808906143,5,1992
Graphene and two-dimensional materials for silicon technology,"D Akinwande, C Huyghebaert, CH Wang, MI Serna, S Goossens, LJ Li, ...","Nature 573 (7775), 507-518",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15620957938872461895,4,2019
Optoelectronic resistive random access memory for neuromorphic vision sensors,"F Zhou, Z Zhou, J Chen, TH Choy, J Wang, N Zhang, Z Lin, S Yu, J Kang, ...","Nature nanotechnology 14 (8), 776-782",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9935536674088106861,4,2019
Engineering thermal and electrical interface properties of phase change memory with monolayer MoS,"CM Neumann, KL Okabe, E Yalon, RW Grady, HSP Wong, E Pop","Applied Physics Letters 114 (8), 082103",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4113537251375775974,4,2019
TRIG: Hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs,"G Hills, D Bankman, B Moons, L Yang, J Hillard, A Kahng, R Park, ...","Proceedings of the 55th Annual Design Automation Conference, 74",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9172635615084011011,4,2018
Dual-layer dielectric stack for thermally-isolated low-power phase-change memory,"SW Fong, CM Neumann, HSP Wong","2017 IEEE International Memory Workshop (IMW), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8912225354396102286,4,2017
Disturbance characteristics of half-selected cells in a cross-point resistive switching memory array,"Z Chen, H Li, HY Chen, B Chen, R Liu, P Huang, F Zhang, Z Jiang, H Ye, ...","Nanotechnology 27 (21), 215204",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11806897655205049891,4,2016
Electrostatic discharge protection device,"Z Wang, JJ Liou, W Liang, RB Cooper, M Klebanov, H Wong","US Patent 9,318,481",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17654107741563260246,4,2016
Cross-sectional imaging of directed self-assembly block copolymers,"K Okabe, H Yi, M Tung, R Tiberio, J Bekaert, R Gronheid, HSP Wong","Alternative Lithographic Technologies VII 9423, 942318",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2142977696728569157,4,2015
Robust design and experimental demonstrations of carbon nanotube digital circuits,"G Hills, M Shulaker, H Wei, HY Chen, HSP Wong, S Mitra","Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3216620393418765115,4,2014
On the variability of HfOx RRAM: From numerical simulation to compact modeling,"X Guan, S Yu, HSP Wong","Nanotechnology 2012: Electronics, Devices, Fabrication, MEMS, Fluidics and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8618673619048466282,4,2012
Functional electroless gold Ohmic contacts in light emitting diodes,"PY Chen, HC Wong, SF Hu, CY Huang, RS Liu","Applied Physics Letters 99 (6), 063511",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11966392566330296889,4,2011
Colloidal nanoparticles for phase change memory applications,MA Caldwell,Stanford University,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9634583907617214467,4,2011
Metal/III–V effective barrier height tuning using ALD high-κ dipoles,"J Hu, K Saraswat, HSP Wong","69th Device Research Conference, 135-136",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12872692910643061574,4,2011
Spectroscopic evidence for exceptional thermal contribution to electron beam-induced fragmentation,"MA Caldwell, B Haynor, S Aloni, DF Ogletree, HSP Wong, JJ Urban, ...","The Journal of Physical Chemistry C 114 (50), 22064-22068",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18080865062653991880,4,2010
PROC IEEE,HP Wong,"Proc. IEEE 98, 2201",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5387814761728416833,4,2010
Top-gated FETs/inverters with diblock copolymer self-assembled 20 nm contact holes,"LW Chang, TL Lee, CH Wann, CY Chang, HSP Wong","2009 IEEE International Electron Devices Meeting (IEDM), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5990253180998750397,4,2009
Measurement of anisotropy in the thermal conductivity of Ge,"J Lee, JP Reifenberg, Z Li, L Hom, M Asheghi, SB Kim, HSP Wong, ...","2009 10th Annual Non-Volatile Memory Technology Symposium (NVMTS), 52-57",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2440926418860390549,4,2009
Low temperature (≤ 380° C) and high performance Ge CMOS technology with novel source/drain by metal-induced dopants activation and HighFK/Metal gate stack for Monolithic 3D …,"JH Park, M Tada, D Kuzum, P Kapur, HY Yu, HSP Wong, KC Saraswat","2008 IEEE International Electron Devices Meeting, IEDM 2008, 4796702",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8144864522403414526,4,2008
Diblock copolymer directed self-assembly for CMOS device fabrication,"LW Chang, MA Caldwell, HSP Wong","Emerging Lithographic Technologies XII 6921, 69212M",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4850020492022061874,4,2008
‘Synthesis and Characterization of Germanium Chalcogenide Nanoparticles via Single-Source Precursors and Coprecipitation,"M Caldwell, S Raoux, DJ Milliron, HSP Wong","Chem Soc. Meeting, Boston",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13376464525546433689,4,2007
Method for manufacturing device substrate with metal back-gate and structure formed thereby,"KK Chan, L Huang, FR McFeely, PM Solomon, HP Wong","US Patent 7,145,212",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15971290014271867415,4,2006
"Nanoelectronics: nanotubes, nanowires, molecules, and novel concepts",PHS Wong,"Proceedings of 35th European Solid-State Device Research Conference, 2005 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3333924534447001384,4,2005
Future prospects for Si CMOS technology,"DJ Frank, Y Taur, HSP Wong","1999 57th Annual Device Research Conference Digest (Cat. No. 99TH8393), 18-21",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7628598108426003452,4,1999
"Ultra-thin, highly uniform thin film SOI MOSFET with low series resistance using pattern-constrained epitaxy (PACE)","HS Wong, K Chan, Y Lee, P Roper, Y Taur","1996 Symposium on VLSI Technology. Digest of Technical Papers, 94-95",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16517281305162725318,4,1996
Low power CMOS digital circuit design methodologies with reduced voltage swing,"TS Cheung, K Asada, KL Yip, H Wong, YC Cheng",1995 IEEE TENCON. IEEE Region 10 International Conference on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18323385247116456375,4,1995
Signal processing techniques for airborne laser bathymetry,H Wong,,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14187087891881515480,4,1993
Performance evaluation of a high-quality TDI-CCD color scanner,"HSP Wong, WS Kang, FP Giordano, Y Yao","High-Resolution Sensors and Hybrid Systems 1656, 183-194",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10296602019232209970,4,1992
Temperature dependence of low-frequency noise in n-channel MOS transistors,"H Wong, YC Cheng","Applied Surface Science 39 (1-4), 493-499",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14611967872761053008,4,1989
Carbon nanotube and graphene device physics. 2011,"HSP Wong, D Akinwande",Cambridge University Press,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10082440902575118741,4,0
On-Chip Memory Technology Design Space Explorations for Mobile Deep Neural Network Accelerators,"H Li, M Bhargav, PN Whatmough, HSP Wong","2019 56th ACM/IEEE Design Automation Conference (DAC), 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3378879048887810307,3,2019
Spatial Separation of Carrier Spin by the Valley Hall Effect in Monolayer WSe,"E Barré, JAC Incorvia, SH Kim, CJ McClellan, E Pop, HSP Wong, ...","Nano letters 19 (2), 770-774",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2107213166488855356,3,2019
3D Monolithic Stacked 1T1R cells using Monolayer MoS,"CH Wang, C McClellan, Y Shi, X Zheng, V Chen, M Lanza, E Pop, ...","2018 IEEE International Electron Devices Meeting (IEDM), 22.5. 1-22.5. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3385923679942414689,3,2018
Device-architecture co-design for hyperdimensional computing with 3D vertical resistive switching random access memory (3D VRRAM),"H Li, TF Wu, S Mitra, HSP Wong","2017 International Symposium on VLSI Technology, Systems and Application …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10019527820949646654,3,2017
Carbon Nanotubes for Monolithic 3D ICs,"MM Shulaker, H Wei, S Mitra, HSP Wong","Carbon Nanotubes for Interconnects, 315-333",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3274701140622702417,3,2017
A complementary examination of author characteristics of finance journals,"KC Chan, A Wong, H Wong","Managerial Finance 42 (4), 365-375",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8960783167698321109,3,2016
Prolonged remission of recurrent cervical carcinoma following paclitaxel and carboplatin chemotherapy with paclitaxel maintenance chemotherapy,"JP Micha, AF Sassoon, H Wong, BH Goldstein","Anti-cancer drugs 26 (7), 793-796",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17077964021596627282,3,2015
Compact modeling and design optimization of carbon nanotube field-effect transistors for the sub-10-nm technology nodes,"CS Lee, E Pop, HSP Wong","2015 73rd Annual Device Research Conference (DRC), 275-276",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1463830078981162479,3,2015
Capacity optimization of emerging memory systems: A shannon-inspired approach to device characterization,"JH Engel, SB Eryilmaz, SB Kim, M BrightSky, C Lam, HL Lung, ...","2014 IEEE International Electron Devices Meeting, 29.4. 1-29.4. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2986526993792417107,3,2014
Housing for an electronic device,"SL Liu, H Wong, P David, JB Sauber, SD Milano, R Kanda, B Hemenway","US Patent App. 29/449,441",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9645840514410580995,3,2014
Scaling and operation characteristics of HfO,"JF Kang, B Gao, B Chen, P Huang, FF Zhang, XY Liu, HY Chen, Z Jiang, ...","2014 IEEE International Symposium on Circuits and Systems (ISCAS), 417-420",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4685189093551633472,3,2014
Impact of pulse rise time on programming of cross-point RRAM arrays,"R Liu, HY Chen, H Li, P Huang, L Zhao, Z Chen, F Zhang, B Chen, L Liu, ...",Proceedings of Technical Program-2014 International Symposium on VLSI …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11980868737125003925,3,2014
Characterization and Modeling of the Conduction and Switching Mechanisms of HfO,"S Yu, HSP Wong",MRS Online Proceedings Library Archive 1631,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12294271479532156185,3,2014
Risk Ranking for Tunnelling Construction Projects in Malaysia,"FE Ghazali, HC Wong","Journal of Construction Engineering and Project Management 4 (1), 29-36",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11009328922593713230,3,2014
Efficient methods for out-of-order load/store execution for high-performance soft processors,"H Wong, V Betz, J Rose","2013 International Conference on Field-Programmable Technology (FPT), 442-445",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8939100490051037170,3,2013
Implications: Human cognition and communication and the emergence of the cognitive society,"JL Olds, P Rubin, D MacGregor, M Madou, A McLaughlin, A Oliva, ...","Convergence of Knowledge, Technology and Society, 223-253",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2278461312272889486,3,2013
"Resistive switching random access memory—Materials, device, interconnects, and scaling considerations","Y Wu, J Liang, S Yu, X Guan, HSP Wong","2012 IEEE International Integrated Reliability Workshop Final Report, 16-21",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4549951335751824317,3,2012
Design and materials selection for low power laterally actuating nanoelectromechanical relays,"K Yoo, D Lee, R Tiberio, J Conway, HSP Wong, Y Nishi","2012 IEEE International SOI Conference (SOI), 1-2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15241738055464944868,3,2012
"Tuttle Dictionary Martial Arts Korea, China & Japan","D Kogan, SJ Kim",Tuttle Publishing,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9133139959520458567,3,2012
"Memristors: Devices, models, and applications","LO Chua, D Jeltsema, A Doria-Cerezo, PS Georgiou, M Barahona, ...",Proceedings of the IEEE 100 (6),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14137047489670234496,3,2012
Nano-electro-mechanical (NEM) relays and their application to FPGA routing,"C Chen, S Lee, J Provine, S Chong, R Parsa, D Lee, RT Howe, ...","17th Asia and South Pacific Design Automation Conference, 639-639",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3961941194700624112,3,2012
2d analytical model for the study of nem relay device scaling,"X Shen, S Chong, D Lee, R Parsa, RT Howe, HSP Wong",2011 International Conference on Simulation of Semiconductor Processes and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6560132547029019460,3,2011
Low frequency noise in phase change materials,"R Jeyasingh, JA Chroboczek, G Ghibaudo, M Mouis, HSP Wong","2011 21st International Conference on Noise and Fluctuations, 476-479",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2828585012312659674,3,2011
Decoupled thermal resistances of phase change material and their impact on PCM devices,"J Lee, JP Reifenberg, E Bozorg-Grayeli, L Hom, Z Li, SB Kim, M Asheghi, ...",2010 12th IEEE Intersociety Conference on Thermal and Thermomechanical …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8672185682193173554,3,2010
"Carbon Nanotube Synthesis, Device Dabrication, and Circuit Design for Digital Logic Applications",A Lin,Stanford University,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16196537053712991682,3,2010
Device engineering to improve SRAM static noise margin,"J Luo, L Wei, F Boeuf, D Antoniadis, T Skotnicki, HSP Wong","Proc. Int. Conf. Solid State Devices Mater.(SSDM), 701-702",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10810669307598087608,3,2010
Ultra low power sub-100nm laterally actuated nano-electro-mechanical (NEM) switch in an industry standard process flow for logic and memory applications,"MM Hussain, CE Smith, D Elata, K Akarvardar, R Parsa, K Yoo, J Provine, ...",NATO Adv. Res. Wrksh. Adv. Mater. Technol. Micro/Nano Dev. Sens. Actuat,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9937028788079248399,3,2009
1-D and 2-D devices performance comparison including parasitic gate capacitance and screening effect,"L Wei, J Deng, HSP Wong","2007 IEEE International Electron Devices Meeting, 741-744",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14930605332961839052,3,2007
X-ray diffraction studies of the crystallization of phase change nanoparticles produced by self-assembly-based techniques,"S Raoux, Y Zhang, D Milliron, J Cha, M Caldwell, CT Rettner, ...",Proc. Europ. Symp. On Phase Change and Ovonic Science,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4619947688145849100,3,2007
Measurability issues in the radio-frequency characterization of carbon nanotubes,"GF Close, HSP Wong","2006 Sixth IEEE Conference on Nanotechnology 1, 266-269",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14243986201690031623,3,2006
Method of fabricating a connection device,"DJ Frank, KW Guarini, CB Murray, X Wang, HP Wong","US Patent 7,074,707",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4630091902180938676,3,2006
Wafer bonding for high-performance logic applications,"KW Guarini, HSP Wong","Wafer Bonding, 157-191",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13571617543722203065,3,2004
International Electron Device Meeting Tech. Digest,"J Kedzierski, E Nowak, T Kanarsky, Y Zhang, D Boyd, R Carruthers, ...","IEEE, Piscataway NJ, USA, 247-250",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14263777654798927961,3,2002
Preparation of 200 mm silicon substrates with metal ground-plane for double-gate SOI devices,"LJ Huang, K Chan, PM Solomon, E Jones, C D'Emic, WC Lee, ...","2000 IEEE International SOI Conference. Proceedings (Cat. No. 00CH37125), 14-15",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15468974814454969378,3,2000
Deep-depletion-layer impact-ionization-induced gate-oxide breakdown in thin-oxide n-MOSFETs,"MQ Huang, PT Lai, ZJ Ma, H Wong, YC Cheng","Solid-state electronics 36 (8), 1155-1160",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11817300542367589801,3,1993
High energy implantation masking with polyimide,"RH Mutikainen, H Wong, NW Cheung",Nuclear Instruments and Methods in Physics Research Section B: Beam …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12487182244928546504,3,1989
Buried dopant and defect layers for device structures with high-energy ion implantation,"NW Cheung, CL Liang, BK Liew, RH Mutikainen, H Wong",Nuclear Instruments and Methods in Physics Research Section B: Beam …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2963832503203584757,3,1989
TIERED DATA SYSTEMS FOR STATISTICAL QUALITY-CONTROL,"JM Ryan, H Wong","Quality Progress 17 (9), 22-24",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16222276144760824906,3,1984
14.3 A 43pJ/Cycle Non-Volatile Microcontroller with 4.7 μs Shutdown/Wake-up Integrating 2.3-bit/Cell Resistive RAM and Resilience Techniques,"TF Wu, BQ Le, R Radway, A Bartolo, W Hwang, S Jeong, H Li, P Tandon, ...","2019 IEEE International Solid-State Circuits Conference-(ISSCC), 226-228",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6281894349189193609,2,2019
Low-Temperature Side Contact to Carbon Nanotube Transistors: Resistance Distributions Down to 10 nm Contact Length,"G Pitner, G Hills, JP Llinas, KM Persson, R Park, J Bokor, S Mitra, ...","Nano letters 19 (2), 1083-1089",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18412244175676142667,2,2019
Integrating graphene into future generations of interconnect wires,"L Li, HSP Wong","2018 IEEE International Electron Devices Meeting (IEDM), 5.5. 1-5.5. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5388904155354913765,2,2018
Methods For Patterning A Magnetic Sensing Layer,"H Wong, WP Taylor","US Patent App. 15/219,694",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14234979080555015036,2,2018
Photoelectrochemical Water Oxidation by GaAs Nanowire Arrays Protected with Atomic Layer Deposited NiO,"J Zeng, X Xu, V Parameshwaran, J Baker, S Bent, HSP Wong, B Clemens","Journal of Electronic Materials 47 (2), 932-937",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2147696779323299569,2,2018
Optical switching of GeTe phase change material: Application to a frequency agile millimeter-waves patch antenna,"L Huitema, JL Valdes, H Wong, A Crunteanu",IET Digital Library,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1872924790534295158,2,2018
Special session paper 3D nanosystems enable embedded abundant-data computing,"W Hwang, MMS Aly, YH Malviya, M Gao, TF Wu, C Kozyrakis, HSP Wong, ...",2017 International Conference on Hardware/Software Codesign and System …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=840982279777109284,2,2017
AC stress and electronic effects on SET switching of HfO,"JC Liu, B Magyari-Köpe, S Qin, X Zheng, HS Philip Wong, TH Hou","Applied Physics Letters 111 (9), 093502",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7566969545640470610,2,2017
Engineering a large scale indium nanodot array for refractive index sensing,"X Xu, X Hu, X Chen, Y Kang, Z Zhang, K B. Parizi, HSP Wong","ACS applied materials & interfaces 8 (46), 31871-31877",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2791915118520752847,2,2016
Transforming nanodevices to next generation nanosystems,"MM Shulaker, G Hills, HSP Wong, S Mitra",2016 International Conference on Embedded Computer Systems: Architectures …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12807513384390934953,2,2016
graphene plane electrode for low power 3d resistive random access memory,"S Lee, J Sohn, Z Jiang, HY Chen, HSP Wong","ECS Transactions 72 (4), 159-164",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11031199064555540531,2,2016
Design strategy for layout of sub-resolution directed self-assembly assist features (sdrafs),"CM Tung, J Doise, I Karageorgos, J Ryckaert, HS Wong",Proc. EIPBN 2016,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3293530449664928516,2,2016
Memory Devices: In Situ Tuning of Switching Window in a Gate‐Controlled Bilayer Graphene‐Electrode Resistive Memory Device (Adv. Mater. 47/2015),"H Tian, H Zhao, XF Wang, QY Xie, HY Chen, MA Mohammad, C Li, WT Mi, ...","Advanced Materials 27 (47), 7766-7766",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12185704637011372365,2,2015
Sub-5 nm gap formation for low power NEM switches,"J Cao, L Li, K Kato, TJK Liu, HSP Wong","2015 Fourth Berkeley Symposium on Energy Efficient Electronic Systems (E3S), 1-3",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8462590713678038065,2,2015
Time-based sensor interface circuits in carbon nanotube technology,"G Gielen, J Van Rethy, MM Shulaker, G Hills, HSP Wong, S Mitra","2015 IEEE International Symposium on Circuits and Systems (ISCAS), 2924-2927",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3786560568826076748,2,2015
Study of DSA interaction range using Gaussian convolution,"H Yi, J Bekaert, R Gronheid, G Fenger, K Nafus, HSP Wong","Alternative Lithographic Technologies VII 9423, 94232A",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14875845722173621506,2,2015
Phase Change Memory,"R Jeyasingh, EC Ahn, SB Eryilmaz, S Fong","An Chen, 78",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8294037951987902162,2,2015
Advancements with carbon nanotube digital systems,"M Shulaker, G Hills, H Wei, HY Chen, N Patil, HSP Wong, S Mitra","IEEE International Interconnect Technology Conference, 319-322",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4282119278622116242,2,2014
GaAs buffer layer technique for vertical nanowire growth on Si substrate,"X Xu, Y Li, KB Parizi, Y Huo, Y Kang, HS Philip Wong","Applied Physics Letters 104 (8), 083113",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16979295319170064848,2,2014
NEM relays using 2-dimensional nanomaterials for low energy contacts,"S Lee, A Tang, JP McVittie, HSP Wong","2013 Third Berkeley Symposium on Energy Efficient Electronic Systems (E3S), 1-2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17629189918283470268,2,2013
Field-enhanced programmable resistance memory cell,"GI Meijer, CH Lam, HSP Wong","US Patent 8,377,789",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15818198462967627335,2,2013
Contact Properties of Titanium Nitride Sidewall Coating for Nanoelectromechanical Electronics,"M Shavezipur, KL Harrison, WS Lee, B Espinosa, J Provine, S Mitra, ...","Nano Science and Technology Institute 1 (1), 128-131",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5379161313355526635,2,2013
Graphene interconnect lifetime under high current stress,"X Chen, DH Seo, S Seo, H Chung, HSP Wong","2012 Symposium on VLSI Technology (VLSIT), 121-122",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6275241703449941011,2,2012
Scaling behavior of pcm cells in off-state conduction,"J Chen, RGD Jeyasingh, B Gao, Y Lu, YX Deng, XY Liu, JF Kang, ...","Proceedings of Technical Program of 2012 VLSI Technology, System and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6255362237013954939,2,2012
Single-Tube Characterization Methodology for Experimental and Analytical Evaluation of Carbon Nanotube Synthesis,"HY Chen, A Lin, LS Liyanage, C Beasley, N Patil, H Wei, S Mitra, ...","Japanese Journal of Applied Physics 51 (4S), 04DB02",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3108394750795078529,2,2012
Advances in non-volatile memory technology,"T Kawahara, K Ito, R Takemura, H Ohno","Microelectron. Reliab 52, 613-627",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17970781486030821815,2,2012
Self-aligned nanotube field effect transistor,"J Appenzeller, P Avouris, KK Chan, PG Collins, R Martel, HSP Wong","US Patent 7,897,960",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12791360866899430557,2,2011
Four-mask process based on spacer technology for scaled-down lateral NEM electrostatic actuators,"D Lee, WS Lee, S Mitra, RT Howe, HSP Wong","2010 International Conference on Optical MEMS and Nanophotonics, 35-36",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=323365502261993966,2,2010
Detachable nano-carbon chip with ultra low power,"S Fujita, S Yasuda, DS Lee, X Chen, D Akinwande, HSP Wong","Proceedings of the 47th Design Automation Conference, 631-632",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11578399954001893202,2,2010
An analytical model for intrinsic carbon nanotube FETs,"L Wei, DJ Frank, L Chang, HSP Wong","ESSDERC 2008-38th European Solid-State Device Research Conference, 222-225",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14847098070125484778,2,2008
Fault-Tolerant Circuit for Carbon Nanotube Transistors with Si-CMOS Hybrid Circuitry,"S Yasuda, D Akinwande, GF Close, HSP Wong, BC Paul, S Fujita","2008 8th IEEE Conference on Nanotechnology, 684-687",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9703495668806844247,2,2008
Connection device with actuating element for changing a conductive state of a via,"DJ Frank, KW Guarini, CB Murray, X Wang, HP Wong","US Patent 7,342,301",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9926047330649902156,2,2008
Nanostructured materials for interconnects,"GF Close, H Wong","Advanced Metallization Conference 2006(AMC 2006), 3-16",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4071716542729737185,2,2007
Nanoelectronics–Opportunities and challenges,HSP WONG,"Frontiers In Electronics: (With CD-ROM), 83-94",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16787705909533129998,2,2006
Recent progress in devices and materials for CMOS technology,"HSP Wong, B Doris, E Gusev, M Ieong, EC Jones, J Kedzierski, Z Ren, ...","2003 International Symposium on VLSI Technology, Systems and Applications …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11271397225937247131,2,2003
Dual EPI active pixel cell design and method of making the same,"TB Hook, HSP Wong","US Patent 6,333,204",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15837054013584542108,2,2001
Void formation in titanium desilicide/p+ silicon interface: impact on junction leakage and silicide sheet resistance,"KL Pey, R Sundaresan, H Wong, SY Siah, CH Tung","Materials Science and Engineering: B 74 (1-3), 289-295",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14291538689211272776,2,2000
Overview of CMOS Image Sensors,HSP Wong,Society of Photo-Optical Instrumentation Engineers,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13300884915314854446,2,1999
Color Calibration of the TDI Pro Scanner,"GW Braudaway, HSP Wong",IBM Thomas J. Watson Research Division,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17099425507919077390,2,1993
Signal distribution methods for active phased arrays,"H Wong, SS Chang, TQ Ho","Antennas and Propagation Society Symposium 1991 Digest, 142-145",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4439868690153018838,2,1991
Design Considerations for a High Quality Camera Type Color Scanner,"Thomas J. Watson IBM Research Center. Research Division, YL Yao, ...",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10659645205716159695,2,1991
A Rapid Prototyping and Implementation Method for Systolic Array Digital Signal Processors,"N Bergmann, H Wong, P Sutton","Microelectronics Conference 1991: Enabling Technology; Preprints of Papers, 91",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6609666807570374029,2,1991
The Physics and Technology of the Ion Sensitive Field Effect Transistor,HSP Wong,,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11117615328434356369,2,1988
"2010 International Symposium on VLSI Technology, Systems, and Applications (VLSI-TSA)","C Xu, P Batude, M Vinet, M Mouis, M Casse, B Sklénard, B Colombeau, ...",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=520979017563699331,2,0
"Next-Generation Ultrahigh-Density 3-D Vertical Resistive Switching Memory (VRSM)—Part II: Design Guidelines for Device, Array, and Architecture","Z Jiang, S Qin, H Li, S Fujii, D Lee, S Wong, HSP Wong","IEEE Transactions on Electron Devices 66 (12), 5147-5154",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16085766167306372083,1,2019
Next-generation ultrahigh-density 3-D vertical resistive switching memory (VRSM)—Part I: Accurate and computationally efficient modeling,"S Qin, Z Jiang, H Li, S Fujii, D Lee, SS Wong, HSP Wong","IEEE Transactions on Electron Devices 66 (12), 5139-5146",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3452366004195411883,1,2019
First demonstration of 40-nm channel length top-gate WS,"CC Cheng, YY Chung, UY Li, CT Lin, CF Li, JH Chen, TY Lai, KS Li, ...","2019 Symposium on VLSI Technology, T244-T245",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2814627410167145075,1,2019
Intrinsic limits of leakage current in self-heating-triggered threshold switches,"Z Wang, S Kumar, RS Williams, Y Nishi, HSP Wong","Applied Physics Letters 114 (18), 183501",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14942131913786623792,1,2019
 Grown Graphene Enabled Copper Interconnects With Improved Electromigration Reliability,"L Li, Z Zhu, A Yoon, HSP Wong","IEEE Electron Device Letters 40 (5), 815-817",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6156914999539784397,1,2019
Error-Resilient Analog Image Storage and Compression with Analog-Valued RRAM Arrays: An Adaptive Joint Source-Channel Coding Approach,"X Zheng, R Zarcone, D Paiton, J Sohn, W Wan, B Olshausen, HSP Wong","2018 IEEE International Electron Devices Meeting (IEDM), 3.5. 1-3.5. 4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5965134467331310698,1,2018
Hyperdimensional Computing Nanosystem,"A Rahimi, TF Wu, H Li, JM Rabaey, HSP Wong, MM Shulaker, S Mitra",arXiv preprint arXiv:1811.09557,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1495194336551405037,1,2018
The End of the Road for 2D Scaling of Silicon CMOS and the Future of Device Technology,HSP Wong,"2018 76th Device Research Conference (DRC), 1-2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5328921007635214572,1,2018
Novel in-memory matrix-matrix multiplication with resistive cross-point arrays,"Y Liao, H Wu, W Wan, W Zhang, B Gao, HSP Wong, H Qian","2018 IEEE Symposium on VLSI Technology, 31-32",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13200691530002084357,1,2018
"Coming up N3XT, after 2D scaling of Si CMOS","W Hwang, W Wan, S Mitra, HSP Wong","2018 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10027667262201382930,1,2018
Internalization of subcellular-scale microfabricated chips by healthy and cancer cells,"KB Parizi, D Akin, HSP Wong","PloS one 13 (3), e0194712",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10029189578491042495,1,2018
Packaging for an electronic device,"SL Liu, H Wong, PA David, JB Sauber, SD Milano, R Kanda, ...","US Patent 9,865,807",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8294932364637175122,1,2018
Near-room temperature electrical control of spin and valley Hall effect in monolayer WSe,"JA Incorvia, E Barre, SH Kim, C McClellan, E Pop, HSP Wong, T Heinz",2017 Fifth Berkeley Symposium on Energy Efficient Electronic Systems & Steep …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14768844308350717019,1,2017
In-situ Observation of Cu Filaments Evolution in SiO,"Z Zhang, F Yuan, C Liu, F Zhou, HM Yau, W Lu, XY Qiu, HSP Wong, ...","Microscopy and Microanalysis 23 (S1), 1622-1623",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10132777059127910393,1,2017
Ultrafast Accelerated Retention Test Methodology for RRAM Using Micro Thermal Stage,"Z Wang, Z Jiang, X Zheng, S Fong, HY Chen, HSP Wong, Y Nishi","IEEE Electron Device Letters 38 (7), 863-866",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4004795419017448295,1,2017
Statistical study of RRAM MLC SET variability induced by filament morphology,"CW Hsu, X Zheng, Y Wu, TH Hou, HSP Wong","2017 IEEE International Reliability Physics Symposium (IRPS), 5A-3.1-5A-3.5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15755467312475471390,1,2017
Density driven placement of sub-DSA resolution assistant features (SDRAFs),"D Guo, M Tung, I Karageorgos, HSP Wong, MDF Wong",Design-Process-Technology Co-optimization for Manufacturability XI 10148 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8354268003764297619,1,2017
Opportunities for analog coding in emerging memory systems,"JH Engel, SB Eryilmaz, SB Kim, M BrightSky, C Lam, HL Lung, ...",arXiv preprint arXiv:1701.06063,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9490696921599793284,1,2017
Synaptic Devices Based on Phase-Change Memory,"Y Shi, S Fong, HSP Wong, D Kuzum","Neuro-inspired Computing Using Resistive Synaptic Devices, 19-51",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12490033818635191006,1,2017
Crosstalk between CX3CL1 and the Cytoskeleton during Vascular Inflammation,H Wong,,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3909751206257392947,1,2016
Erratum: Toll-like receptor ligands sensitize B-cell receptor signalling by reducing actin-dependent spatial confinement of the receptor,"SA Freeman, V Jaumouillé, K Choi, BE Hsu, HS Wong, L Abraham, ...","Nature communications 6, 7015",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5074259495405194912,1,2015
Directed self-assembly guiding template design for contact hole patterning,"H Yi, HSP Wong","Directed Self-assembly of Block Co-polymers for Nano-manufacturing, 257-280",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2524422021125032602,1,2015
Steady-state thermal conductivity measurement of dielectric stacks for phase-change memory power reduction,"SW Fong, GA Gibson, L Chen, A Sood, M Asheghi, N Kumari, HSP Wong",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4813156100018663433,1,2015
A holistic dataflow-inspired system design,"S Zuckerman, H Wei, GR Gao, H Wong, JL Gaudiot, A Louri",2014 Fourth Workshop on Data-Flow Execution Models for Extreme Scale …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6366968887159921874,1,2014
Energy expenditure prediction algorithm based on correlation analysis of exercise indexes,"KH Kang, YT Kim","2014 International Conference on Information Science & Applications (ICISA), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2084887770194409511,1,2014
"Dual-beam, six-terminal nanoelectromechanical relays","KL Harrison, WS Lee, K Shavezipur, J Provine, S Mitra, HSP Wong, ...",2013 Transducers & Eurosensors XXVII: The 17th International Conference on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10474859367207301053,1,2013
Compact models of emerging devices,"CS Lee, S Yu, X Guan, J Luo, L Wei, HSP Wong",2013 IEEE International Conference of Electron Devices and Solid-state …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11016078718134270142,1,2013
Novel graphene-based devices,"H Tian, Y Yang, D Xie, HY Chen, HSP Wong, TL Ren",2013 IEEE International Conference of Electron Devices and Solid-state …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7417358443464881593,1,2013
Large volume cervical varix bleeding in a gravid patient,"JV Brown III, MD Mills, H Wong, BH Goldstein","Gynecologic oncology case reports 4, 20",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14941403864331134391,1,2013
Realities of social service purchasing in China: a political transaction cost perspective,"KM Chan, YK Yuen, H Wong",Presentation at the Workshop on “Enhancing Government–Civil Society …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1867874798776830131,1,2013
Interconnect scaling into the sub-10nm regime,"X Chen, J Liang, HSP Wong",Proceedings of the International Workshop on System Level Interconnect …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17770564977267255991,1,2012
CVD hafnium diboride as a contact material for nanoelectromechanical switches,"WS Lee, AN Cloud, J Provine, N Tayebi, R Parsa, S Mitra, HSP Wong, ...","2012 Solid-State Sensors, Actuators and Microsystems Workshop, Hilton Head …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4439900608862217123,1,2012
Spinal epidural metastasis in an endometrial carcinoma patient,"JV Brown III, JM Stallman, H Wong, CM Duma, BH Goldstein","Gynecologic oncology case reports 2 (1), 20",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16520394226803005486,1,2012
Emerging memory devices,HSP Wong,"2011 International Semiconductor Device Research Symposium (ISDRS), 1-1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13710551833870193399,1,2011
"Multi-spacer technique for low-voltage, high-aspect-ratio lateral electrostatic actuators","D Lee, S Mitra, RT Howe, HSP Wong","2011 16th International Solid-State Sensors, Actuators and Microsystems …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10182104787111776785,1,2011
Direct measurement of trap spacing in phase change memory cells using ATE devices,"RGD Jeyasingh, D Kuzum, HSP Wong","2011 3rd IEEE International Memory Workshop (IMW), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14479670428710463715,1,2011
Carbon-Based Nanomaterial for Nanoelectronics,"X Chen, A Lin, L Wei, N Patil, H Wei, HY Chen, S Mitra, HSP Wong","ECS Transactions 35 (3), 259-269",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15131440257099652047,1,2011
Carbon electronics—From material synthesis to circuit demonstration,"HY Chen, N Patil, A Lin, L Wei, C Beasley, J Zhang, X Chen, H Wei, ...","Proceedings of 2011 International Symposium on VLSI Technology, Systems and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12693850641982034823,1,2011
Carbon Nanotube Electronics,A Hazeghi,Stanford University,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4125194616057872912,1,2011
A fully anlytical model for carbon nanotube FETs including quantum capacitances and electrostatics,"L Wei, DJ Frank, L Chang, HSP Wong","Boston, MA: Academic Press",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15719201954675734139,1,2011
Device and circuit interactive design and optimization beyond the conventional scaling era,"S Oh, L Wei, S Chong, J Luo, HSP Wong","2010 International Electron Devices Meeting, 17.3. 1-17.3. 1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7147221675235404343,1,2010
Method of making integrated circuit (IC) including at least one storage cell,"DV Horak, CH Lam, HSP Wong","US Patent 7,795,068",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14536581746690688084,1,2010
Modeling and analysis of III–V logic FETs for devices and circuits: Sub-22nm technology III–V SRAM cell design,"S Oh, J Park, SS Wong, HSP Wong","2010 11th International Symposium on Quality Electronic Design (ISQED), 342-346",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12582263015935825950,1,2010
Experimental Demonstration and Characterization of on-chip high speed graphene interconnects,"X Chen, D Akinwande, KJ Lee, G Close, S Yasuda, B Paul, S Fujita, ...",APS Meeting Abstracts,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4719417927221947180,1,2010
Modeling of III-V Nanoscale Field-effect Transistors for Logic Circuits,S Oh,Stanford University,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14377756432601691355,1,2010
Scalability and reliability of phase change memory,SB Kim,Stanford University,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7416209443328038759,1,2010
In-plane thermal conduction and conductivity anisotropy in Ge2Sb2Te5 films for phase change memory,"Z Li, J Lee, JP Reifenberg, M Asheghi, HSP Wong, KE Goodson","ASME 2010 International Mechanical Engineering Congress and Exposition, 651-658",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4234297883625520398,1,2010
Design and Characterization of Submicron CCDs in CMOS,"K Fife, A El Gamal, HSP Wong",International Image Sensor Workshop,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2893587133146062628,1,2009
Coherent-incoherent transition in a Cooper-pair-box coupled to a quantum oscillator: an equilibrium approach,"YH Huang, H Wong, ZD Chen",arXiv preprint arXiv:0807.3475,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15839859147245148145,1,2008
Analytical Degenerate Carrier Density and Quantum Capacitance for Semiconducting Carbon Nanotubes,"D Akinwande, J Liang, HSP Wong","2008 Device Research Conference, 117-118",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2889108343910613963,1,2008
Sub-ns Delay Through Multi-Wall Carbon Nanotube Local Interconnects in a CMOS Integrated Circuit,"GF Close, S Yasuda, B Paul, S Fujita, HSP Wong","2008 International Interconnect Technology Conference, 234-236",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11022704166118192570,1,2008
Analytical Modeling of the Suspended-Gate FET and Design Insights for Digital Logic,"K Akarvardar, C Eggimann, D Tsamados, Y Chauhan, GC Wan, ...","2007 65th Annual Device Research Conference, 103-104",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2700756985458880310,1,2007
Device footprint scaling for ultra thin body fully depleted SOI,"J Deng, K Kim, CT Chuang, HSP Wong","8th International Symposium on Quality Electronic Design (ISQED'07), 145-152",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13062937733927480915,1,2007
Schottky-barrier cnfet,"A Hazeghi, T Krishnamohan, HSP Wong",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16178701850263110404,1,2007
Variational Approach to the Spin-boson Model With a Sub-Ohmic Bath,"H Wong, ZD Chen",arXiv preprint cond-mat/0609201,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16771343803245283212,1,2006
The Cost of Flexible Sigmoidoscopy in an Outpatient Clinic: An Activity-Based Costing Study,"J Sambrook, W Chui, H Wong, A Levy, R Enns, L Chang, L Lo","Gastrointestinal Endoscopy 63 (5), AB155",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5893933267040672789,1,2006
Nanoscale science and technology-a device and engineering perspective,HSP Wong,2003 IEEE Conference on Electron Devices and Solid-State Circuits (IEEE Cat …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17914459422414370386,1,2003
Tray mask plate for laser-trimming apparatus,"TWH Boon, SCS Min, RLH Boon, KH Chuan","US Patent 6,455,805",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3276532685282307753,1,2002
Modeling the impact of body-to-body leakage in partially-depleted SOI CMOS technology,"MK Ieong, R Young, H Park, WRI Yang, S Fung, F Assaderaghi, ...","Simulation of Semiconductor Processes and Devices 2001, 230-233",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17722206270272565161,1,2001
The Neisseria meningitidis fbpABC locus is transcribed as an operon.,"H Khun, V Deved, H Wong, BC Lee","CLINICAL INFECTIOUS DISEASES 31 (1), 235-235",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10508158793224207918,1,2000
Thermal Studies on Stress-Induced Void-Like Defects in Epitaxial-CoSi,"CS Ho, KL Pey, CH Tung, KC Tee, K Prasad, D Saigal, JJL Tan, H Wong, ...",MRS Online Proceedings Library Archive 564,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11349474185564266232,1,1999
ANALYSIS OF 100 DEAD CASES OF CARDIAC CARCINOMA BY METASTASIS AFTER RESECTION,"H WONG, W YANG, J YANG, Y CHEN, Y YANG, X YANG","Journal of Shantou University Medical College, S1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3305803686052023938,1,1997
Reconstruction and enhancement of sea-bed topography by using 2-D signal processing,"H Wong, A Antoniou","Proceedings of OCEANS'93, II375-II380 vol. 2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7652085526918703078,1,1993
HTLV-I antibody study in normal individuals and unselected hospital patients in Malaysia.,"SF Yap, SC Peh, L Chan, HC Wong, VJ How, LM Looi","The Southeast Asian journal of tropical medicine and public health 23 (1), 26-29",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6292168169530668359,1,1992
Signal distribution techniques for active phased-array antennas,"H Wong, SS Chang, TQ Ho","Microwave Journal 34 (6), 147-153",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13321123256604855432,1,1991
Plasma Immersion Ion Implantation and,"XY Qian, D Carl, MA Lieberman, IG Brown, KM Yu, H Wong, NW Cheung",University of California at Berkeley,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16829742135924834501,1,1990
Operation of GaAs MESFETs at cryogenic temperatures,"CL Liang, H Wong, NW Cheung","Proceedings of the Workshop on Low Temperature Semiconductor Electronics,, 24-27",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14762928880724126537,1,1989
Silicon Devices at the “End of Scaling”–Opportunities and Challenges,HSP Wong,EE,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5216930387974718707,1,0
Monolithic 3-D Integration,"MD Bishop, HSP Wong, S Mitra, MM Shulaker","IEEE Micro 39 (6), 16-27",,0,2019
Demonstration of 40-nm Channel Length Top-Gate p-MOSFET of WS,"YY Chung, KC Lu, CC Cheng, MY Li, CT Lin, CF Li, JH Chen, TY Lai, ...","IEEE Transactions on Electron Devices 66 (12), 5381-5386",,0,2019
Systems and Methods for Integrated Shielding in a Current Sensor,"SD Milano, B Cadugan, MC Doogue, A Latham, WP Taylor, H Wong, ...","US Patent App. 16/421,982",,0,2019
Gate Quantum Capacitance Effects in Nanoscale Transistors,"SB Desai, HM Fahad, T Lundberg, G Pitner, H Kim, D Chrzan, HSP Wong, ...","Nano letters 19 (10), 7130-7137",,0,2019
Neuro-inspired computing with emerging memories: where device physics meets learning algorithms,"H Li, P Raina, HSP Wong","Spintronics XII 11090, 110903L",,0,2019
Localized Triggering of the Insulator-Metal Transition in VO,"SM Bohaichuk, M Muñoz Rojo, G Pitner, CJ McClellan, F Lian, J Li, ...","ACS nano 13 (10), 11070-11077",,0,2019
Systems and methods for integrated shielding in a current sensor,"SD Milano, B Cadugan, MC Doogue, A Latham, WP Taylor, H Wong, ...","US Patent 10,352,969",,0,2019
Case Study: Ethical Considerations of an Accounting Professional,"V Avdeev, S Nassiripour, H Wong","Journal of Leadership, Accountability and Ethics 16 (2)",,0,2019
Understanding the switching mechanism of interfacial phase change memory,"KL Okabe, A Sood, E Yalon, CM Neumann, M Asheghi, E Pop, ...","Journal of Applied Physics 125 (18), 184501",,0,2019
The Benefits of Investing in Low-Profit Limited Liability Companies by Not-for-profit Organization,"V Avdeev, H Wong","Trento Student Law Review 1 (1), 105-117",,0,2019
Fast Spiking of a Mott VO2-Carbon Nanotube Composite Device,"SM Bohaichuk, S Kumar, G Pitner, CJ McClellan, J Jeong, MG Samant, ...",arXiv preprint arXiv:1903.06234,,0,2019
Scanning microwave imaging of optically patterned Ge,"SR Johnston, E Ng, SW Fong, WY Mok, J Park, P Zalden, A Sakdinawat, ...","Applied Physics Letters 114 (9), 093106",,0,2019
Signal isolator having interposer,"S Chetlur, H Wong, M Klebanov, WP Taylor, MC Doogue","US Patent App. 15/689,185",,0,2019
A Physics-Based Compact Model for CBRAM Retention Behaviors Based on Atom Transport Dynamics and Percolation Theory,"Y Zhao, P Huang, Z Zhou, C Liu, S Qin, L Liu, X Liu, HSP Wong, J Kang","IEEE Electron Device Letters 40 (4), 647-650",,0,2019
"Struggling back to the self, even with one more step: Perspective shifting, emotion sharing, and borderline personality disorder","HC Ng, HWS Wong, CNL Lam, YLY Chui, SBB Lam, SYS Chang, ...","PSYCHOTHERAPY AND PSYCHOSOMATICS 88, 95-95",,0,2019
"NONSILICON, NON-VON NEUMANN COMPUTING—PART I","MMS Aly, TF Wu, A Bartolo, YH Malviya, W Hwang, G Hills, I Markov, ...",Proceedings of the IEEE 107 (1),,0,2019
Analysis of the Spatial Separation of Carrier Spin by the Valley Hall Effect in Monolayer WSe2 Transistors,"E Barré, JA Incorvia, SH Kim, C McClellan, E Pop, HS Wong, T Heinz",APS Meeting Abstracts,,0,2019
Beyond-Silicon Devices: Considerations for Circuits and Architectures,"G Hills, HSP Wong, S Mitra","Beyond-CMOS Technologies for Next Generation Computer Design, 1-19",,0,2019
Hall effect sensing element,"WP Taylor, H Wong","US Patent App. 15/815,095",,0,2018
First Principles Study of Memory Selectors using Heterojunctions of 2D Layered Materials,"L Li, B Magyari-Köpe, CH Wang, S Deshmukh, Z Jiang, H Li, Y Yang, H Li, ...","2018 IEEE International Electron Devices Meeting (IEDM), 24.3. 1-24.3. 4",,0,2018
Statistical nature of hard breakdown recovery in high-κ dielectric stacks studied using ramped voltage stress,"X Feng, N Raghavan, S Mei, S Dong, KL Pey, H Wong","Microelectronics Reliability 88, 164-168",,0,2018
Conference Chairman,"F Rao, HSP Wong, K Okabe, M Boniardi, A Sebastian","Museo 23, 25",,0,2018
Low Power Nanoscale Switching of VO,"S Bohaichuk, MM Rojo, G Pitner, C McClellan, F Lian, J Li, J Jeong, ...","2018 76th Device Research Conference (DRC), 1-2",,0,2018
Energy-Efficient Phase Change Memory Programming by Nanosecond Pulses,"E Yalon, K Okabe, CM Neumann, HSP Wong, E Pop","2018 76th Device Research Conference (DRC), 1-2",,0,2018
Metal oxide-resistive memory using two-dimensional edge electrodes,"S Lee, J Sohn, HSP Wong","US Patent App. 15/710,117",,0,2018
A271 THE HELICOBACTER PYLORI VACA TOXIN IMPAIRS LYSOSOMAL CALCIUM CHANNEL TRPML1 ACTIVITY TO PROMOTE COLONIZATION,"M Capurro, L Greenfield, H Wong, L Robinson, N Jones","Journal of the Canadian Association of Gastroenterology 1 (suppl_2), 391-391",,0,2018
Passive and wireless pressure sensor,"CK Tee, LY Chen, Z Bao, D Lipomi, MV McConnell, HSP Wong","US Patent 9,848,775",,0,2017
Rapid Prototyping Tape Stencils for the Application of Solder Paste,"MX Yang, K Dowling, D Senesky, HSP Wong","International Symposium on Microelectronics 2017 (1), 000652-000658",,0,2017
"Multiple carbon nanotube transfer and its applications for making high-performance carbon nanotube field-effect transistor (CNFET), transparent electrodes, and three …","S Mitra, NP Patil, CC Wan, HSP Wong","US Patent 9,748,421",,0,2017
Sub-15 nm nanowires enabled by cryo pulsed self-aligned nanotrench ablation on carbon nanotubes,"S Deshmukh, F Lian, E Yalon, G Pitner, HSP Wong, E Pop","2017 IEEE 17th International Conference on Nanotechnology (IEEE-NANO), 489-490",,0,2017
In quest of the next information processing substrate,"S Datta, A Seabaugh, M Niemier, A Raychowdhury, D Schlom, D Jena, ...","2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6",,0,2017
A systems approach to computing in beyond CMOS fabrics,"A Patil, N Shanbhag, L Varshney, E Pop, HSP Wong, S Mitra, J Rabaey, ...","2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC), 1-2",,0,2017
Graphene-inserted phase change memory device and method of fabricating the same,"Y Kim, C Ahn, A Sood, E Pop, HSP Wong, KE Goodson, S Fong, S Lee, ...","US Patent 9,583,702",,0,2017
A simple technique to design microfluidic devices for system integration,"MX Yang, B Wang, X Hu, HSP Wong","Analytical Methods 9 (45), 6349-6356",,0,2017
Training and Inference in Hopfield Network Using 10× 10 Phase Change Synaptic Array,"SB Eryilmaz, HSP Wong","Neuro-inspired Computing Using Resistive Synaptic Devices, 99-111",,0,2017
Peripheral Blood CD4/CD8 Ratio Is More Predictive of Progression-Free Survival Than TNM Stage in Nasopharyngeal Cancer Treated With Intensity Modulated Radiation Therapy,"H Wong, J Yi, XD Huang, JW Luo, K Wang, Y Zhang, Y Qu, RY Wu, ...","International Journal of Radiation Oncology• Biology• Physics 96 (2), E328",,0,2016
Memory—The N3XT frontier,HSP Wong,2016 IEEE International Conference on Electron Devices and Solid-State …,,0,2016
Threshold Switching in Phase-Change Materials by Picosecond Electric Fields,"M Shu, P Zalden, F Chen, Y Zhu, H Wen, S Johnston, ZX Shen, ...","International Conference on Ultrafast Phenomena, UW2A. 5",,0,2016
148 Helicobacter pylori Vacuolating Cytotoxin (VacA) Impairs Mucolipin Transient Receptor Potential Channel 1 (TRPML1) Activity to Promote an Intracellular Niche and Bacterial …,"M Capurro, L Greenfield, H Wong, L Robinson, N Jones","Gastroenterology 150 (4), S37",,0,2016
Templated DSA vias in sub-7 nm circuits: Design strategy and DSA-aware via decomposition,"I Karageorgos, J Ryckaert, R Gronheid, MC Tung, HS Wong, ...",Proc. DSA2016,,0,2016
Density-Balancing Mask Assignment for Via Patterning with Directed Self-Assembly,"C Tung, D Guo, I Karageorgos, DF Wong, HS Wong",Proc. DSA2016,,0,2016
Design Method for the Integration of DSA Via Patterning in sub-7 nm Circuits,"I Karageorgos, MC Tung, HSP Wong, E Karageorgos, R Gronheid, ...",Proc. INC12,,0,2016
Nanoscale Electronic Synapses for Brain-Inspired Computing,HSP Wong,,,0,2015
Anti-ageing clinical efficacy of stabilized retinol is associated with the stimulation of hyaluronic acid production,"R Parsa, H Wong, Y Hu, S Kaur, M Randhawa, M Southall","JOURNAL OF INVESTIGATIVE DERMATOLOGY 135, S85-S85",,0,2015
Large-Area Assembly of Densely Aligned Single-Walled Carbon Nanotubes Using Solution Shearing and Their Application to Field-Effect Transistors,"P Steve, P Gregory, G Giri, JH Koo, J Park, K Kim, H Wang, R Sinclair, ...",WILEY-V CH VERLAG GMBH,,0,2015
Virtual-Source Carbon Nanotube Field-Effect Transistors Model,"CS Lee, HSP Wong",,,0,2015
Improving the efficiency of multi-channel voice recognition system,АА Штепа,"Technology audit and production reserves 5 (2 (25)), 26-31",,0,2015
Hydrogen Storage Technology: Materials and Applications,"HSP Wong, D Akinwande",MRS BULLETIN 39,,0,2014
Characterization of phase-change layer thermal properties using a micro-thermal stage,"SW Fong, R Jeyasingh, M Asheghi, KE Goodson, HSP Wong",Fourteenth Intersociety Conference on Thermal and Thermomechanical Phenomena …,,0,2014
"6th International Memory Workshop May 18th–21th 2014 Regent Taipei Hotel, Taiwan","T Wen-Ting Chu, TF Yoshiaki, D Deleruyelle, D Bernard, F CEA-Spintec, ...",,,0,2014
N-type doping of carbon nanotube transistors using yttrium oxide (Y,"LS Liyanage, G Pitner, X Xu, HSP Wong",Proceedings of Technical Program-2014 International Symposium on VLSI …,,0,2014
Integrated capacitance bridge for high-resolution wide-temperature-range capacitance measurement,"A Hazeghi, JA Sulpizio, DJK Goldhaber, HSP Wong","US Patent 8,704,537",,0,2014
Carbon Nanotube Computer: Transforming Scientific Discoveries into Working Systems,"M Shulaker, G Hills, N Patil, H Wei, HY Chen, HSP Wong, S Mitra","Meeting Abstracts, 1188-1188",,0,2014
A retrospective analysis of auditing research (1975-2009),"K C. Chan, K C. Chan, H Wong","International Journal of Accounting and Information Management 22 (1), 33-48",,0,2014
Phase Change Memory–The Interplay Between Thermal and Electrical Effects,"RGD Jeyasingh, SW Fong, J Lee, E Bozorg-Grayeli, C Ahn, M Asheghi, ...","Meeting Abstracts, 2022-2022",,0,2013
Technology projections of III–V devices down to 11 nm: importance of electrostatics and series resistance,"S Oh, HSP Wong","Electronics Letters 49 (13), 832-833",,0,2013
"5th International Memory Workshop May 26th–29th 2013 Hyatt Regency Hotel, Monterey, CA","H Aochi, D Bernard, F CEA-Spintec, D Pei-Ying, K Hong, I Asano, ...",,,0,2013
Carbon 1D/2D Nanoelectronics: Advances in Synthesis and Integration,"JM Parker, X Chen, L Liyanage, A Tang, HSP Wong","ECS Transactions 53 (1), 27-38",,0,2013
Reliability of graphene interconnects and n-type doping of carbon nanotube transistors,"LS Liyanage, X Chen, H Wei, HY Chen, S Mitra, HSP Wong","2013 IEEE International Reliability Physics Symposium (IRPS), 6A. 2.1-6A. 2.6",,0,2013
Dilute phosphide nitride materials as photocathodes for electrochemical solar energy conversion,"V Parameshwaran, X Xu, Y Kang, J Harris, HSP Wong, B Clemens","Physics, Simulation, and Photonic Engineering of Photovoltaic Devices II …",,0,2013
Electrical properties of CuPc-based OTFTs with atomic layer deposited HfAlO gate dielectric,"WM Tang, U Aboudi, J Provine, RT Howe, HSP Wong",2012 IEEE International Conference on Electron Devices and Solid State …,,0,2012
"Oral 14: Organic Devices and Sensors December 5, Wednesday (10: 30-12: 00)","C Viphavakit, J Dutta, S Boonruang, WM Tang, U Aboudi, J Provine, ...",,,0,2012
Impact of III–V and Ge Devices on Circuit Performance,"J Park, S Oh, SY Kim, HSP Wong, SS Wong",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (7 …,,0,2012
"Template Patterning: Flexible Control of Block Copolymer Directed Self‐Assembly using Small, Topographical Templates: Potential Lithography Solution for Integrated Circuit …","H Yi, XY Bao, J Zhang, C Bencher, LW Chang, X Chen, R Tiberio, ...","Advanced Materials 24 (23), 3082-3082",,0,2012
Research Overview,J Yu,,,0,2012
Semiconducting nanotube dominant chemical vapor deposition synthesis of isopropanol carbon feedstock,"Y Che, C Wang, J Liu, X Lin, HSP Wong, C Zhou",APS March Meeting Abstracts,,0,2012
JMEMS LETTERS-Thermoelectric Characterization and Power Generation Using a Silicon-on-Insulator Substrate,"J Lee, S Kim, A Marconnet, MAA in't Zandt, M Asheghi, HSP Wong, ...","IEEE/ASME Journal of Microelectromechanical Systems 21 (1), 4",,0,2012
Atomic layer deposition of high-k dielectric layers on single-walled carbon nanotubes,"D Cott, L Liyanage, A Delabie, C Adelmann, S Van Elshocht, HSP Wong","New Diamond and Nano Carbons Conference-NDNC, Date: 2012/01/21-2012/01/05 …",,0,2012
"Erratum:“An integrated capacitance bridge for high-resolution, wide temperature range quantum capacitance measurements”[Rev. Sci. Instrum. 82, 053904 (2011)]","A Hazeghi, JA Sulpizio, G Diankov, D Goldhaber-Gordon, HS Philip Wong","Review of Scientific Instruments 82 (12), 129901",,0,2011
When does a circuit really fail?,"JT Ryan, L Wei, JP Campbell, RG Southwick, KP Cheung, AS Oates, ...","2011 IEEE International Integrated Reliability Workshop Final Report, 33-37",,0,2011
Circuit-aware device reliability criteria methodology,"JT Ryan, L Wei, JP Campbell, RG Southwick, KP Cheung, AS Oates, ...","2011 Proceedings of the ESSCIRC (ESSCIRC), 255-258",,0,2011
Phase change tip storage cell,"DV Horak, CH Lam, HP Wong","US Patent 7,928,420",,0,2011
Understanding of Nio-Based Unipolar Resistive Switching From First Principle Simulations to Macroscopic Models,HD Lee,Stanford University,,0,2011
"474nd MEETING OF THE HEALTH SERVICES COST REVIEW COMMISSION EXECUTIVE SESSION January 12, 2011","FW Puddester, KJ Sexton, JR Antos, GH Bone, CJ Lowthers, HS Wong, ...",,,0,2011
Silicon and Column IV Semiconductor Devices-Resistance and Threshold Switching Voltage Drift Behavior in Phase-Change Memory and Their Temperature Dependence at Microsecond …,"S Kim, B Lee, M Asheghi, F Hurkx, JP Reifenberg, KE Goodson, ...","IEEE Transactions on Electron Devices 58 (3), 584",,0,2011
Physics-based Compact Model of III-V Field-Effect Transistors (FETs) for Logic Applications (VerilogA Model),"S Oh, HSP Wong",,,0,2011
Imperfection-Immune Carbon Nanotube VLSI Circuits,"N Patil, A Lin, J Zhang, H Wei, HSP Wong, S Mitra","Nanoelectronic Circuit Design, 277-305",,0,2011
"An integrated capacitance bridge for high-resolution, wide temperature range quantum capacitance measurements","JA Sulpizio, A Hazeghi, G Diankov, D Goldhaber-Gordon, HSP Wong",arXiv preprint arXiv:1009.5407,,0,2010
Monolithic III–V nanowire PV for photoelectrochemical hydrogen generation,"XY Bao, BA Pinaud, J Parker, S Aloni, TF Jaramillo, HSP Wong","2010 35th IEEE Photovoltaic Specialists Conference, 001793-001796",,0,2010
SLICE image analysis for diblock copolymer characterization and process optimization,"Y Hong, LW Chang, A Lin, HSP Wong","Alternative Lithographic Technologies II 7637, 76371J",,0,2010
Carbon source branching: The role of functional group location in relation to branching in the selective growth of single-walled carbon nanotubes,"C Beasley, BM Clemens, HSP Wong",ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY 239,,0,2010
The New Multinational Corporation: Dilemmas of Control.,"W Healy, R Mir, S Nassiripour, H Wong",Proceedings of the Northeast Business & Economics Association,,0,2010
PHYS 378-Effects of carbon source geometry and reactivity on the CVD growth of single-walled carbon nanotubes,"C Beasley, BM Clemens, HS Wong",ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY 237,,0,2009
A General Route to Inorganic Nanoparticles Using a Condensed Electron Beam,"M Caldwell, S Aloni, J Urban, D Milliron, HSP Wong",APS March Meeting Abstracts,,0,2009
The Device Physics of Experimentally Validated Analytical Theory of Transport in Ballistic Carbon Nanotube Transistors,"D Akinwande, J Liang, HSP Wong",APS Meeting Abstracts,,0,2009
"Contact Resistance, Electrical Breakdown and Temperature-Dependent Conductance of Multi-Walled Carbon Nanotubes","X Chen, D Akinwande, HSP Wong",APS March Meeting Abstracts,,0,2009
"453rd MEETING OF THE HEALTH SERVICES COST REVIEW COMMISSION PUBLIC SESSION OF THE HEALTH SERVICES COST REVIEW COMMISSION February 4, 2009 9: 00 am","DA Young, JR Antos, RJ Brusca, JDTR Hall, CJ Lowthers, KJ Sexton, ...",,,0,2009
"4160 PATTERSON AVENUE-BALTIMORE, MARYLAND 21215 Deputy| _-mate, AREA CODE 410""/64'25 5 Research and Methodology","DA Young, MDR Murray, JR Antos, PDS POM, HS Wong, PDD Director",,,0,2009
The temperature influence on quantum tunneling in the spin-boson model,"ZD Chen, YH Huang, H Wong",arXiv preprint arXiv:0812.3722,,0,2008
Nanotube wires operate at speed of commercial chips,HS Wong,"ADVANCED MATERIALS & PROCESSES 166 (5), 27-27",,0,2008
Hole Mobility Characteristics under Electrical Stress for Surface-Channel Germanium Transistors with High-κ Gate Stack,"JH Yi, S Oh, HSP Wong","Japanese Journal of Applied Physics 47 (4S), 2544",,0,2008
OptNavi,"A Moini, J Nakamura, K Yonemoto, O Yadid-Pecht, R Etinne-Cummings, ...","Smart CMOS Image Sensors and Applications 5 (12), 1-9",,0,2008
An unusual case of implantable cardioverter-defibrillator inhibition,"M Wong, C Lim, KL Lee, B Gouhier, PB Sparks","Technol Health Care 16, 13-18",,0,2008
Crystallization Characteristics Of Phase Change Nanoparticle Arrays Fabricated By Self-Assembly Based Lithography,"Y Zhang, S Raoux, D Krebs, LE Krupp, T Topuria, J Jordan-Sweet, ...",MRS Online Proceedings Library Archive 1072,,0,2008
Diblock copolymer directed self-assembly for CMOS device fabrication [6921-98],"L Chang, MA Caldwell, H Wong",PROCEEDINGS-SPIE THE INTERNATIONAL SOCIETY FOR OPTICAL ENGINEERING 6921 (2 …,,0,2008
Award presentations [multiple awards],"HSP Wong, R Brederlow","2007 IEEE International Electron Devices Meeting, 1-1",,0,2007
Portfolio Improvement by Using the Sharpe Rule and Value‐at‐Risk,"KW Yu, XQ Yang, H Wong","PAMM: Proceedings in Applied Mathematics and Mechanics 7 (1), 2080007-2080008",,0,2007
INOR 141-Synthesis and characterization of Germanium Chalcogenide nanoparticles via single-source precursors and coprecipitation,"M Caldwell, S Raoux, DJ Milliron, HS Wong",ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY 234,,0,2007
IEEE Nanotechnology Council Executive Committee,"AAG REQUICHA, K SHORI, BJ NELSON, E TOWE, HSP WONG, A BOSE, ...","Ann Arbor 1001, 48109-2122",,0,2007
Pleiotrophin Is Highly Produced by Myeloma and Breast Cancer and Transdifferentiates Human Monocytes into Endothelial Cells That Are Incorporated into Tumoral Blood Vessels.,"H Chen, RA Campbell, M Li, MS Gordon, D Shalitin, CS Wang, ...","Blood 108 (11), 1269-1269",,0,2006
Arsenic Trioxide Affects Early Stage Angiogenesis through Inhibition of CD14 Monocyte Transdifferentiation into Endothelial Cells Induced by Pleiotrophin and mCSF.,"H Chen, M Li, RA Campbell, MS Gordon, D Shalitin, CS Wang, ...","Blood 108 (11), 1267-1267",,0,2006
IEEE Periodicals Magazines Department,"IY Park, CAT Salama, DR de Llera González, A Rusu, M Ismail, B Dong, ...",IEEE CIRCUITS & DEVICES MAGAZINE,,0,2006
Designing Circuits with Carbon Nanotubes Open Questions and Some Possible Directions,"J Deng, N Patil, S Mitra, HSP Wong","2006 Sixth IEEE Conference on Nanotechnology 1, 330-330",,0,2006
Sponsored by the IEEE Electron Devices Society,"P Baude, D Gundlach, P Fay, J Guo, D Huffaker, P Kalavade, R Lake, ...",,,0,2006
Special issue on 2005 Silicon Nanoelectronics Workshop,HSP Wong,"IEEE TRANSACTIONS ON NANOTECHNOLOGY 5 (3), 153-153",,0,2006
Device and Technology Challenges for Nanoscale CMOS.,HSP Wong,"ISQED, 515-518",,0,2006
Advanced CMOS Devices-A Tutorial from Practical Options to Innovative Concepts. Part I-Conventional Devices and Technology Options,HS Wong,"Meeting Abstracts, 617-617",,0,2006
Advanced CMOS Devices: A Tutorial from Practical Options to Innovative Concepts. Part II-Exploratory Devices and Approaches,HS Wong,"Meeting Abstracts, 618-618",,0,2006
Vitamin Therapy Prevents Progression of Carotid Plaque,"J Spence, H Wong, M Eliasziw, D Churchill, A Fine, M Oliver, D Cattran, ...",Stroke 37 (2),,0,2006
Resonant Tunneling Diodes: an Exercise,HSP Wong,,,0,2006
P. 432 Differential expression profiling and target genes studies of hepatic differentiation and carcinogensis,"C Tung, G Chau, H Wong, C Lin","Journal of Clinical Virology, S194-S195",,0,2006
IEEE Nanotechnology Council Executive Committee,"HSP WONG, G CHUN-CREECH, A BOSE, DJ FRANK, M FREEMAN, ...","Ann Arbor 1001, 48109-2122",,0,2006
Leptomeningeal Metastasis in Chinese cancer patients,"H Wong, A Hui, P Kwan, H Ng, K Wong","JOURNAL OF THE NEUROLOGICAL SCIENCES 238, S270-S270",,0,2005
2.2. NANOSCALE CMOS,"HSP Wong, DJ Frank, PM Solomon, CHJ Wann, JJ Welser","Emerging nanoelectronics: life with and after CMOS 1, 46",,0,2005
JR: Variability Has Stopped Scaling: Who Will Conquer the Issues of Variability?[Suzaku]-Will Technology People Be Able to Keep the Device Variability?-Will Design Technology …,H Wong,"SYMPOSIUM ON VLSI TECHNOLOGY 2005, 150",,0,2005
Advanced cmos devices: Part II-exploratory devices and approaches,HS WONG,"Proceedings-Electrochemical Society, 13-22",,0,2005
"2.38. TRIPLE-SELF-ALIGNED, PLANAR DOUBLE-GATE MOSFETS: DEVICES AND CIRCUITS","KW Guarini, PM Solomon, Y Zhang, KK Chan, EC Jones, GM Cohen, ...","Emerging nanoelectronics: life with and after CMOS 1, 425",,0,2005
Advanced CMOS devices: Part I conventional devices and technology options,HS WONG,"Proceedings-Electrochemical Society, 3-12",,0,2005
Determinants of patient's willingness towards participation in clinical drug trial in a psychiatric setting.,"ES Sim, HC Wong, S Mythily, SA Chong","Annals of the Academy of Medicine, Singapore 33 (5 Suppl), S46",,0,2004
Effects of environment and temperature on the mechanical behavior of the Ni–19Si–3Nb intermetallic alloy doped with boron and carbon,"JSC Jang, HR Wong, LJ Chang, SJ Wong","Intermetallics 12 (7-9), 945-950",,0,2004
AC characterization of top-gated carbon nanotube field effect transistors,"DV Singh, KA Jenkins, J Appenzeller, HSP Wong","International Semiconductor Device Research Symposium, 2003, 206-207",,0,2003
26.3 Investigation of Performance Limits of III-V Double-Gate n-MOSFETs,"A Pethe, T Krishnamohan, D Kim, S Oh, HSP Wong, Y Nishi, KC Saraswat","INTERNATIONAL ELECTRON DEVICES MEETING 1 (1), 619-622",,0,2003
Development of nitrogen-doped cobalt silicide film as the hinge material of a micromirror,"JH Ting, SH Shiau, YJ Chen, BT Dai, FM Pan, H Wong, GM Pu, CY Kung","2002 International Microprocesses and Nanotechnology Conference, 2002 …",,0,2002
Retrocrural blood as a CT sign of aortic injury,"H Wong, AD Sasson, MB Gotway, RB Jeffrey","RADIOLOGY 225, 568-568",,0,2002
Stent-based controlled release of intravascular Fas ligand to limit plaque progression and in-stent restenosis,"E Kao, F Ganaha, DS Wang, H Wong, JM Waugh, MD Dake","RADIOLOGY 225, 161-162",,0,2002
Bottoms up: The Baritone Saxophone Summit at last Summer's Monterey Jazz Festival,H Wong,"DOWN BEAT 69 (7), 47-47",,0,2002
Laboratory Investigations-In Vivo Vascular Engineering of Vein Grafts: Directed Migration of Smooth Muscle Cells by Perivascular Release of Elastase Limits Neointimal …,"PG Amabile, H Wong, M Uy, S Boroumand, CJ Elkins, E Yuksel, ...","Journal of Vascular and Interventional Radiology 13 (7), 709-715",,0,2002
Lateral patterning,"K Muller, HS Wong","US Patent App. 09/895,198",,0,2001
Modeling the Impact of Body-to-body Leakage in Partially-Depleted SO1 CMOS Technology,"S Fung, F Assaderaghi, HSP Wong","Simulation of Semiconductor Processes and Devices 2001: Sispad 2001, 230",,0,2001
"STRUCTURAL, MECHANICAL, THERMODYNAMIC, AND OPTICAL PROPERTIES OF CONDENSED MATTER-Characterization of the silicon on insulator film in bonded, waters by high resolution x-ray …","GM Cohen, PM Mooney, EC Jones, KK Chan, PM Solomon, HSP Wong","Applied Physics Letters 75 (6), 787-789",,0,1999
"Silicon light-valve array chip for high-resolution reflective liquid crystal projection displays (vol 42, pg 347, 1998)","JL Sanford, HSP Wong","IBM JOURNAL OF RESEARCH AND DEVELOPMENT 42 (6), 874-874",,0,1998
Digital Imaging,"HSP Wong, AJP Theuwissen","IEEE Micro 18 (6), 12-13",,0,1998
Integration of SALICIDE process for deep-submicron CMOS technology: effect of nitrogen/argon-amorphized implant on SALICIDE formation,"CS Ho, KL Pey, H Wong, RPG Karunasiri, SJ Chua, KH Lee, LH Chan","Materials Science and Engineering: B 51 (1-3), 274-279",,0,1998
Impact of nitrogen ion-implantation on deep submicron SALICIDE process,"CW Lim, S Lahiri, CH Tung, SM Wong, KH Lee, H Wong, KL Pey, ...","Microelectronic Device Technology 3212, 151-161",,0,1997
Effect of argon or nitrogen preamorphized implant on SALICIDE formation for deep submicron CMOS technology,"CS Ho, KL Pey, H Wong, RPG Karunasiri, SJ Chua, KH Lee, Y Tang, ...","Microlithographic Techniques in IC Fabrication 3183, 243-254",,0,1997
Tungsten plug contact and via integration for subhalf-micron technology,"H Wong, CS Sreekanth, LH Chan",Microelectronic Device and Multilevel Interconnection Technology II 2875 …,,0,1996
A Novel Bipedal Robot,"HH Wong, K Jagannathan, EH Lee, TR Sim, WC Lee","PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ROBOTS 26, 413-416",,0,1995
Probing the Limits of Silicon-Based Nanoelectronics,"SJ Wind, Y Taur, Y Mii, DJ Frank, HS Wong, DA Buchanan, SA Rishton, ...",MRS Online Proceedings Library Archive 380,,0,1995
"Contents, Vol. 66, 1994","DSC Lee, A Wong, H Bräunlich, M Schmidt, PT Louis, Y Yamashita, ...","Neonatology 66 (6), I-V",,0,1994
"Author Index Vol. 66, 1994","DSC Lee, A Wong, H Bräunlich, M Schmidt, PT Louis, Y Yamashita, ...","Neonatology 66 (6), 377-378",,0,1994
"Subject Index Vol. 66, 1994","DSC Lee, A Wong, H Bräunlich, M Schmidt, PT Louis, Y Yamashita, ...","Neonatology 66 (6), 379-380",,0,1994
Perioperative respiratory complications in a paediatric anaesthesia practice.,"CR Backman, M Kopelaw, A McNeill, R Graham, N Froese, L Patel, ...","Canadian Journal of Anaesthesia-Journal Canadien d'Anesthesie 41 (5), A57A",,0,1994
Temperature-dependent trapping behaviors of thin-nitrided oxide films [2364-44],"BL Yang, H Wong, YC Chan, YC Cheng","PROCEEDINGS-SPIE THE INTERNATIONAL SOCIETY FOR OPTICAL ENGINEERING, 262-262",,0,1994
Application of 1-D signal processing techniques for airborne laser bathymetry,"H Wong, A Antoniou",Proceedings of IEEE Pacific Rim Conference on Communications Computers and …,,0,1993
Application of optimization technique to airborne laser bathymetry,"H Wong, A Antoniou","[1991] IEEE Pacific Rim Conference on Communications, Computers and Signal …",,0,1991
Monte Carlo Simulation of Hot Electron Induced Gate Current in MOSFET,"HC Ng, H Wong, EH Li, PKN Yu","ICVC: International Conference on VLSI and CAD 2, 179-182",,0,1991
Gettering of metallic impurities with implanted carbon in silicon,H Wong,,,0,1989
Plasma Immersion Ion Implantation for Impurity Gettering in Silicon,"H Wong, XY Qian, D Carl, NW Cheung, MA Lieberman, IG Brown, KM Yu",MRS Online Proceedings Library Archive 147,,0,1989
Effects of polar organic compounds on gynecologic cancers.,"YY Kan, HT Ng, KC Chao, DM Ho, H Wong, YC Cheung","Zhonghua yi xue za zhi= Chinese medical journal; Free China ed 42 (3), 175",,0,1988
Interface and Bulk Oxide Damage Induced by Boron Implantation,"H Wong, NW Cheung",MRS Online Proceedings Library Archive 45,,0,1985
Implantation Induced Charge Trapping and Interface States Generation in Si-SiO,"H Wong, NW Cheung",MRS Online Proceedings Library Archive 54,,0,1985
High-Density Multiple Bits-per-Cell 1T4R RRAM Array with Gradual SET/RESET and its Effectiveness for Deep Learning,"ER Hsieh, M Giordano, B Hodson, A Levy, SK Osekowsky, RM Radway, ...",,,0,0
Design Considerations of Large-Scale RRAM-Based Convolutional Neural Networks with Transfer Learning,"Z Dong, H Li, D Zhu, P Huang, JF Kang, HSP Wong",,,0,0
Metal Oxide RRAM For Next Generation Mass Storage: 3D Vertical Architecture and Electrode/Oxide Interface Engineering,"HY Chen, S Yu, B Gao, Y Deng, P Huang, H Tian, Z Jiang, Y Wu, T Ren, ...",,,0,0
Carbon Nanotube FETs for Robust Digital Logic Systems,"M Shulaker, G Hills, H Wei, HY Chen, HSP Wong, S Mitra",,,0,0
The N3XT Approach to Energy-Efficient Data Center Computing,"MMS Aly, G Hills, M Shulaker, T Wu, A Bartolo, C Ré, HSP Wong, S Mitra, ...",,,0,0
Memory and Switch Devices,"E Yalon, K Okabe, CM Neumann, HSP Wong, E Pop, ATTET Mott, SA Aziz, ...",,,0,0
Picosecond electric-field-induced threshold switching in phase-change materials,"ZXS Johnston, P Landreman, M Brongersma, SW Fong, HSP Wong, ...",,,0,0
HIDDEN MARKOV MODEL BASED CHARACTERIZATION OF CONTENT ACCESS PATTERNS IN AN E− LEARNING ENVIRONMENT (FriPmPO1),"HS Wong, A Fok, Y Chen",,,0,0
Toward Scalable Energy Efficient Learning Machines,HSP Wong,,,0,0
IMW 2015 Committees,"SY Chung, J Li, R Koval, A Pirovano, T Wen-Ting Chu, TPY Du, ...",,,0,0
The N3XT Technology for Brain-Inspired Computing,HSP Wong,,,0,0
iWEM2016 Technical Program Committee Members,"X Cao, B Chen, C Chen, K Chin, Q Chu, HC Chiu, Y Fan, J Ge, S Gong, ...",,,0,0
Fabrication and Characterization of Emerging Nanoscale Memory,"Y Zhang, SB Kim, B Lee, M Caldwell, HSP Wong",,,0,0
SPECIAL SECTION ON THE 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2015),"CPP Sotiriadis, G Gielen, J Van Rethy, J Marin, MM Shulaker, G Hills, ...",,,0,0
EE 218: Introduction to Nanotechnology and Nanoelectronics,HSP Wong,,,0,0
Compact Modeling Aided Technology,"L Wei, HSP Wong",,,0,0
Executive committees,"T Hiramoto, H Kabuo, T Kanayama, S Kimura, K Kim, A Kurobe, T Kuroda, ...",,,0,0
Stability of Nitrogen-doped Cobalt Silicide Films,"JH Ting, SH Shiau, TL Li, BT Dai, H Wong, GM Pu, CY Kung",,,0,0
"Book review of Greenhouse Operation and Management........ 400 Bojappa, KM, see Ravishankar, H. et al. Broughton, WJ (Bonn, W. Germany) and Tan, G.(Kuala Lumpur, Malaysia …",HC Wong,,,0,0
BURIED DOPANT AND DEFECT LAYERS FOR DEVICE STRUCTURES,"NW CHEUNG, CL LIANG, BK LIEW, RH MUTIKAINEN, H WONG",,,0,0
"Eli Yablonovitch, University of California, Berkeley (co-chair) Jeffrey Bokor, University of California, Berkeley (co-chair) Ajith Amerasekera, Texas Instruments John Bowers …","O Faynot, R Huang, L Pileggi, JP Reithmaier, E Sangiorgi, M Tabib-Azar, ...",,,0,0
SPECIAL SECTION ON HARDWARE SECURITY AND TRUST,"F Jiao, S Montano, C Ferent, A Doboli, S Doboli, J Kung, D Kim, ...",,,0,0
SESSION 5B,"J Zahurak, RS Shenoy, K Gopalakrishnan, B Jackson, K Virwani, GW Burr, ...",,,0,0
Sponsored by the IEEE Electron Devices Society IEEE,"P Baude, A Bryant, J Guo, P Kalavade, R Lake, L Loo, J O'Brien, A Salleo, ...",,,0,0
BEST PAPER CANDIDATES,"S Eggersglüß, R Wille, R Drechsler, Y Zhang, WS Luk, C Yan, X Zeng, ...",,,0,0
"The two VLSI-TSA plenary talks feature the following keynote speeches:"" Has The Sun Finally Risen on Photovoltaics?"" by Dr. Mark Pinto from Applied Materials, USA and"" Carrier …",HSP Wong,,,0,0
AUSTIN MINNICH,"A Schmidt, JH Bahk, T Favaloro, A Shakouri, S Shen, C Dames, W King, ...",,,0,0
Physics of electrical conduction in the sub-threshold regime and crystallization due to thermal disturbances in phase-change memory,"C Ahn, B Lee, RGD Jeyasingh, M Asheghi, KE Goodson, HSP Wong, ...",,,0,0
A 0.5 /font> m Pixel Frame-Transfer CCD Image Sensor in 110nm CMOS,"K Fife, A El Gamal, HSP Wong",,,0,0
IEDM Executive Committee,"J Candelaria, K Mistry, OR Hillsboro, HSP Wong, M Ieong, R Brederlow, ...",,,0,0
Challenges in Colloidal Phase Change Nanoparticle Devices,"MA Caldwell, DJ Milliron, HSP Wong",,,0,0
Technical Program Committee Members,"I Raman Akkipeddi, Y Arakawa, F Arai, P Ayyub, P Bhattacharya, ...",,,0,0
Compound Semiconductor Devices Lateral Scale Down of InGaAs/InAs Composite-Channel HEMTs With Tungsten-Based Tiered Ohmic Structure for 2-S/mm gm and 500-GHz fT......... H …,"R Aubry, JC Jacquet, J Weaver, O Durand, P Dobson, G Mills, ...",,,0,0
Nanoelectronic Devices 11,"HSP Wong, P Agarwal, E Tutuc, J Appenzeller, MC Reuter, S Guha",,,0,0
"Compound Semiconductor Devices Analysis of DC–RF Dispersion in AlGaN/GaN HFETs Using RF Waveform Engineering.................... C. Roff, J. Benedikt, PJ Tasker, DJ Wallis, KP …","DAK Lin, RS Kumar, LS Cheng, CS Jin, V Vaidya, J Kim, JN Haddock, ...",,,0,0
"Design and Benchmarking of BCPMOS Versus SCPMOS for an Evolutionary 0.25-m CMOS Technology............ H.-H. Vuong, SA Eshraghi, CS Rafferty, SJ Hillenius, MR Pinto, PW Diodato …","R Rodrıguez, M Nafrıa, J Suné, X Aymerich, HSP Wong, RT Chang, ...",,,0,0
Research opportunities for nanoscale CMOS,HSP Wong,"2006 International Workshop on Nano CMOS, 43-43",,0,0
Session 2E: Compound Semiconductors,"SB Kim, B Lee, M Asheghi, GAM Hurkx, J Reifenberg, K Goodson, ...",,,0,0
IEDM Executive Committee,"HSP Wong, R Brederlow, K Ishimaru, C Auth, V Misra, V Subramanian, ...",,,0,0
Carbon Nanotube Vacuum Gauges With Wide Dynamic Range....................... AB Kaul and HM Manohara 252 On the Probabilistic Characterization of Nano-Based Circuits …,"I Amlani, KF Lee, J Deng, HSP Wong, N Paydavosi, KD Holland, ...",,,0,0
Carbon Nanotube Transistor Compact Model,"J Deng, GC Wan, HS Wong",,,0,0
Methodologies to Study the Scalability and Physics of Phase Change Memory devices,"RGD Jeyasingh, MA Caldwell, J Liang, C Ahn, HSP Wong","Cell 1, 5µm",,0,0
"Solid-State Power and High Voltage A Highly Efficient 1.9-GHz Si High-Power MOS Amplifier..... I. Yoshida, M. Katsueda, Y. Maruyama, and I. Kohjiro 953 A MOS-Controlled High …","R Rodrıguez, M Nafrıa, J Suné, X Aymerich, HSP Wong, RT Chang, ...",,,0,0
14: 40 B-1-3 Electrical Stress Effects on Mobility of Germanium-On-Insulator (GeOI) pMOSFETs with HfO~ 2 Gate Dielectric,"JH Yi, S Oh, HSP Wong","SOLID STATE DEVICES AND MATERIALS, 34",,0,0
SPECIAL ISSUE ON NANOMETER-SCALE SCIENCE AND TECHNOLOGY,"W Chen, DJ Frank, KE Ismail, SH Lo, GA Sai-Halasz, RG Viswanathan, ...",,,0,0
