Drill report for C:/Projects/OpenCPLC/devices-modem/design/side/Side.kicad_pcb
Created on 1/31/2023 9:08:33 PM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'Side-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.30mm  0.012"  (270 holes)
    T2  0.65mm  0.026"  (2 holes)

    Total plated holes count 272


Drill file 'Side-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  0.60mm  0.024"  (2 holes)

    Total unplated holes count 2
