# compile verilog/system verilog design source files
verilog dist_mem_gen_v8_0_12  --include "../../../../hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/4868" \
"../../../../hdmi_vga_zybo.ip_user_files/ipstatic/dist_mem_gen_R/simulation/dist_mem_gen_v8_0.v" \

verilog xil_defaultlib  --include "../../../../hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/4868" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/dist_mem_gen_R/sim/dist_mem_gen_R.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/sim/vp_0.v" \
"../../../../hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" \
"../../../../hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" \
"../../../../hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
