Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:13:55 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 100 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.776        0.000                      0                24445        0.042        0.000                      0                24445        3.225        0.000                       0                 11935  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.776        0.000                      0                24445        0.042        0.000                      0                24445        3.225        0.000                       0                 11935  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[7][2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 1.370ns (22.079%)  route 4.835ns (77.921%))
  Logic Levels:           13  (CARRY8=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.036     0.036    par_reset0/clk
    SLICE_X35Y61         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.299     0.434    fsm18/par_reset0_out
    SLICE_X34Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__8/O
                         net (fo=14, routed)          0.177     0.785    fsm1/out_reg[0]_3
    SLICE_X34Y59         LUT5 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.091     0.876 r  fsm1/out[1]_i_5__1/O
                         net (fo=7, routed)           0.258     1.134    fsm0/out_reg[0]_3
    SLICE_X33Y57         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     1.174 r  fsm0/R_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.328     1.502    fsm/out_reg[0]_6
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     1.541 f  fsm/mem[11][11][31]_i_10/O
                         net (fo=64, routed)          0.129     1.670    fsm9/mem[11][11][31]_i_4_1
    SLICE_X29Y54         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     1.817 r  fsm9/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.348     2.165    k0/mem_reg[11][11][31]_0
    SLICE_X26Y38         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.205 r  k0/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.731     2.936    R0_0/out[31]_i_17_0
    SLICE_X34Y32         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.035 r  R0_0/out_reg[5]_i_12__1/O
                         net (fo=1, routed)           0.391     3.426    R0_0/out_reg[5]_i_12__1_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.605 r  R0_0/out[5]_i_5__0/O
                         net (fo=1, routed)           0.011     3.616    R0_0/out[5]_i_5__0_n_0
    SLICE_X32Y35         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.699 r  R0_0/out_reg[5]_i_2/O
                         net (fo=3, routed)           0.468     4.167    R0_0/out_reg[1]_4
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.316 r  R0_0/mem[11][11][7]_i_5/O
                         net (fo=1, routed)           0.392     4.708    add8/left[5]
    SLICE_X25Y24         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     4.803 r  add8/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.831    add8/mem_reg[11][11][7]_i_2_n_0
    SLICE_X25Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.928 r  add8/mem_reg[11][11][15]_i_3/O[1]
                         net (fo=1, routed)           0.342     5.270    A_read0_0/out[7]
    SLICE_X29Y28         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     5.308 r  A_read0_0/mem[11][11][9]_i_1/O
                         net (fo=144, routed)         0.933     6.241    R0_0/D[9]
    SLICE_X36Y19         FDRE                                         r  R0_0/mem_reg[7][2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.025     7.025    R0_0/clk
    SLICE_X36Y19         FDRE                                         r  R0_0/mem_reg[7][2][9]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X36Y19         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[7][2][9]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.241    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[0][3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.303ns (21.006%)  route 4.900ns (78.994%))
  Logic Levels:           12  (CARRY8=1 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.036     0.036    par_reset0/clk
    SLICE_X35Y61         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.299     0.434    fsm18/par_reset0_out
    SLICE_X34Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__8/O
                         net (fo=14, routed)          0.177     0.785    fsm1/out_reg[0]_3
    SLICE_X34Y59         LUT5 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.091     0.876 r  fsm1/out[1]_i_5__1/O
                         net (fo=7, routed)           0.258     1.134    fsm0/out_reg[0]_3
    SLICE_X33Y57         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     1.174 r  fsm0/R_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.328     1.502    fsm/out_reg[0]_6
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     1.541 f  fsm/mem[11][11][31]_i_10/O
                         net (fo=64, routed)          0.129     1.670    fsm9/mem[11][11][31]_i_4_1
    SLICE_X29Y54         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     1.817 r  fsm9/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.348     2.165    k0/mem_reg[11][11][31]_0
    SLICE_X26Y38         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.205 r  k0/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.731     2.936    R0_0/out[31]_i_17_0
    SLICE_X34Y32         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.035 r  R0_0/out_reg[5]_i_12__1/O
                         net (fo=1, routed)           0.391     3.426    R0_0/out_reg[5]_i_12__1_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.605 r  R0_0/out[5]_i_5__0/O
                         net (fo=1, routed)           0.011     3.616    R0_0/out[5]_i_5__0_n_0
    SLICE_X32Y35         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.699 r  R0_0/out_reg[5]_i_2/O
                         net (fo=3, routed)           0.468     4.167    R0_0/out_reg[1]_4
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.316 r  R0_0/mem[11][11][7]_i_5/O
                         net (fo=1, routed)           0.392     4.708    add8/left[5]
    SLICE_X25Y24         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.122     4.830 r  add8/mem_reg[11][11][7]_i_2/O[6]
                         net (fo=1, routed)           0.486     5.316    A_read0_0/out[5]
    SLICE_X28Y33         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     5.357 r  A_read0_0/mem[11][11][6]_i_1/O
                         net (fo=144, routed)         0.882     6.239    R0_0/D[6]
    SLICE_X34Y14         FDRE                                         r  R0_0/mem_reg[0][3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.026     7.026    R0_0/clk
    SLICE_X34Y14         FDRE                                         r  R0_0/mem_reg[0][3][6]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y14         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[0][3][6]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[4][3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 1.454ns (23.459%)  route 4.744ns (76.541%))
  Logic Levels:           13  (CARRY8=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.036     0.036    par_reset0/clk
    SLICE_X35Y61         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.299     0.434    fsm18/par_reset0_out
    SLICE_X34Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__8/O
                         net (fo=14, routed)          0.177     0.785    fsm1/out_reg[0]_3
    SLICE_X34Y59         LUT5 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.091     0.876 r  fsm1/out[1]_i_5__1/O
                         net (fo=7, routed)           0.258     1.134    fsm0/out_reg[0]_3
    SLICE_X33Y57         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     1.174 r  fsm0/R_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.328     1.502    fsm/out_reg[0]_6
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     1.541 f  fsm/mem[11][11][31]_i_10/O
                         net (fo=64, routed)          0.129     1.670    fsm9/mem[11][11][31]_i_4_1
    SLICE_X29Y54         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     1.817 r  fsm9/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.348     2.165    k0/mem_reg[11][11][31]_0
    SLICE_X26Y38         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.205 r  k0/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.731     2.936    R0_0/out[31]_i_17_0
    SLICE_X34Y32         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.035 r  R0_0/out_reg[5]_i_12__1/O
                         net (fo=1, routed)           0.391     3.426    R0_0/out_reg[5]_i_12__1_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.605 r  R0_0/out[5]_i_5__0/O
                         net (fo=1, routed)           0.011     3.616    R0_0/out[5]_i_5__0_n_0
    SLICE_X32Y35         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.699 r  R0_0/out_reg[5]_i_2/O
                         net (fo=3, routed)           0.468     4.167    R0_0/out_reg[1]_4
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.316 r  R0_0/mem[11][11][7]_i_5/O
                         net (fo=1, routed)           0.392     4.708    add8/left[5]
    SLICE_X25Y24         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     4.803 r  add8/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.831    add8/mem_reg[11][11][7]_i_2_n_0
    SLICE_X25Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.903 r  add8/mem_reg[11][11][15]_i_3/O[0]
                         net (fo=1, routed)           0.356     5.259    fsm11/out[1]
    SLICE_X29Y28         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.147     5.406 r  fsm11/mem[11][11][8]_i_1/O
                         net (fo=144, routed)         0.828     6.234    R0_0/D[8]
    SLICE_X34Y14         FDRE                                         r  R0_0/mem_reg[4][3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.026     7.026    R0_0/clk
    SLICE_X34Y14         FDRE                                         r  R0_0/mem_reg[4][3][8]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y14         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[4][3][8]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[4][3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 1.303ns (21.040%)  route 4.890ns (78.960%))
  Logic Levels:           12  (CARRY8=1 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.036     0.036    par_reset0/clk
    SLICE_X35Y61         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.299     0.434    fsm18/par_reset0_out
    SLICE_X34Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__8/O
                         net (fo=14, routed)          0.177     0.785    fsm1/out_reg[0]_3
    SLICE_X34Y59         LUT5 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.091     0.876 r  fsm1/out[1]_i_5__1/O
                         net (fo=7, routed)           0.258     1.134    fsm0/out_reg[0]_3
    SLICE_X33Y57         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     1.174 r  fsm0/R_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.328     1.502    fsm/out_reg[0]_6
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     1.541 f  fsm/mem[11][11][31]_i_10/O
                         net (fo=64, routed)          0.129     1.670    fsm9/mem[11][11][31]_i_4_1
    SLICE_X29Y54         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     1.817 r  fsm9/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.348     2.165    k0/mem_reg[11][11][31]_0
    SLICE_X26Y38         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.205 r  k0/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.731     2.936    R0_0/out[31]_i_17_0
    SLICE_X34Y32         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.035 r  R0_0/out_reg[5]_i_12__1/O
                         net (fo=1, routed)           0.391     3.426    R0_0/out_reg[5]_i_12__1_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.605 r  R0_0/out[5]_i_5__0/O
                         net (fo=1, routed)           0.011     3.616    R0_0/out[5]_i_5__0_n_0
    SLICE_X32Y35         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.699 r  R0_0/out_reg[5]_i_2/O
                         net (fo=3, routed)           0.468     4.167    R0_0/out_reg[1]_4
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.316 r  R0_0/mem[11][11][7]_i_5/O
                         net (fo=1, routed)           0.392     4.708    add8/left[5]
    SLICE_X25Y24         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.122     4.830 r  add8/mem_reg[11][11][7]_i_2/O[6]
                         net (fo=1, routed)           0.486     5.316    A_read0_0/out[5]
    SLICE_X28Y33         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     5.357 r  A_read0_0/mem[11][11][6]_i_1/O
                         net (fo=144, routed)         0.872     6.229    R0_0/D[6]
    SLICE_X34Y14         FDRE                                         r  R0_0/mem_reg[4][3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.026     7.026    R0_0/clk
    SLICE_X34Y14         FDRE                                         r  R0_0/mem_reg[4][3][6]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y14         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[4][3][6]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[7][5][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 1.430ns (23.165%)  route 4.743ns (76.835%))
  Logic Levels:           13  (CARRY8=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.036     0.036    par_reset0/clk
    SLICE_X35Y61         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.299     0.434    fsm18/par_reset0_out
    SLICE_X34Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__8/O
                         net (fo=14, routed)          0.177     0.785    fsm1/out_reg[0]_3
    SLICE_X34Y59         LUT5 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.091     0.876 r  fsm1/out[1]_i_5__1/O
                         net (fo=7, routed)           0.258     1.134    fsm0/out_reg[0]_3
    SLICE_X33Y57         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     1.174 r  fsm0/R_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.328     1.502    fsm/out_reg[0]_6
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     1.541 f  fsm/mem[11][11][31]_i_10/O
                         net (fo=64, routed)          0.129     1.670    fsm9/mem[11][11][31]_i_4_1
    SLICE_X29Y54         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     1.817 r  fsm9/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.348     2.165    k0/mem_reg[11][11][31]_0
    SLICE_X26Y38         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.205 r  k0/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.731     2.936    R0_0/out[31]_i_17_0
    SLICE_X34Y32         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.035 r  R0_0/out_reg[5]_i_12__1/O
                         net (fo=1, routed)           0.391     3.426    R0_0/out_reg[5]_i_12__1_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.605 r  R0_0/out[5]_i_5__0/O
                         net (fo=1, routed)           0.011     3.616    R0_0/out[5]_i_5__0_n_0
    SLICE_X32Y35         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.699 r  R0_0/out_reg[5]_i_2/O
                         net (fo=3, routed)           0.468     4.167    R0_0/out_reg[1]_4
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.316 r  R0_0/mem[11][11][7]_i_5/O
                         net (fo=1, routed)           0.392     4.708    add8/left[5]
    SLICE_X25Y24         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     4.803 r  add8/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.831    add8/mem_reg[11][11][7]_i_2_n_0
    SLICE_X25Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.960 r  add8/mem_reg[11][11][15]_i_3/O[6]
                         net (fo=1, routed)           0.363     5.323    fsm11/out[4]
    SLICE_X24Y30         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     5.389 r  fsm11/mem[11][11][14]_i_1/O
                         net (fo=144, routed)         0.820     6.209    R0_0/D[14]
    SLICE_X17Y17         FDRE                                         r  R0_0/mem_reg[7][5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.025     7.025    R0_0/clk
    SLICE_X17Y17         FDRE                                         r  R0_0/mem_reg[7][5][14]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y17         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[7][5][14]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[2][3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.303ns (21.122%)  route 4.866ns (78.878%))
  Logic Levels:           12  (CARRY8=1 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.036     0.036    par_reset0/clk
    SLICE_X35Y61         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.299     0.434    fsm18/par_reset0_out
    SLICE_X34Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__8/O
                         net (fo=14, routed)          0.177     0.785    fsm1/out_reg[0]_3
    SLICE_X34Y59         LUT5 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.091     0.876 r  fsm1/out[1]_i_5__1/O
                         net (fo=7, routed)           0.258     1.134    fsm0/out_reg[0]_3
    SLICE_X33Y57         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     1.174 r  fsm0/R_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.328     1.502    fsm/out_reg[0]_6
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     1.541 f  fsm/mem[11][11][31]_i_10/O
                         net (fo=64, routed)          0.129     1.670    fsm9/mem[11][11][31]_i_4_1
    SLICE_X29Y54         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     1.817 r  fsm9/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.348     2.165    k0/mem_reg[11][11][31]_0
    SLICE_X26Y38         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.205 r  k0/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.731     2.936    R0_0/out[31]_i_17_0
    SLICE_X34Y32         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.035 r  R0_0/out_reg[5]_i_12__1/O
                         net (fo=1, routed)           0.391     3.426    R0_0/out_reg[5]_i_12__1_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.605 r  R0_0/out[5]_i_5__0/O
                         net (fo=1, routed)           0.011     3.616    R0_0/out[5]_i_5__0_n_0
    SLICE_X32Y35         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.699 r  R0_0/out_reg[5]_i_2/O
                         net (fo=3, routed)           0.468     4.167    R0_0/out_reg[1]_4
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.316 r  R0_0/mem[11][11][7]_i_5/O
                         net (fo=1, routed)           0.392     4.708    add8/left[5]
    SLICE_X25Y24         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.122     4.830 r  add8/mem_reg[11][11][7]_i_2/O[6]
                         net (fo=1, routed)           0.486     5.316    A_read0_0/out[5]
    SLICE_X28Y33         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     5.357 r  A_read0_0/mem[11][11][6]_i_1/O
                         net (fo=144, routed)         0.848     6.205    R0_0/D[6]
    SLICE_X34Y15         FDRE                                         r  R0_0/mem_reg[2][3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.026     7.026    R0_0/clk
    SLICE_X34Y15         FDRE                                         r  R0_0/mem_reg[2][3][6]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y15         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[2][3][6]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[5][3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 1.454ns (23.581%)  route 4.712ns (76.419%))
  Logic Levels:           13  (CARRY8=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.036     0.036    par_reset0/clk
    SLICE_X35Y61         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.299     0.434    fsm18/par_reset0_out
    SLICE_X34Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__8/O
                         net (fo=14, routed)          0.177     0.785    fsm1/out_reg[0]_3
    SLICE_X34Y59         LUT5 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.091     0.876 r  fsm1/out[1]_i_5__1/O
                         net (fo=7, routed)           0.258     1.134    fsm0/out_reg[0]_3
    SLICE_X33Y57         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     1.174 r  fsm0/R_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.328     1.502    fsm/out_reg[0]_6
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     1.541 f  fsm/mem[11][11][31]_i_10/O
                         net (fo=64, routed)          0.129     1.670    fsm9/mem[11][11][31]_i_4_1
    SLICE_X29Y54         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     1.817 r  fsm9/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.348     2.165    k0/mem_reg[11][11][31]_0
    SLICE_X26Y38         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.205 r  k0/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.731     2.936    R0_0/out[31]_i_17_0
    SLICE_X34Y32         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.035 r  R0_0/out_reg[5]_i_12__1/O
                         net (fo=1, routed)           0.391     3.426    R0_0/out_reg[5]_i_12__1_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.605 r  R0_0/out[5]_i_5__0/O
                         net (fo=1, routed)           0.011     3.616    R0_0/out[5]_i_5__0_n_0
    SLICE_X32Y35         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.699 r  R0_0/out_reg[5]_i_2/O
                         net (fo=3, routed)           0.468     4.167    R0_0/out_reg[1]_4
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.316 r  R0_0/mem[11][11][7]_i_5/O
                         net (fo=1, routed)           0.392     4.708    add8/left[5]
    SLICE_X25Y24         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     4.803 r  add8/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.831    add8/mem_reg[11][11][7]_i_2_n_0
    SLICE_X25Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.903 r  add8/mem_reg[11][11][15]_i_3/O[0]
                         net (fo=1, routed)           0.356     5.259    fsm11/out[1]
    SLICE_X29Y28         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.147     5.406 r  fsm11/mem[11][11][8]_i_1/O
                         net (fo=144, routed)         0.796     6.202    R0_0/D[8]
    SLICE_X35Y14         FDRE                                         r  R0_0/mem_reg[5][3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.024     7.024    R0_0/clk
    SLICE_X35Y14         FDRE                                         r  R0_0/mem_reg[5][3][8]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X35Y14         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[5][3][8]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[1][2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 1.370ns (22.233%)  route 4.792ns (77.767%))
  Logic Levels:           13  (CARRY8=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.036     0.036    par_reset0/clk
    SLICE_X35Y61         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.299     0.434    fsm18/par_reset0_out
    SLICE_X34Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__8/O
                         net (fo=14, routed)          0.177     0.785    fsm1/out_reg[0]_3
    SLICE_X34Y59         LUT5 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.091     0.876 r  fsm1/out[1]_i_5__1/O
                         net (fo=7, routed)           0.258     1.134    fsm0/out_reg[0]_3
    SLICE_X33Y57         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     1.174 r  fsm0/R_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.328     1.502    fsm/out_reg[0]_6
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     1.541 f  fsm/mem[11][11][31]_i_10/O
                         net (fo=64, routed)          0.129     1.670    fsm9/mem[11][11][31]_i_4_1
    SLICE_X29Y54         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     1.817 r  fsm9/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.348     2.165    k0/mem_reg[11][11][31]_0
    SLICE_X26Y38         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.205 r  k0/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.731     2.936    R0_0/out[31]_i_17_0
    SLICE_X34Y32         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.035 r  R0_0/out_reg[5]_i_12__1/O
                         net (fo=1, routed)           0.391     3.426    R0_0/out_reg[5]_i_12__1_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.605 r  R0_0/out[5]_i_5__0/O
                         net (fo=1, routed)           0.011     3.616    R0_0/out[5]_i_5__0_n_0
    SLICE_X32Y35         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.699 r  R0_0/out_reg[5]_i_2/O
                         net (fo=3, routed)           0.468     4.167    R0_0/out_reg[1]_4
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.316 r  R0_0/mem[11][11][7]_i_5/O
                         net (fo=1, routed)           0.392     4.708    add8/left[5]
    SLICE_X25Y24         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     4.803 r  add8/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.831    add8/mem_reg[11][11][7]_i_2_n_0
    SLICE_X25Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.928 r  add8/mem_reg[11][11][15]_i_3/O[1]
                         net (fo=1, routed)           0.342     5.270    A_read0_0/out[7]
    SLICE_X29Y28         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     5.308 r  A_read0_0/mem[11][11][9]_i_1/O
                         net (fo=144, routed)         0.890     6.198    R0_0/D[9]
    SLICE_X36Y20         FDRE                                         r  R0_0/mem_reg[1][2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.024     7.024    R0_0/clk
    SLICE_X36Y20         FDRE                                         r  R0_0/mem_reg[1][2][9]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X36Y20         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[1][2][9]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[6][5][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.430ns (23.214%)  route 4.730ns (76.786%))
  Logic Levels:           13  (CARRY8=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.036     0.036    par_reset0/clk
    SLICE_X35Y61         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.299     0.434    fsm18/par_reset0_out
    SLICE_X34Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__8/O
                         net (fo=14, routed)          0.177     0.785    fsm1/out_reg[0]_3
    SLICE_X34Y59         LUT5 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.091     0.876 r  fsm1/out[1]_i_5__1/O
                         net (fo=7, routed)           0.258     1.134    fsm0/out_reg[0]_3
    SLICE_X33Y57         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     1.174 r  fsm0/R_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.328     1.502    fsm/out_reg[0]_6
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     1.541 f  fsm/mem[11][11][31]_i_10/O
                         net (fo=64, routed)          0.129     1.670    fsm9/mem[11][11][31]_i_4_1
    SLICE_X29Y54         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     1.817 r  fsm9/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.348     2.165    k0/mem_reg[11][11][31]_0
    SLICE_X26Y38         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.205 r  k0/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.731     2.936    R0_0/out[31]_i_17_0
    SLICE_X34Y32         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.035 r  R0_0/out_reg[5]_i_12__1/O
                         net (fo=1, routed)           0.391     3.426    R0_0/out_reg[5]_i_12__1_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.605 r  R0_0/out[5]_i_5__0/O
                         net (fo=1, routed)           0.011     3.616    R0_0/out[5]_i_5__0_n_0
    SLICE_X32Y35         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.699 r  R0_0/out_reg[5]_i_2/O
                         net (fo=3, routed)           0.468     4.167    R0_0/out_reg[1]_4
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.316 r  R0_0/mem[11][11][7]_i_5/O
                         net (fo=1, routed)           0.392     4.708    add8/left[5]
    SLICE_X25Y24         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.095     4.803 r  add8/mem_reg[11][11][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.831    add8/mem_reg[11][11][7]_i_2_n_0
    SLICE_X25Y25         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.960 r  add8/mem_reg[11][11][15]_i_3/O[6]
                         net (fo=1, routed)           0.363     5.323    fsm11/out[4]
    SLICE_X24Y30         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     5.389 r  fsm11/mem[11][11][14]_i_1/O
                         net (fo=144, routed)         0.807     6.196    R0_0/D[14]
    SLICE_X17Y17         FDRE                                         r  R0_0/mem_reg[6][5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.025     7.025    R0_0/clk
    SLICE_X17Y17         FDRE                                         r  R0_0/mem_reg[6][5][14]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y17         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[6][5][14]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 par_reset0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[3][3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 1.303ns (21.166%)  route 4.853ns (78.834%))
  Logic Levels:           12  (CARRY8=1 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.036     0.036    par_reset0/clk
    SLICE_X35Y61         FDRE                                         r  par_reset0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  par_reset0/out_reg[0]/Q
                         net (fo=5, routed)           0.299     0.434    fsm18/par_reset0_out
    SLICE_X34Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.608 r  fsm18/out[1]_i_3__8/O
                         net (fo=14, routed)          0.177     0.785    fsm1/out_reg[0]_3
    SLICE_X34Y59         LUT5 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.091     0.876 r  fsm1/out[1]_i_5__1/O
                         net (fo=7, routed)           0.258     1.134    fsm0/out_reg[0]_3
    SLICE_X33Y57         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     1.174 r  fsm0/R_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.328     1.502    fsm/out_reg[0]_6
    SLICE_X30Y54         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     1.541 f  fsm/mem[11][11][31]_i_10/O
                         net (fo=64, routed)          0.129     1.670    fsm9/mem[11][11][31]_i_4_1
    SLICE_X29Y54         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     1.817 r  fsm9/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.348     2.165    k0/mem_reg[11][11][31]_0
    SLICE_X26Y38         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.205 r  k0/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.731     2.936    R0_0/out[31]_i_17_0
    SLICE_X34Y32         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.035 r  R0_0/out_reg[5]_i_12__1/O
                         net (fo=1, routed)           0.391     3.426    R0_0/out_reg[5]_i_12__1_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.605 r  R0_0/out[5]_i_5__0/O
                         net (fo=1, routed)           0.011     3.616    R0_0/out[5]_i_5__0_n_0
    SLICE_X32Y35         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.699 r  R0_0/out_reg[5]_i_2/O
                         net (fo=3, routed)           0.468     4.167    R0_0/out_reg[1]_4
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.316 r  R0_0/mem[11][11][7]_i_5/O
                         net (fo=1, routed)           0.392     4.708    add8/left[5]
    SLICE_X25Y24         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.122     4.830 r  add8/mem_reg[11][11][7]_i_2/O[6]
                         net (fo=1, routed)           0.486     5.316    A_read0_0/out[5]
    SLICE_X28Y33         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     5.357 r  A_read0_0/mem[11][11][6]_i_1/O
                         net (fo=144, routed)         0.835     6.192    R0_0/D[6]
    SLICE_X34Y13         FDRE                                         r  R0_0/mem_reg[3][3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11982, unset)        0.026     7.026    R0_0/clk
    SLICE_X34Y13         FDRE                                         r  R0_0/mem_reg[3][3][6]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y13         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[3][3][6]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  0.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X21Y83         FDRE                                         r  div_pipe0/quotient_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[15]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[15]
    SLICE_X21Y83         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[15]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[15]_i_1_n_0
    SLICE_X21Y83         FDRE                                         r  div_pipe0/quotient_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X21Y83         FDRE                                         r  div_pipe0/quotient_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y83         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X21Y83         FDRE                                         r  div_pipe0/quotient_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y83         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[19]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[19]
    SLICE_X21Y83         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[19]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[19]_i_1_n_0
    SLICE_X21Y83         FDRE                                         r  div_pipe0/quotient_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X21Y83         FDRE                                         r  div_pipe0/quotient_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y83         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X21Y86         FDRE                                         r  div_pipe0/quotient_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y86         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[20]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[20]
    SLICE_X21Y86         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[20]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[20]_i_1_n_0
    SLICE_X21Y86         FDRE                                         r  div_pipe0/quotient_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X21Y86         FDRE                                         r  div_pipe0/quotient_reg[20]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y86         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.037ns (38.144%)  route 0.060ns (61.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.013     0.013    mult_pipe0/clk
    SLICE_X19Y89         FDRE                                         r  mult_pipe0/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y89         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_reg[29]/Q
                         net (fo=1, routed)           0.060     0.110    bin_read0_0/Q[29]
    SLICE_X18Y89         FDRE                                         r  bin_read0_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.019     0.019    bin_read0_0/clk
    SLICE_X18Y89         FDRE                                         r  bin_read0_0/out_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y89         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X21Y87         FDRE                                         r  div_pipe0/quotient_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[10]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[10]
    SLICE_X21Y87         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[10]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[10]_i_1_n_0
    SLICE_X21Y87         FDRE                                         r  div_pipe0/quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X21Y87         FDRE                                         r  div_pipe0/quotient_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y87         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X21Y83         FDRE                                         r  div_pipe0/quotient_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y83         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[17]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[17]
    SLICE_X21Y83         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[17]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[17]_i_1_n_0
    SLICE_X21Y83         FDRE                                         r  div_pipe0/quotient_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X21Y83         FDRE                                         r  div_pipe0/quotient_reg[17]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y83         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X21Y87         FDRE                                         r  div_pipe0/quotient_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y87         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[27]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[27]
    SLICE_X21Y87         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[27]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[27]_i_1_n_0
    SLICE_X21Y87         FDRE                                         r  div_pipe0/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X21Y87         FDRE                                         r  div_pipe0/quotient_reg[27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y87         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X21Y87         FDRE                                         r  div_pipe0/quotient_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y87         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[25]/Q
                         net (fo=2, routed)           0.060     0.111    div_pipe0/quotient[25]
    SLICE_X21Y87         FDRE                                         r  div_pipe0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.019     0.019    div_pipe0/clk
    SLICE_X21Y87         FDRE                                         r  div_pipe0/out_reg[25]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y87         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    div_pipe0/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X21Y88         FDRE                                         r  div_pipe0/quotient_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[23]/Q
                         net (fo=2, routed)           0.061     0.112    div_pipe0/quotient[23]
    SLICE_X21Y87         FDRE                                         r  div_pipe0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.019     0.019    div_pipe0/clk
    SLICE_X21Y87         FDRE                                         r  div_pipe0/out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y87         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    div_pipe0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X21Y86         FDRE                                         r  div_pipe0/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y86         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[14]/Q
                         net (fo=2, routed)           0.028     0.079    div_pipe0/quotient[14]
    SLICE_X21Y86         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  div_pipe0/quotient[14]_i_1/O
                         net (fo=1, routed)           0.017     0.110    div_pipe0/quotient[14]_i_1_n_0
    SLICE_X21Y86         FDRE                                         r  div_pipe0/quotient_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11982, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X21Y86         FDRE                                         r  div_pipe0/quotient_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y86         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y34  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y36  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y29  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y28  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y34  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y36  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X32Y62   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y59   A0_0/mem_reg[0][0][0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y58   A0_0/mem_reg[0][0][10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X18Y58   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y62   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y62   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y59   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y58   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y58   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y58   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y58   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y60   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y63   A0_0/mem_reg[0][0][15]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y63   A0_0/mem_reg[0][0][16]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y62   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y62   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y59   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y59   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y58   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y58   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y58   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y58   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y58   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y58   A0_0/mem_reg[0][0][12]/C



