Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "plb_emc_0_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp100ff1704-6
Output File Name                   : "../implementation/plb_emc_0_wrapper.ngc"

---- Source Options
Top Module Name                    : plb_emc_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v2_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v2_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v2_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/flex_addr_cntr.vhd" in Library plb_ipif_v1_00_f.
Entity <flex_addr_cntr> compiled.
Entity <flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" in Library wrpfifo_v2_00_a.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_address_decoder.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/burst_support.vhd" in Library plb_ipif_v1_00_f.
Entity <burst_support> compiled.
Entity <burst_support> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" in Library plb_ipif_v1_00_f.
Entity <addr_reg_cntr_brst_flex> compiled.
Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/ipif_control_rd.vhd" in Library rdpfifo_v2_00_a.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library rdpfifo_v2_00_a.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/ipif_control_wr.vhd" in Library wrpfifo_v2_00_a.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library wrpfifo_v2_00_a.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/ipic_if.vhd" in Library emc_common_v2_00_a.
Entity <ipic_if> compiled.
Entity <ipic_if> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/mem_state_machine.vhd" in Library emc_common_v2_00_a.
Entity <mem_state_machine> compiled.
Entity <mem_state_machine> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/addr_counter_mux.vhd" in Library emc_common_v2_00_a.
Entity <addr_counter_mux> compiled.
Entity <addr_counter_mux> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/counters.vhd" in Library emc_common_v2_00_a.
Entity <counters> compiled.
Entity <counters> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/select_param.vhd" in Library emc_common_v2_00_a.
Entity <select_param> compiled.
Entity <select_param> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/mem_steer.vhd" in Library emc_common_v2_00_a.
Entity <mem_steer> compiled.
Entity <mem_steer> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/io_registers.vhd" in Library emc_common_v2_00_a.
Entity <io_registers> compiled.
Entity <io_registers> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/wrpfifo_top.vhd" in Library wrpfifo_v2_00_a.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/rdpfifo_top.vhd" in Library rdpfifo_v2_00_a.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_slave_attachment_indet> compiled.
Entity <plb_slave_attachment_indet> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif_reset.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_ipif_reset> compiled.
Entity <plb_ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_interrupt_control.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_interrupt_control> compiled.
Entity <plb_interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_sesr_sear.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_sesr_sear> compiled.
Entity <plb_sesr_sear> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_ipif> compiled.
Entity <plb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/emc.vhd" in Library emc_common_v2_00_a.
Entity <EMC> compiled.
Entity <EMC> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" in Library plb_emc_v2_00_a.
Entity <plb_emc> compiled.
Entity <plb_emc> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Baseline_9_Working_Folder/K-Fall09-Working_Copy/hdl/plb_emc_0_wrapper.vhd" in Library work.
Entity <plb_emc_0_wrapper> compiled.
Entity <plb_emc_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <plb_emc_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <plb_emc> in library <plb_emc_v2_00_a> (architecture <implementation>) with generics.
	C_INCLUDE_BURST_CACHELN_SUPPORT = 0
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 1
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_MAX_MEM_WIDTH = 32
	C_MEM0_BASEADDR = "01010000000000000000000000000000"
	C_MEM0_HIGHADDR = "01010000111111111111111111111111"
	C_MEM0_WIDTH = 32
	C_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_MEM1_WIDTH = 64
	C_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_MEM2_WIDTH = 64
	C_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_MEM3_WIDTH = 64
	C_NUM_BANKS_MEM = 1
	C_NUM_MASTERS = 4
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_SYNCH_MEM_0 = 0
	C_SYNCH_MEM_1 = 0
	C_SYNCH_MEM_2 = 0
	C_SYNCH_MEM_3 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	C_TAVDV_PS_MEM_0 = 15000
	C_TAVDV_PS_MEM_1 = 15000
	C_TAVDV_PS_MEM_2 = 15000
	C_TAVDV_PS_MEM_3 = 15000
	C_TCEDV_PS_MEM_0 = 15000
	C_TCEDV_PS_MEM_1 = 15000
	C_TCEDV_PS_MEM_2 = 15000
	C_TCEDV_PS_MEM_3 = 15000
	C_THZCE_PS_MEM_0 = 8000
	C_THZCE_PS_MEM_1 = 8000
	C_THZCE_PS_MEM_2 = 8000
	C_THZCE_PS_MEM_3 = 8000
	C_THZOE_PS_MEM_0 = 8000
	C_THZOE_PS_MEM_1 = 8000
	C_THZOE_PS_MEM_2 = 8000
	C_THZOE_PS_MEM_3 = 8000
	C_TLZWE_PS_MEM_0 = 5000
	C_TLZWE_PS_MEM_1 = 5000
	C_TLZWE_PS_MEM_2 = 5000
	C_TLZWE_PS_MEM_3 = 5000
	C_TWC_PS_MEM_0 = 15000
	C_TWC_PS_MEM_1 = 15000
	C_TWC_PS_MEM_2 = 15000
	C_TWC_PS_MEM_3 = 15000
	C_TWP_PS_MEM_0 = 12000
	C_TWP_PS_MEM_1 = 12000
	C_TWP_PS_MEM_2 = 12000
	C_TWP_PS_MEM_3 = 12000
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <plb_ipif> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64,64,64,64)
	C_ARD_ID_ARRAY = (121,122,123,124)
	C_ARD_NUM_CE_ARRAY = (1,1,1,1)
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = true
	C_DEV_BURST_PAGE_SIZE = 1024
	C_DEV_DPHASE_TIMEOUT = 24
	C_DEV_FAST_DATA_XFER = false
	C_DEV_MAX_BURST_SIZE = 64
	C_DEV_MIR_ENABLE = false
	C_FAMILY = "virtexe"
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_IP_INTR_MODE_ARRAY = (0,0)
	C_IP_MASTER_PRESENT = false
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_RDFIFO_DEPTH = 512
	C_RDFIFO_INCLUDE_PACKET_MODE = false
	C_RDFIFO_INCLUDE_VACANCY = true
	C_WRFIFO_DEPTH = 512
	C_WRFIFO_INCLUDE_PACKET_MODE = false
	C_WRFIFO_INCLUDE_VACANCY = true
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <EMC> in library <emc_common_v2_00_a> (architecture <IMP>) with generics.
	C_BUS_CLOCK_PERIOD_PS = 10000
	C_INCLUDE_BURST = 0
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 1
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_MAX_MEM_WIDTH = 32
	C_MEM0_WIDTH = 32
	C_MEM1_WIDTH = 64
	C_MEM2_WIDTH = 64
	C_MEM3_WIDTH = 64
	C_NUM_BANKS_MEM = 1
	C_SYNCH_MEM_0 = 0
	C_SYNCH_MEM_1 = 0
	C_SYNCH_MEM_2 = 0
	C_SYNCH_MEM_3 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	C_TAVDV_PS_MEM_0 = 15000
	C_TAVDV_PS_MEM_1 = 15000
	C_TAVDV_PS_MEM_2 = 15000
	C_TAVDV_PS_MEM_3 = 15000
	C_TCEDV_PS_MEM_0 = 15000
	C_TCEDV_PS_MEM_1 = 15000
	C_TCEDV_PS_MEM_2 = 15000
	C_TCEDV_PS_MEM_3 = 15000
	C_THZCE_PS_MEM_0 = 8000
	C_THZCE_PS_MEM_1 = 8000
	C_THZCE_PS_MEM_2 = 8000
	C_THZCE_PS_MEM_3 = 8000
	C_THZOE_PS_MEM_0 = 8000
	C_THZOE_PS_MEM_1 = 8000
	C_THZOE_PS_MEM_2 = 8000
	C_THZOE_PS_MEM_3 = 8000
	C_TLZWE_PS_MEM_0 = 5000
	C_TLZWE_PS_MEM_1 = 5000
	C_TLZWE_PS_MEM_2 = 5000
	C_TLZWE_PS_MEM_3 = 5000
	C_TWC_PS_MEM_0 = 15000
	C_TWC_PS_MEM_1 = 15000
	C_TWC_PS_MEM_2 = 15000
	C_TWC_PS_MEM_3 = 15000
	C_TWP_PS_MEM_0 = 12000
	C_TWP_PS_MEM_1 = 12000
	C_TWP_PS_MEM_2 = 12000
	C_TWP_PS_MEM_3 = 12000
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 8
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <plb_slave_attachment_indet> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64,64,64,64)
	C_ARD_NUM_CE_ARRAY = (1,1,1,1)
	C_BURST_PAGE_SIZE = 1024
	C_CACHLINE_ADDR_MODE = 0
	C_DPHASE_TIMEOUT = 24
	C_FAST_DATA_XFER = false
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_MA2SA_NUM_WIDTH = 4
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_SLN_BUFFER_DEPTH = 8
	C_SL_ATT_ADDR_SEL_WIDTH = 2
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = true
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <IPIF_Steer> in library <proc_common_v2_00_a> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_SMALLEST = 64

Analyzing hierarchy for entity <ipic_if> in library <emc_common_v2_00_a> (architecture <imp>) with generics.
	C_IPIF_DWIDTH = 64
	C_NUM_BANKS_MEM = 1

Analyzing hierarchy for entity <mem_state_machine> in library <emc_common_v2_00_a> (architecture <imp>).

Analyzing hierarchy for entity <addr_counter_mux> in library <emc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADDR_CNTR_WIDTH = 3
	C_ADDR_OFFSET = 3
	C_GLOBAL_DATAWIDTH_MATCH = 1
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64

Analyzing hierarchy for entity <counters> in library <emc_common_v2_00_a> (architecture <imp>).

Analyzing hierarchy for entity <select_param> in library <emc_common_v2_00_a> (architecture <IMP>) with generics.
	C_ADDR_CNTR_WIDTH = 3
	C_GLOBAL_DATAWIDTH_MATCH = 1
	C_GLOBAL_SYNC_MEM = 0
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 1
	C_MEM0_WIDTH = 32
	C_MEM1_WIDTH = 64
	C_MEM2_WIDTH = 64
	C_MEM3_WIDTH = 64
	C_NUM_BANKS_MEM = 1
	C_SYNCH_MEM_0 = 0
	C_SYNCH_MEM_1 = 0
	C_SYNCH_MEM_2 = 0
	C_SYNCH_MEM_3 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	THZCNT_0 = "00000"
	THZCNT_1 = "00000"
	THZCNT_2 = "00000"
	THZCNT_3 = "00000"
	TLZCNT_0 = "00000"
	TLZCNT_1 = "00000"
	TLZCNT_2 = "00000"
	TLZCNT_3 = "00000"
	TRDCNT_0 = "00010"
	TRDCNT_1 = "00010"
	TRDCNT_2 = "00010"
	TRDCNT_3 = "00010"
	TWRCNT_0 = "00001"
	TWRCNT_1 = "00001"
	TWRCNT_2 = "00001"
	TWRCNT_3 = "00001"

Analyzing hierarchy for entity <mem_steer> in library <emc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADDR_CNTR_WIDTH = 3
	C_GLOBAL_DATAWIDTH_MATCH = 1
	C_GLOBAL_SYNC_MEM = 0
	C_IPIF_DWIDTH = 64
	C_MAX_MEM_WIDTH = 32
	C_MIN_MEM_WIDTH = 8
	C_NUM_BANKS_MEM = 1

Analyzing hierarchy for entity <io_registers> in library <emc_common_v2_00_a> (architecture <imp>) with generics.
	C_GLOBAL_DATAWIDTH_MATCH = 1
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_IPIF_AWIDTH = 32
	C_MAX_MEM_WIDTH = 32
	C_NUM_BANKS_MEM = 1

Analyzing hierarchy for entity <plb_address_decoder> in library <plb_ipif_v1_00_f> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64,64,64,64)
	C_ARD_NUM_CE_ARRAY = (1,1,1,1)
	C_BUS_AWIDTH = 32
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <Counter> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_NUM_BITS = 6

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 64

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 3
	C_REG_WIDTH = 3
	C_RESET_VALUE = "000"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "11111"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 8
	C_AW = 32
	C_BAR = "01010000000000000000000000000000"

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 4
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 4
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <counter_bit> in library <proc_common_v2_00_a> (architecture <imp>).

Analyzing hierarchy for entity <flex_addr_cntr> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_AWIDTH = 32


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <plb_emc_0_wrapper> in library <work> (Architecture <STRUCTURE>).
    Set property "MAX_FANOUT = 10000" for signal <PLB_Clk> in unit <plb_emc>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "MAX_FANOUT = 10000" for signal <PLB_Rst> in unit <plb_emc>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set user-defined property "IOB =  true" for signal <Mem_DQ_I> in unit <plb_emc>.
    Set user-defined property "IOB =  true" for signal <Mem_DQ_O> in unit <plb_emc>.
    Set property "equivalent_register_removal = no" for signal <Mem_DQ_T> in unit <plb_emc>.
    Set user-defined property "IOB =  true" for signal <Mem_DQ_T> in unit <plb_emc>.
    Set user-defined property "X_CORE_INFO =  plb_emc_v2_00_a" for unit <plb_emc>.
Entity <plb_emc_0_wrapper> analyzed. Unit <plb_emc_0_wrapper> generated.

Analyzing generic Entity <plb_emc> in library <plb_emc_v2_00_a> (Architecture <implementation>).
	C_INCLUDE_BURST_CACHELN_SUPPORT = 0
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 1
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_MAX_MEM_WIDTH = 32
	C_MEM0_BASEADDR = "01010000000000000000000000000000"
	C_MEM0_HIGHADDR = "01010000111111111111111111111111"
	C_MEM0_WIDTH = 32
	C_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_MEM1_WIDTH = 64
	C_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_MEM2_WIDTH = 64
	C_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_MEM3_WIDTH = 64
	C_NUM_BANKS_MEM = 1
	C_NUM_MASTERS = 4
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_SYNCH_MEM_0 = 0
	C_SYNCH_MEM_1 = 0
	C_SYNCH_MEM_2 = 0
	C_SYNCH_MEM_3 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	C_TAVDV_PS_MEM_0 = 15000
	C_TAVDV_PS_MEM_1 = 15000
	C_TAVDV_PS_MEM_2 = 15000
	C_TAVDV_PS_MEM_3 = 15000
	C_TCEDV_PS_MEM_0 = 15000
	C_TCEDV_PS_MEM_1 = 15000
	C_TCEDV_PS_MEM_2 = 15000
	C_TCEDV_PS_MEM_3 = 15000
	C_THZCE_PS_MEM_0 = 8000
	C_THZCE_PS_MEM_1 = 8000
	C_THZCE_PS_MEM_2 = 8000
	C_THZCE_PS_MEM_3 = 8000
	C_THZOE_PS_MEM_0 = 8000
	C_THZOE_PS_MEM_1 = 8000
	C_THZOE_PS_MEM_2 = 8000
	C_THZOE_PS_MEM_3 = 8000
	C_TLZWE_PS_MEM_0 = 5000
	C_TLZWE_PS_MEM_1 = 5000
	C_TLZWE_PS_MEM_2 = 5000
	C_TLZWE_PS_MEM_3 = 5000
	C_TWC_PS_MEM_0 = 15000
	C_TWC_PS_MEM_1 = 15000
	C_TWC_PS_MEM_2 = 15000
	C_TWC_PS_MEM_3 = 15000
	C_TWP_PS_MEM_0 = 12000
	C_TWP_PS_MEM_1 = 12000
	C_TWP_PS_MEM_2 = 12000
	C_TWP_PS_MEM_3 = 12000
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'IP2INTC_Irpt' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_request' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_priority' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_buslock' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_RNW' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_BE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_MSize' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_size' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_type' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_compress' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_guarded' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_ordered' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_lockErr' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_abort' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_ABus' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_wrDBus' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_wrBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'M_rdBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'Bus2IP_Clk' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'Bus2IP_Reset' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'Bus2IP_Freeze' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'Bus2IP_RNW_Early' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'Bus2IP_PselHit' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'Bus2IP_CE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'Bus2IP_RdCE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'Bus2IP_WrCE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'Bus2IP_MstWrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'Bus2IP_MstRdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'Bus2IP_MstRetry' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'Bus2IP_MstError' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'Bus2IP_MstTimeOut' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'Bus2IP_MstLastAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'RFIFO2IP_WrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'RFIFO2IP_Full' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'RFIFO2IP_Vacancy' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'WFIFO2IP_Data' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'WFIFO2IP_RdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'WFIFO2IP_Empty' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'WFIFO2IP_Occupancy' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 816: Unconnected output port 'Bus2IP_DMA_Ack' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <plb_emc> analyzed. Unit <plb_emc> generated.

Analyzing generic Entity <plb_ipif> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64,64,64,64)
	C_ARD_ID_ARRAY = (121,122,123,124)
	C_ARD_NUM_CE_ARRAY = (1,1,1,1)
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = true
	C_DEV_BURST_PAGE_SIZE = 1024
	C_DEV_DPHASE_TIMEOUT = 24
	C_DEV_FAST_DATA_XFER = false
	C_DEV_MAX_BURST_SIZE = 64
	C_DEV_MIR_ENABLE = false
	C_FAMILY = "virtexe"
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_IP_INTR_MODE_ARRAY = (0,0)
	C_IP_MASTER_PRESENT = false
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_RDFIFO_DEPTH = 512
	C_RDFIFO_INCLUDE_PACKET_MODE = false
	C_RDFIFO_INCLUDE_VACANCY = true
	C_WRFIFO_DEPTH = 512
	C_WRFIFO_INCLUDE_PACKET_MODE = false
	C_WRFIFO_INCLUDE_VACANCY = true
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" line 1412: Unconnected output port 'Sl_SSize' of component 'plb_slave_attachment_indet'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" line 1412: Unconnected output port 'Bus2IP_BE' of component 'plb_slave_attachment_indet'.
Entity <plb_ipif> analyzed. Unit <plb_ipif> generated.

Analyzing generic Entity <or_gate.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 8
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.1> analyzed. Unit <or_gate.1> generated.

Analyzing generic Entity <or_gate.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.2> analyzed. Unit <or_gate.2> generated.

Analyzing generic Entity <plb_slave_attachment_indet> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64,64,64,64)
	C_ARD_NUM_CE_ARRAY = (1,1,1,1)
	C_BURST_PAGE_SIZE = 1024
	C_CACHLINE_ADDR_MODE = 0
	C_DPHASE_TIMEOUT = 24
	C_FAST_DATA_XFER = false
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_MA2SA_NUM_WIDTH = 4
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_SLN_BUFFER_DEPTH = 8
	C_SL_ATT_ADDR_SEL_WIDTH = 2
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = true
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" line 1574: Unconnected output port 'Count_Out' of component 'Counter'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <plb_slave_attachment_indet> analyzed. Unit <plb_slave_attachment_indet> generated.

Analyzing generic Entity <plb_address_decoder> in library <plb_ipif_v1_00_f> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111",
	                          "0000000000000000000000000000000001010000000000000000000000000000",
	                          "0000000000000000000000000000000001010000111111111111111111111111")
	C_ARD_DWIDTH_ARRAY = (64,64,64,64)
	C_ARD_NUM_CE_ARRAY = (1,1,1,1)
	C_BUS_AWIDTH = 32
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_RNW_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].I_BKEND_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[1].I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[1].I_BKEND_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[2].I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[2].I_BKEND_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[3].I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[3].I_BKEND_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[1].I_BKEND_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[1].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[1].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[2].I_BKEND_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[2].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[2].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[3].I_BKEND_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[3].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[3].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_ADDR_MATCH_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE_REG0> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE_REG1> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE_REG2> in unit <plb_address_decoder>.
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 8
	C_AW = 32
	C_BAR = "01010000000000000000000000000000"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect> analyzed. Unit <pselect> generated.

Analyzing generic Entity <or_gate.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 4
	C_USE_LUT_OR = true
Entity <or_gate.3> analyzed. Unit <or_gate.3> generated.

Analyzing generic Entity <or_gate.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 4
	C_USE_LUT_OR = true
Entity <or_gate.4> analyzed. Unit <or_gate.4> generated.

Analyzing generic Entity <Counter> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_NUM_BITS = 6
    Set user-defined property "INIT =  0" for instance <CARRY_OUT_I> in unit <Counter>.
Entity <Counter> analyzed. Unit <Counter> generated.

Analyzing Entity <counter_bit> in library <proc_common_v2_00_a> (Architecture <imp>).
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 126: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  36C6" for instance <I_ALU_LUT> in unit <counter_bit>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 137: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 144: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 150: Instantiating black box module <FDRE>.
Entity <counter_bit> analyzed. Unit <counter_bit> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 64
    Set user-defined property "INIT =  0" for instance <I_SNGL_S_H_REG> in unit <addr_reg_cntr_brst_flex>.
    Set user-defined property "INIT =  0" for instance <I_CACHLN_S_H_REG> in unit <addr_reg_cntr_brst_flex>.
    Set user-defined property "INIT =  0" for instance <I_BURST_S_H_REG> in unit <addr_reg_cntr_brst_flex>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex>.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 497: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex> analyzed. Unit <addr_reg_cntr_brst_flex> generated.

Analyzing generic Entity <flex_addr_cntr> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_AWIDTH = 32
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[7].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[8].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[9].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[10].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[10].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[11].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[11].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[12].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[12].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[13].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[13].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[14].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[14].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[15].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[15].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[16].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[16].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[17].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[17].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[18].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[18].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[19].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[19].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[20].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[20].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[21].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[21].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[22].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[22].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[23].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[23].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[24].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[24].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[25].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[25].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[26].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[26].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[27].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[27].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[28].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[28].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[29].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[29].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[30].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[30].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[31].I_LUT_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[31].I_FDRE_N> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <I_FDRE6> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <I_FDRE5> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <I_FDRE4> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <I_FDRE3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <I_FDRE2> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <I_FDRE1> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <I_FDRE0> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[4].I_BE_LDMUX_4to7> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[4].I_FDRSE_BE4to7> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[5].I_BE_LDMUX_4to7> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[5].I_FDRSE_BE4to7> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[6].I_BE_LDMUX_4to7> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[6].I_FDRSE_BE4to7> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[7].I_BE_LDMUX_4to7> in unit <flex_addr_cntr>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7> in unit <flex_addr_cntr>.
Entity <flex_addr_cntr> analyzed. Unit <flex_addr_cntr> generated.

Analyzing generic Entity <IPIF_Steer> in library <proc_common_v2_00_a> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_SMALLEST = 64
Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.

Analyzing generic Entity <EMC> in library <emc_common_v2_00_a> (Architecture <IMP>).
	C_BUS_CLOCK_PERIOD_PS = 10000
	C_INCLUDE_BURST = 0
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 1
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_MAX_MEM_WIDTH = 32
	C_MEM0_WIDTH = 32
	C_MEM1_WIDTH = 64
	C_MEM2_WIDTH = 64
	C_MEM3_WIDTH = 64
	C_NUM_BANKS_MEM = 1
	C_SYNCH_MEM_0 = 0
	C_SYNCH_MEM_1 = 0
	C_SYNCH_MEM_2 = 0
	C_SYNCH_MEM_3 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	C_TAVDV_PS_MEM_0 = 15000
	C_TAVDV_PS_MEM_1 = 15000
	C_TAVDV_PS_MEM_2 = 15000
	C_TAVDV_PS_MEM_3 = 15000
	C_TCEDV_PS_MEM_0 = 15000
	C_TCEDV_PS_MEM_1 = 15000
	C_TCEDV_PS_MEM_2 = 15000
	C_TCEDV_PS_MEM_3 = 15000
	C_THZCE_PS_MEM_0 = 8000
	C_THZCE_PS_MEM_1 = 8000
	C_THZCE_PS_MEM_2 = 8000
	C_THZCE_PS_MEM_3 = 8000
	C_THZOE_PS_MEM_0 = 8000
	C_THZOE_PS_MEM_1 = 8000
	C_THZOE_PS_MEM_2 = 8000
	C_THZOE_PS_MEM_3 = 8000
	C_TLZWE_PS_MEM_0 = 5000
	C_TLZWE_PS_MEM_1 = 5000
	C_TLZWE_PS_MEM_2 = 5000
	C_TLZWE_PS_MEM_3 = 5000
	C_TWC_PS_MEM_0 = 15000
	C_TWC_PS_MEM_1 = 15000
	C_TWC_PS_MEM_2 = 15000
	C_TWC_PS_MEM_3 = 15000
	C_TWP_PS_MEM_0 = 12000
	C_TWP_PS_MEM_1 = 12000
	C_TWP_PS_MEM_2 = 12000
	C_TWP_PS_MEM_3 = 12000
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <EMC> analyzed. Unit <EMC> generated.

Analyzing generic Entity <ipic_if> in library <emc_common_v2_00_a> (Architecture <imp>).
	C_IPIF_DWIDTH = 64
	C_NUM_BANKS_MEM = 1
Entity <ipic_if> analyzed. Unit <ipic_if> generated.

Analyzing Entity <mem_state_machine> in library <emc_common_v2_00_a> (Architecture <imp>).
Entity <mem_state_machine> analyzed. Unit <mem_state_machine> generated.

Analyzing generic Entity <addr_counter_mux> in library <emc_common_v2_00_a> (Architecture <imp>).
	C_ADDR_CNTR_WIDTH = 3
	C_ADDR_OFFSET = 3
	C_GLOBAL_DATAWIDTH_MATCH = 1
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
Entity <addr_counter_mux> analyzed. Unit <addr_counter_mux> generated.

Analyzing generic Entity <ld_arith_reg.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 3
	C_REG_WIDTH = 3
	C_RESET_VALUE = "000"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.1> analyzed. Unit <ld_arith_reg.1> generated.

Analyzing Entity <counters> in library <emc_common_v2_00_a> (Architecture <imp>).
Entity <counters> analyzed. Unit <counters> generated.

Analyzing generic Entity <ld_arith_reg.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "11111"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
Entity <ld_arith_reg.2> analyzed. Unit <ld_arith_reg.2> generated.

Analyzing generic Entity <ld_arith_reg.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.3> analyzed. Unit <ld_arith_reg.3> generated.

Analyzing generic Entity <select_param> in library <emc_common_v2_00_a> (Architecture <IMP>).
	C_ADDR_CNTR_WIDTH = 3
	C_GLOBAL_DATAWIDTH_MATCH = 1
	C_GLOBAL_SYNC_MEM = 0
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 1
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 1
	C_MEM0_WIDTH = 32
	C_MEM1_WIDTH = 64
	C_MEM2_WIDTH = 64
	C_MEM3_WIDTH = 64
	C_NUM_BANKS_MEM = 1
	C_SYNCH_MEM_0 = 0
	C_SYNCH_MEM_1 = 0
	C_SYNCH_MEM_2 = 0
	C_SYNCH_MEM_3 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	THZCNT_0 = "00000"
	THZCNT_1 = "00000"
	THZCNT_2 = "00000"
	THZCNT_3 = "00000"
	TLZCNT_0 = "00000"
	TLZCNT_1 = "00000"
	TLZCNT_2 = "00000"
	TLZCNT_3 = "00000"
	TRDCNT_0 = "00010"
	TRDCNT_1 = "00010"
	TRDCNT_2 = "00010"
	TRDCNT_3 = "00010"
	TWRCNT_0 = "00001"
	TWRCNT_1 = "00001"
	TWRCNT_2 = "00001"
	TWRCNT_3 = "00001"
Entity <select_param> analyzed. Unit <select_param> generated.

Analyzing generic Entity <mem_steer> in library <emc_common_v2_00_a> (Architecture <imp>).
	C_ADDR_CNTR_WIDTH = 3
	C_GLOBAL_DATAWIDTH_MATCH = 1
	C_GLOBAL_SYNC_MEM = 0
	C_IPIF_DWIDTH = 64
	C_MAX_MEM_WIDTH = 32
	C_MIN_MEM_WIDTH = 8
	C_NUM_BANKS_MEM = 1
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[0].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[1].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[2].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[3].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[4].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[5].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[6].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[7].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[0].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[1].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[2].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[3].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[4].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[5].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[6].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[7].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[0].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[1].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[2].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[3].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[4].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[5].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[6].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[7].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[0].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[1].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[2].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[3].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[4].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[5].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[6].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[0].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[7].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[0].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[1].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[2].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[3].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[4].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[5].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[6].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[0].READ_REGISTER_BIT_GEN[7].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[0].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[1].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[2].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[3].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[4].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[5].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[6].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[1].READ_REGISTER_BIT_GEN[7].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[0].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[1].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[2].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[3].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[4].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[5].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[6].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[2].READ_REGISTER_BIT_GEN[7].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[0].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[1].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[2].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[3].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[4].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[5].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[6].RDDATA_BIT> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.READ_REGISTER_DATAMATCH_GEN[1].READ_REGISTER_MEM_BANK_GEN[3].READ_REGISTER_BIT_GEN[7].RDDATA_BIT> in unit <mem_steer>.
WARNING:Xst:1610 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/mem_steer.vhd" line 1033: Width mismatch. <mem_data_in> has a width of 64 bits but assigned expression is 32-bit wide.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.LAST_DATA> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.FINAL_READCE> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.FINAL_READCE_D1> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATAWIDTH_MATCH_GEN.RDACK> in unit <mem_steer>.
Entity <mem_steer> analyzed. Unit <mem_steer> generated.

Analyzing generic Entity <io_registers> in library <emc_common_v2_00_a> (Architecture <imp>).
	C_GLOBAL_DATAWIDTH_MATCH = 1
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_IPIF_AWIDTH = 32
	C_MAX_MEM_WIDTH = 32
	C_NUM_BANKS_MEM = 1
INFO:Xst:2679 - Register <mem_oen_reg_d1> in unit <io_registers> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <io_registers> analyzed. Unit <io_registers> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <or_gate_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_1> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_2> synthesized.


Synthesizing Unit <IPIF_Steer>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr> is never used.
WARNING:Xst:647 - Input <Decode_size> is never used.
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <or_gate_3>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_3> synthesized.


Synthesizing Unit <or_gate_4>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_4> synthesized.


Synthesizing Unit <ipic_if>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/ipic_if.vhd".
WARNING:Xst:647 - Input <Bus2IP_IBurst> is never used.
    Found 1-bit register for signal <Bus2Mem_RdReq>.
    Found 1-bit register for signal <Bus2Mem_WrReq>.
    Found 1-bit register for signal <Bus2Mem_Burst>.
    Found 1-bit register for signal <bus2ip_rdreq_d1>.
    Found 1-bit register for signal <bus2ip_wrreq_d1>.
    Found 1-bit register for signal <early_enable>.
    Found 1-bit register for signal <Mem2Bus_RdAddrAck_d1>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <ipic_if> synthesized.


Synthesizing Unit <mem_state_machine>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/mem_state_machine.vhd".
    Found finite state machine <FSM_0> for signal <crnt_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 31                                             |
    | Inputs             | 14                                             |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <LastDataValid>.
    Found 1-bit register for signal <mem2bus_wrack_d1>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <mem_state_machine> synthesized.


Synthesizing Unit <select_param>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/select_param.vhd".
    Using one-hot encoding for signal <mem_width>.
Unit <select_param> synthesized.


Synthesizing Unit <io_registers>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/io_registers.vhd".
WARNING:Xst:646 - Signal <mem_oen_reg_d1<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <mem_dq_i_reg> is never used or assigned.
    Register <mem_cken_reg> equivalent to <mem_adv_ldn_reg> has been removed
    Register <mem_lbon_reg> equivalent to <mem_adv_ldn_reg> has been removed
    Found 32-bit register for signal <Mem_DQ_I_int>.
    Found 32-bit register for signal <mem_a_reg>.
    Found 1-bit register for signal <mem_adv_ldn_reg>.
    Found 4-bit register for signal <mem_ben_reg>.
    Found 1-bit register for signal <mem_ce_reg<0>>.
    Found 1-bit register for signal <mem_cen_reg<0>>.
    Found 32-bit register for signal <mem_dq_o_reg>.
    Found 32-bit register for signal <mem_dq_t_reg>.
    Found 1-bit register for signal <mem_oen_reg<0>>.
    Found 4-bit register for signal <mem_qwen_reg>.
    Found 1-bit register for signal <mem_rnw_reg>.
    Found 1-bit register for signal <mem_rpn_reg>.
    Found 1-bit register for signal <mem_wen_reg>.
    Summary:
	inferred 143 D-type flip-flop(s).
Unit <io_registers> synthesized.


Synthesizing Unit <pselect>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<8:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<2>> is never used or assigned.
Unit <pselect> synthesized.


Synthesizing Unit <counter_bit>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd".
Unit <counter_bit> synthesized.


Synthesizing Unit <flex_addr_cntr>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used.
WARNING:Xst:1780 - Signal <x8x4> is never used or assigned.
Unit <flex_addr_cntr> synthesized.


Synthesizing Unit <mem_steer>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/mem_steer.vhd".
WARNING:Xst:1780 - Signal <mem_dq_o_i_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_oen_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_dq_o_i_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_oen_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_wrack_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_wrack_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <last_data_valid_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <last_data_valid_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <read_ce0_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_cnt_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_cnt_d2> is never used or assigned.
WARNING:Xst:646 - Signal <mem_data_in<32:63>> is assigned but never used.
WARNING:Xst:1780 - Signal <read_data_valid_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <read_data_valid_d2> is never used or assigned.
    Register <Mem2Bus_WrAddrAck> equivalent to <Mem2Bus_WrAck> has been removed
    Found 1-bit register for signal <Mem2Bus_WrAck>.
    Found 1-bit register for signal <mem_dq_t_d1>.
    Found 1-bit register for signal <mem_dq_t_d2>.
    Found 64-bit register for signal <mem_readdata_reg>.
    Found 8-bit register for signal <read_ce>.
    Found 1-bit register for signal <read_ce0_d1>.
    Found 8-bit register for signal <read_ce_reg1>.
    Summary:
	inferred  84 D-type flip-flop(s).
Unit <mem_steer> synthesized.


Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
Unit <ld_arith_reg_1> synthesized.


Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <q_i_ns_4$xor0000>.
Unit <ld_arith_reg_2> synthesized.


Synthesizing Unit <ld_arith_reg_3>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <q_i_ns_4$xor0000>.
Unit <ld_arith_reg_3> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:646 - Signal <Addr_Out_S_H> is assigned but never used.
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <Counter>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd".
Unit <Counter> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:1780 - Signal <Addr_Cnt_Size_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <Address_out_i> is never used or assigned.
WARNING:Xst:646 - Signal <s_h_size<0:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <BE_out_i> is never used or assigned.
Unit <addr_reg_cntr_brst_flex> synthesized.


Synthesizing Unit <addr_counter_mux>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/addr_counter_mux.vhd".
WARNING:Xst:646 - Signal <xfer<0>> is assigned but never used.
    Found 1-bit 8-to-1 multiplexer for signal <xfer$mux0000> created at line 290.
    Summary:
	inferred   1 Multiplexer(s).
Unit <addr_counter_mux> synthesized.


Synthesizing Unit <counters>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/counters.vhd".
    Found 1-bit register for signal <Trd_end>.
    Found 1-bit register for signal <Tlz_end>.
    Found 1-bit register for signal <Twr_end>.
    Found 1-bit register for signal <Thz_end>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <counters> synthesized.


Synthesizing Unit <EMC>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/emc.vhd".
WARNING:Xst:1780 - Signal <mem_be_int> is never used or assigned.
WARNING:Xst:1780 - Signal <Tlz_cnt_en> is never used or assigned.
WARNING:Xst:1780 - Signal <Thz_cnt_en> is never used or assigned.
Unit <EMC> synthesized.


Synthesizing Unit <plb_slave_attachment_indet>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd".
WARNING:Xst:647 - Input <MA2SA_Num> is never used.
WARNING:Xst:647 - Input <MUX2SA_BTerm> is never used.
WARNING:Xst:647 - Input <MA2SA_XferAck> is never used.
WARNING:Xst:647 - Input <MUX2SA_Retry> is never used.
WARNING:Xst:647 - Input <MUX2SA_AddrAck> is never used.
WARNING:Xst:647 - Input <MA2SA_Rd> is never used.
WARNING:Xst:647 - Input <MA2SA_Select> is never used.
WARNING:Xst:646 - Signal <plb_ordered_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_compress_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned.
WARNING:Xst:646 - Signal <plb_rdburst_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned.
WARNING:Xst:646 - Signal <plb_guarded_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_buslock_reg> is assigned but never used.
WARNING:Xst:646 - Signal <indeterminate_burst_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <cacheln_burst_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <Bus2IP_RdBurst_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <sl_rdwdaddr_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <rd_dphase_active_ns> is never used or assigned.
WARNING:Xst:646 - Signal <CS_Early_i> is assigned but never used.
WARNING:Xst:646 - Signal <plb_reqpri_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_lockerr_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <addr_cntr_clken_i> is never used or assigned.
WARNING:Xst:646 - Signal <plb_savalid_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <sl_wrbterm_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned.
WARNING:Xst:646 - Signal <plb_msize_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_wrburst_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendreq_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <sl_rdbterm_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <single_transfer_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned.
WARNING:Xst:646 - Signal <plb_wrprim_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_rdprim_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendpri_reg> is assigned but never used.
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Found finite state machine <FSM_1> for signal <addr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <data_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 32                                             |
    | Inputs             | 10                                             |
    | Outputs            | 15                                             |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 2-bit register for signal <Bus2IP_masterID_i>.
    Found 1-bit register for signal <bus2ip_rdreq_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_size_i>.
    Found 3-bit register for signal <bus2ip_type_i>.
    Found 1-bit register for signal <bus2ip_wrreq_i>.
    Found 1-bit register for signal <clear_sl_busy>.
    Found 4-bit down counter for signal <data_cycle_count>.
    Found 2-bit register for signal <master_id>.
    Found 1-bit register for signal <plb_abort_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 8-bit register for signal <plb_be_reg>.
    Found 2-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 64-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sig_inhib_Addr_cntr_ld>.
    Found 1-bit register for signal <sl_busy>.
    Found 4-bit register for signal <sl_mbusy_i>.
    Found 4-bit register for signal <sl_merr_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 1-bit register for signal <sl_rddack_i>.
    Found 64-bit register for signal <sl_rddbus_i>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wait_i>.
    Found 1-bit register for signal <sl_wrbterm_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 220 D-type flip-flop(s).
Unit <plb_slave_attachment_indet> synthesized.


Synthesizing Unit <plb_ipif>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd".
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used.
WARNING:Xst:647 - Input <PLB_MWrBTerm> is never used.
WARNING:Xst:647 - Input <PLB_MWrDAck> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstWrReq> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBusLock> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used.
WARNING:Xst:647 - Input <IP2Bus_PostedWrInh> is never used.
WARNING:Xst:647 - Input <IP2IP_Addr> is never used.
WARNING:Xst:647 - Input <PLB_MBusy> is never used.
WARNING:Xst:647 - Input <PLB_MRdDBus> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBurst> is never used.
WARNING:Xst:647 - Input <PLB_MSSize> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used.
WARNING:Xst:647 - Input <PLB_MAddrAck> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBE> is never used.
WARNING:Xst:647 - Input <PLB_MRdBTerm> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used.
WARNING:Xst:647 - Input <IP2Bus_IntrEvent<1>> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used.
WARNING:Xst:647 - Input <PLB_MRearbitrate> is never used.
WARNING:Xst:647 - Input <PLB_MRdDAck> is never used.
WARNING:Xst:647 - Input <PLB_MErr> is never used.
WARNING:Xst:647 - Input <IP2Bus_Addr> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstRdReq> is never used.
WARNING:Xst:646 - Signal <WFIFO2DMA_Vacancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstWrReq> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_WrAck> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_WrAck> is never used or assigned.
WARNING:Xst:646 - Signal <SA2MA_RdRdy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstBE> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_size_i> is assigned but never used.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_masterID_i> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_WrAck> is never used or assigned.
WARNING:Xst:646 - Signal <DMA2Intr_Intr> is assigned but never used.
WARNING:Xst:646 - Signal <IPIF_Reg_Interrupts> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstBurst> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_ErrAck> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_Error> is never used or assigned.
WARNING:Xst:646 - Signal <IP2Bus_AddrSel_i> is assigned but never used.
WARNING:Xst:1780 - Signal <IRPT2Bus_Data> is never used or assigned.
WARNING:Xst:646 - Signal <SA2MA_Retry> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_ToutSup> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA_SG_Retry> is never used or assigned.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Error> is never used or assigned.
WARNING:Xst:646 - Signal <DMA_MstBusLock> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Retry> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA2Bus_Data> is never used or assigned.
WARNING:Xst:646 - Signal <Bus2IP_SSize_i> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_type_i> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2IP_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <Bus_MnGrant> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstRdReq> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used.
WARNING:Xst:1780 - Signal <Bus2IP_BE_sa> is never used or assigned.
WARNING:Xst:1780 - Signal <WFIFO2DMA_AlmostFull> is never used or assigned.
WARNING:Xst:1780 - Signal <Intr2Bus_ToutSup> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA_SG_RdAck> is never used or assigned.
WARNING:Xst:646 - Signal <IPIF_Lvl_Interrupts> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_RdAck> is never used or assigned.
Unit <plb_ipif> synthesized.


Synthesizing Unit <plb_emc>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd".
WARNING:Xst:646 - Signal <memcon_cs_bus_full<1:3>> is assigned but never used.
Unit <plb_emc> synthesized.


Synthesizing Unit <plb_emc_0_wrapper>.
    Related source file is "C:/Baseline_9_Working_Folder/K-Fall09-Working_Copy/hdl/plb_emc_0_wrapper.vhd".
Unit <plb_emc_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 73
 1-bit register                                        : 52
 2-bit register                                        : 3
 3-bit register                                        : 2
 32-bit register                                       : 5
 4-bit register                                        : 5
 64-bit register                                       : 3
 8-bit register                                        : 3
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state> on signal <data_cntl_state[1:13]> with one-hot encoding.
------------------------------
 State       | Encoding
------------------------------
 idle        | 0000000000001
 wr_single   | 0000001000000
 wr_cl_brst1 | 0000000100000
 wr_cl_brst2 | 0000010000000
 wr_cl_brst3 | 0000100000000
 wr_indet1   | 0000000010000
 wr_indet2   | 0001000000000
 wr_indet3   | 0010000000000
 rd_single   | 0000000001000
 rd_cl_brst1 | 0000000000100
 rd_cl_brst2 | 0100000000000
 rd_indet1   | 0000000000010
 rd_indet2   | 1000000000000
------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/addr_cntl_state> on signal <addr_cntl_state[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 validate_req | 00
 rearbitrate  | 01
 gen_wait     | 11
 gen_addrack  | 10
--------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <plb_emc_0/I_EMC/MEM_STATE_MACHINE_I/crnt_state> on signal <crnt_state[1:3]> with sequential encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 write      | 001
 read       | 010
 wait_rdack | 100
 wrreq_end  | 011
------------------------
Loading device for application Rf_Device from file '2vp100.nph' in environment C:\Xilinx91i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 651
 Flip-Flops                                            : 651
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <mem_adv_ldn_reg> (without init value) has a constant value of 0 in block <io_registers>.
WARNING:Xst:1710 - FF/Latch  <sl_rdwdaddr_i_3> (without init value) has a constant value of 0 in block <plb_slave_attachment_indet>.
INFO:Xst:2261 - The FF/Latch <master_id_0> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_1> 
INFO:Xst:2261 - The FF/Latch <master_id_1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_0> 
WARNING:Xst:1710 - FF/Latch  <read_ce_reg1_7> (without init value) has a constant value of 0 in block <mem_steer>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <read_ce_reg1_6> (without init value) has a constant value of 0 in block <mem_steer>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <read_ce_reg1_5> (without init value) has a constant value of 0 in block <mem_steer>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <read_ce_reg1_4> (without init value) has a constant value of 0 in block <mem_steer>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <read_ce_reg1_3> (without init value) has a constant value of 0 in block <mem_steer>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <read_ce_reg1_2> (without init value) has a constant value of 0 in block <mem_steer>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <read_ce_reg1_1> (without init value) has a constant value of 0 in block <mem_steer>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <read_ce_reg1_0> (without init value) has a constant value of 0 in block <mem_steer>.
INFO:Xst:2261 - The FF/Latch <read_ce_3> in Unit <mem_steer> is equivalent to the following 3 FFs/Latches, which will be removed : <read_ce_2> <read_ce_1> <read_ce_0> 
INFO:Xst:2261 - The FF/Latch <read_ce_7> in Unit <mem_steer> is equivalent to the following 3 FFs/Latches, which will be removed : <read_ce_6> <read_ce_5> <read_ce_4> 
WARNING:Xst:2677 - Node <mem_dq_t_d1> of sequential type is unconnected in block <mem_steer>.
WARNING:Xst:2677 - Node <mem_dq_t_d2> of sequential type is unconnected in block <mem_steer>.
WARNING:Xst:1710 - FF/Latch  <sl_rearbitrate_i> (without init value) has a constant value of 0 in block <plb_slave_attachment_indet>.

Optimizing unit <plb_emc_0_wrapper> ...

Optimizing unit <ipic_if> ...

Optimizing unit <mem_state_machine> ...

Optimizing unit <io_registers> ...

Optimizing unit <flex_addr_cntr> ...

Optimizing unit <mem_steer> ...

Optimizing unit <ld_arith_reg_2> ...

Optimizing unit <ld_arith_reg_3> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <addr_reg_cntr_brst_flex> ...

Optimizing unit <addr_counter_mux> ...

Optimizing unit <plb_slave_attachment_indet> ...
INFO:Xst:2261 - The FF/Latch <addr_cntl_state_FFd1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <sl_wait_i> 
INFO:Xst:2261 - The FF/Latch <addr_cntl_state_FFd1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <sl_wait_i> 
INFO:Xst:2261 - The FF/Latch <addr_cntl_state_FFd1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <sl_wait_i> 
INFO:Xst:2261 - The FF/Latch <addr_cntl_state_FFd1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <sl_wait_i> 
WARNING:Xst:1710 - FF/Latch  <plb_emc_0/I_EMC/IPIC_IF_I/Bus2Mem_Burst> (without init value) has a constant value of 0 in block <plb_emc_0_wrapper>.
WARNING:Xst:2677 - Node <plb_emc_0/I_EMC/IPIC_IF_I/early_enable> of sequential type is unconnected in block <plb_emc_0_wrapper>.
WARNING:Xst:2677 - Node <plb_emc_0/I_EMC/IPIC_IF_I/Mem2Bus_RdAddrAck_d1> of sequential type is unconnected in block <plb_emc_0_wrapper>.
WARNING:Xst:2677 - Node <plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_type_i_0> of sequential type is unconnected in block <plb_emc_0_wrapper>.
WARNING:Xst:2677 - Node <plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_type_i_1> of sequential type is unconnected in block <plb_emc_0_wrapper>.
WARNING:Xst:2677 - Node <plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_type_i_2> of sequential type is unconnected in block <plb_emc_0_wrapper>.
WARNING:Xst:2677 - Node <plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_0> of sequential type is unconnected in block <plb_emc_0_wrapper>.
WARNING:Xst:2677 - Node <plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_1> of sequential type is unconnected in block <plb_emc_0_wrapper>.
WARNING:Xst:2677 - Node <plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_2> of sequential type is unconnected in block <plb_emc_0_wrapper>.
WARNING:Xst:2677 - Node <plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_3> of sequential type is unconnected in block <plb_emc_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 623
 Flip-Flops                                            : 623

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/plb_emc_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 367

Cell Usage :
# BELS                             : 571
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 76
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 125
#      LUT3_D                      : 6
#      LUT3_L                      : 3
#      LUT4                        : 185
#      LUT4_D                      : 6
#      LUT4_L                      : 1
#      MULT_AND                    : 23
#      MUXCY                       : 64
#      MUXCY_L                     : 6
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 61
# FlipFlops/Latches                : 623
#      FDR                         : 326
#      FDRE                        : 225
#      FDRS                        : 9
#      FDRSE                       : 9
#      FDS                         : 44
#      FDSE                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp100ff1704-6 

 Number of Slices:                     394  out of  44096     0%  
 Number of Slice Flip Flops:           559  out of  88192     0%  
 Number of 4 input LUTs:               408  out of  88192     0%  
 Number of IOs:                        367
 Number of bonded IOBs:                  0  out of   1040     0%  
    IOB Flip Flops:                     64

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                              | Load  |
-----------------------------------+--------------------------------------------------------------------+-------+
PLB_Clk                            | NONE(plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FFd13)| 623   |
-----------------------------------+--------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 5.967ns (Maximum Frequency: 167.587MHz)
   Minimum input arrival time before clock: 4.243ns
   Maximum output required time after clock: 0.374ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLB_Clk'
  Clock period: 5.967ns (frequency: 167.587MHz)
  Total number of paths / destination ports: 10520 / 893
-------------------------------------------------------------------------
Delay:               5.967ns (Levels of Logic = 4)
  Source:            plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_BKEND_CS_REG (FF)
  Destination:       plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_SNGL_S_H_REG (FF)
  Source Clock:      PLB_Clk rising
  Destination Clock: PLB_Clk rising

  Data Path: plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_BKEND_CS_REG to plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_SNGL_S_H_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           147   0.374   1.010  plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_BKEND_CS_REG (plb_emc_0/Bus2IP_CS<0>)
     LUT4_D:I2->O         30   0.313   0.929  plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_ack1 (plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_ack)
     LUT4:I0->O            4   0.313   0.514  plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_or00001 (plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/clear_sl_busy_ns)
     LUT4:I2->O            3   0.313   0.495  plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/decode_cs_ce_clr1 (plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/decode_cs_ce_clr)
     LUT3:I2->O           44   0.313   0.810  plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/clr_addr_be1 (plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/clr_addr_be)
     FDRE:R                    0.583          plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_SNGL_S_H_REG
    ----------------------------------------
    Total                      5.967ns (2.209ns logic, 3.758ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLB_Clk'
  Total number of paths / destination ports: 983 / 785
-------------------------------------------------------------------------
Offset:              4.243ns (Levels of Logic = 4)
  Source:            PLB_wrBurst (PAD)
  Destination:       plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_SNGL_S_H_REG (FF)
  Destination Clock: PLB_Clk rising

  Data Path: PLB_wrBurst to plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_SNGL_S_H_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I2->O            2   0.313   0.561  plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FFd13-In121 (plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/N29)
     LUT4:I1->O            4   0.313   0.514  plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_or00001 (plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/clear_sl_busy_ns)
     LUT4:I2->O            3   0.313   0.495  plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/decode_cs_ce_clr1 (plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/decode_cs_ce_clr)
     LUT3:I2->O           44   0.313   0.810  plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/clr_addr_be1 (plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/clr_addr_be)
     FDRE:R                    0.583          plb_emc_0/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_SNGL_S_H_REG
    ----------------------------------------
    Total                      4.243ns (1.863ns logic, 2.380ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLB_Clk'
  Total number of paths / destination ports: 193 / 193
-------------------------------------------------------------------------
Offset:              0.374ns (Levels of Logic = 0)
  Source:            plb_emc_0/I_EMC/IO_REGISTERS_I/mem_rnw_reg (FF)
  Destination:       Mem_RNW (PAD)
  Source Clock:      PLB_Clk rising

  Data Path: plb_emc_0/I_EMC/IO_REGISTERS_I/mem_rnw_reg to Mem_RNW
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              0   0.374   0.000  plb_emc_0/I_EMC/IO_REGISTERS_I/mem_rnw_reg (Mem_RNW)
    ----------------------------------------
    Total                      0.374ns (0.374ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
CPU : 20.66 / 20.73 s | Elapsed : 21.00 / 21.00 s
 
--> 

Total memory usage is 319388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  326 (   0 filtered)
Number of infos    :   10 (   0 filtered)

