library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity mux is
	port 
		( 
		X1, X2, X3, X4 : in STD_LOGIC;
		Res : out STD_LOGIC
		);
end comp_xor;

architecture dataflow of comp_xor is

begin

	Res <= X nand Y;

end dataflow;