

================================================================
== Vitis HLS Report for 'main_process'
================================================================
* Date:           Mon Oct 27 17:27:48 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        render
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.443 ns|     2.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_227_4  |   250240|   250240|      1955|          -|          -|   128|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 28 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 25 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 8 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.11>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [../src/main.cpp:3]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %i_a11"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i_a11, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %i_a12"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i_a12, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %i_a13"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i_a13, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %i_a21"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i_a21, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %i_a22"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i_a22, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %i_a23"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i_a23, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %i_a31"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i_a31, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %i_a32"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i_a32, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %i_a33"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i_a33, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i19 %i_p1"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i19 %i_p1, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i19 %i_p2"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i19 %i_p2, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i19 %i_p3"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i19 %i_p3, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %y_scale"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %y_scale, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %z_scale"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %z_scale, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_stream_V_data_V, i8 %data_stream_V_keep_V, i8 %data_stream_V_strb_V, i1 %data_stream_V_last_V, void @empty_12, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_stream_V_data_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_stream_V_keep_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_stream_V_strb_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_stream_V_last_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V, void @empty_12, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %output_stream_V_data_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %output_stream_V_keep_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %output_stream_V_strb_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%z_scale_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %z_scale"   --->   Operation 68 'read' 'z_scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%y_scale_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %y_scale"   --->   Operation 69 'read' 'y_scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%i_p3_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %i_p3"   --->   Operation 70 'read' 'i_p3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%i_p2_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %i_p2"   --->   Operation 71 'read' 'i_p2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%i_p1_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %i_p1"   --->   Operation 72 'read' 'i_p1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%i_a33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a33"   --->   Operation 73 'read' 'i_a33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%i_a32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a32"   --->   Operation 74 'read' 'i_a32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%i_a31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a31"   --->   Operation 75 'read' 'i_a31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%i_a23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a23"   --->   Operation 76 'read' 'i_a23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%i_a22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a22"   --->   Operation 77 'read' 'i_a22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%i_a21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a21"   --->   Operation 78 'read' 'i_a21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%i_a13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a13"   --->   Operation 79 'read' 'i_a13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%i_a12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a12"   --->   Operation 80 'read' 'i_a12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%i_a11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %i_a11"   --->   Operation 81 'read' 'i_a11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1, i64 666, i64 25, i64 18446744073709551615" [../src/main.cpp:16]   --->   Operation 82 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2, i64 666, i64 25, i64 18446744073709551615" [../src/main.cpp:16]   --->   Operation 83 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3, i64 666, i64 25, i64 18446744073709551615" [../src/main.cpp:16]   --->   Operation 84 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4, i64 666, i64 25, i64 18446744073709551615" [../src/main.cpp:16]   --->   Operation 85 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5, i64 666, i64 25, i64 18446744073709551615" [../src/main.cpp:16]   --->   Operation 86 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6, i64 666, i64 25, i64 18446744073709551615" [../src/main.cpp:16]   --->   Operation 87 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7, i64 666, i64 25, i64 18446744073709551615" [../src/main.cpp:16]   --->   Operation 88 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, i64 666, i64 25, i64 18446744073709551615" [../src/main.cpp:16]   --->   Operation 89 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, i64 666, i64 25, i64 18446744073709551615" [../src/main.cpp:16]   --->   Operation 90 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%state_load = load i1 %state" [../src/main.cpp:21]   --->   Operation 91 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln21 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 0, i1 %output_stream_V_last_V, i1 0, i1 0, void @empty_8" [../src/main.cpp:21]   --->   Operation 92 'specaxissidechannel' 'specaxissidechannel_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln21 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %data_stream_V_data_V, i8 %data_stream_V_keep_V, i8 %data_stream_V_strb_V, i1 0, i1 %data_stream_V_last_V, i1 0, i1 0, void @empty_7" [../src/main.cpp:21]   --->   Operation 93 'specaxissidechannel' 'specaxissidechannel_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %state_load, void %for.body.preheader, void %process_loop" [../src/main.cpp:21]   --->   Operation 94 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_process_Pipeline_reset_loop, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer"   --->   Operation 95 'call' 'call_ln0' <Predicate = (!state_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [../src/main.cpp:227]   --->   Operation 96 'alloca' 'n' <Predicate = (state_load)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%shl_i_i16_i609_i = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %i_p1_read, i14 0"   --->   Operation 97 'bitconcatenate' 'shl_i_i16_i609_i' <Predicate = (state_load)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%shl_i_i16_i326_i = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %i_p2_read, i14 0"   --->   Operation 98 'bitconcatenate' 'shl_i_i16_i326_i' <Predicate = (state_load)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%shl_i_i16_i_i = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %i_p3_read, i14 0"   --->   Operation 99 'bitconcatenate' 'shl_i_i16_i_i' <Predicate = (state_load)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 100 'wait' 'empty' <Predicate = (state_load)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (6.11ns)   --->   "%call_ln0 = call void @main_process_Pipeline_process_loop, i64 %data_stream_V_data_V, i8 %data_stream_V_keep_V, i8 %data_stream_V_strb_V, i1 %data_stream_V_last_V, i16 %i_a11_read, i16 %i_a12_read, i16 %i_a13_read, i33 %shl_i_i16_i609_i, i16 %i_a21_read, i16 %i_a22_read, i16 %i_a23_read, i33 %shl_i_i16_i326_i, i16 %i_a31_read, i16 %i_a32_read, i16 %i_a33_read, i33 %shl_i_i16_i_i, i12 %y_scale_read, i12 %z_scale_read, i16 %i_a11_read, i16 %i_a12_read, i16 %i_a13_read, i1 %last_signal, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1"   --->   Operation 101 'call' 'call_ln0' <Predicate = (state_load)> <Delay = 6.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln227 = store i8 127, i8 %n" [../src/main.cpp:227]   --->   Operation 102 'store' 'store_ln227' <Predicate = (state_load)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 103 [1/2] (5.12ns)   --->   "%call_ln0 = call void @main_process_Pipeline_reset_loop, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 5.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln42 = store i1 0, i1 %last_signal" [../src/main.cpp:42]   --->   Operation 104 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.58ns)   --->   "%br_ln44 = br void %if.end435" [../src/main.cpp:44]   --->   Operation 105 'br' 'br_ln44' <Predicate = true> <Delay = 1.58>

State 3 <SV = 1> <Delay = 0.00>
ST_3 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_process_Pipeline_process_loop, i64 %data_stream_V_data_V, i8 %data_stream_V_keep_V, i8 %data_stream_V_strb_V, i1 %data_stream_V_last_V, i16 %i_a11_read, i16 %i_a12_read, i16 %i_a13_read, i33 %shl_i_i16_i609_i, i16 %i_a21_read, i16 %i_a22_read, i16 %i_a23_read, i33 %shl_i_i16_i326_i, i16 %i_a31_read, i16 %i_a32_read, i16 %i_a33_read, i33 %shl_i_i16_i_i, i12 %y_scale_read, i12 %z_scale_read, i16 %i_a11_read, i16 %i_a12_read, i16 %i_a13_read, i1 %last_signal, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%empty_68 = wait i32 @_ssdm_op_Wait"   --->   Operation 107 'wait' 'empty_68' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%empty_69 = wait i32 @_ssdm_op_Wait"   --->   Operation 108 'wait' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_process_Pipeline_write_loop, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 5.12>
ST_6 : Operation 110 [1/2] (5.12ns)   --->   "%call_ln0 = call void @main_process_Pipeline_write_loop, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 5.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%empty_70 = wait i32 @_ssdm_op_Wait"   --->   Operation 111 'wait' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln227 = br void %VITIS_LOOP_228_5" [../src/main.cpp:227]   --->   Operation 112 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.50>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%n_1 = load i8 %n" [../src/main.cpp:227]   --->   Operation 113 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %n_1, i32 7" [../src/main.cpp:227]   --->   Operation 114 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %tmp, void %VITIS_LOOP_228_5.split, void %for.inc427.preheader" [../src/main.cpp:227]   --->   Operation 115 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln227 = trunc i8 %n_1" [../src/main.cpp:227]   --->   Operation 116 'trunc' 'trunc_ln227' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%empty_73 = wait i32 @_ssdm_op_Wait"   --->   Operation 117 'wait' 'empty_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln227 = call void @main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i7 %trunc_ln227, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1" [../src/main.cpp:227]   --->   Operation 118 'call' 'call_ln227' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 119 [1/1] (1.91ns)   --->   "%add_ln227 = add i8 %n_1, i8 255" [../src/main.cpp:227]   --->   Operation 119 'add' 'add_ln227' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln227 = store i8 %add_ln227, i8 %n" [../src/main.cpp:227]   --->   Operation 120 'store' 'store_ln227' <Predicate = (!tmp)> <Delay = 1.58>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%empty_71 = wait i32 @_ssdm_op_Wait"   --->   Operation 121 'wait' 'empty_71' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_process_Pipeline_VITIS_LOOP_274_14, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V"   --->   Operation 122 'call' 'call_ln0' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 2.85>
ST_9 : Operation 123 [1/2] (2.85ns)   --->   "%call_ln227 = call void @main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i7 %trunc_ln227, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1" [../src/main.cpp:227]   --->   Operation 123 'call' 'call_ln227' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%empty_74 = wait i32 @_ssdm_op_Wait"   --->   Operation 124 'wait' 'empty_74' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%empty_75 = wait i32 @_ssdm_op_Wait"   --->   Operation 125 'wait' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_process_Pipeline_VITIS_LOOP_238_7, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V"   --->   Operation 126 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 4.99>
ST_12 : Operation 127 [1/2] (4.99ns)   --->   "%call_ln0 = call void @main_process_Pipeline_VITIS_LOOP_238_7, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V"   --->   Operation 127 'call' 'call_ln0' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%empty_76 = wait i32 @_ssdm_op_Wait"   --->   Operation 128 'wait' 'empty_76' <Predicate = true> <Delay = 0.00>

State 14 <SV = 12> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%empty_77 = wait i32 @_ssdm_op_Wait"   --->   Operation 129 'wait' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln227 = call void @main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i7 %trunc_ln227, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4" [../src/main.cpp:227]   --->   Operation 130 'call' 'call_ln227' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 2.85>
ST_15 : Operation 131 [1/2] (2.85ns)   --->   "%call_ln227 = call void @main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i7 %trunc_ln227, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4" [../src/main.cpp:227]   --->   Operation 131 'call' 'call_ln227' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%empty_78 = wait i32 @_ssdm_op_Wait"   --->   Operation 132 'wait' 'empty_78' <Predicate = true> <Delay = 0.00>

State 17 <SV = 15> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%empty_79 = wait i32 @_ssdm_op_Wait"   --->   Operation 133 'wait' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_process_Pipeline_VITIS_LOOP_253_10, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V"   --->   Operation 134 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 16> <Delay = 4.99>
ST_18 : Operation 135 [1/2] (4.99ns)   --->   "%call_ln0 = call void @main_process_Pipeline_VITIS_LOOP_253_10, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V"   --->   Operation 135 'call' 'call_ln0' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 17> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%empty_80 = wait i32 @_ssdm_op_Wait"   --->   Operation 136 'wait' 'empty_80' <Predicate = true> <Delay = 0.00>

State 20 <SV = 18> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%empty_81 = wait i32 @_ssdm_op_Wait"   --->   Operation 137 'wait' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [2/2] (0.00ns)   --->   "%call_ln227 = call void @main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i7 %trunc_ln227, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7" [../src/main.cpp:227]   --->   Operation 138 'call' 'call_ln227' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 19> <Delay = 2.85>
ST_21 : Operation 139 [1/2] (2.85ns)   --->   "%call_ln227 = call void @main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i7 %trunc_ln227, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7" [../src/main.cpp:227]   --->   Operation 139 'call' 'call_ln227' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 20> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%empty_82 = wait i32 @_ssdm_op_Wait"   --->   Operation 140 'wait' 'empty_82' <Predicate = true> <Delay = 0.00>

State 23 <SV = 21> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%empty_83 = wait i32 @_ssdm_op_Wait"   --->   Operation 141 'wait' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_process_Pipeline_VITIS_LOOP_268_13, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V"   --->   Operation 142 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 22> <Delay = 4.99>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln227 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [../src/main.cpp:227]   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln227' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln227 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../src/main.cpp:227]   --->   Operation 144 'specloopname' 'specloopname_ln227' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 145 [1/2] (4.99ns)   --->   "%call_ln0 = call void @main_process_Pipeline_VITIS_LOOP_268_13, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V"   --->   Operation 145 'call' 'call_ln0' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln227 = br void %VITIS_LOOP_228_5" [../src/main.cpp:227]   --->   Operation 146 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>

State 25 <SV = 7> <Delay = 5.12>
ST_25 : Operation 147 [1/2] (5.12ns)   --->   "%call_ln0 = call void @main_process_Pipeline_VITIS_LOOP_274_14, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V"   --->   Operation 147 'call' 'call_ln0' <Predicate = true> <Delay = 5.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 8> <Delay = 1.26>
ST_26 : Operation 148 [1/1] (0.00ns)   --->   "%empty_72 = wait i32 @_ssdm_op_Wait"   --->   Operation 148 'wait' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 149 [2/2] (1.26ns)   --->   "%write_ln282 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i24 0, i3 0, i3 0, i1 1" [../src/main.cpp:282]   --->   Operation 149 'write' 'write_ln282' <Predicate = true> <Delay = 1.26> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>

State 27 <SV = 9> <Delay = 1.58>
ST_27 : Operation 150 [1/2] (1.26ns)   --->   "%write_ln282 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i24 0, i3 0, i3 0, i1 1" [../src/main.cpp:282]   --->   Operation 150 'write' 'write_ln282' <Predicate = true> <Delay = 1.26> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_27 : Operation 151 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end435"   --->   Operation 151 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 28 <SV = 23> <Delay = 0.00>
ST_28 : Operation 152 [1/1] (0.00ns)   --->   "%storemerge = phi i1 0, void %for.inc427.preheader, i1 1, void %for.body.preheader"   --->   Operation 152 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln43 = store i1 %storemerge, i1 %state" [../src/main.cpp:43]   --->   Operation 153 'store' 'store_ln43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln285 = ret" [../src/main.cpp:285]   --->   Operation 154 'ret' 'ret_ln285' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.500ns.

 <State 1>: 6.111ns
The critical path consists of the following:
	wire read operation ('z_scale_read') on port 'z_scale' [82]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'main_process_Pipeline_process_loop' [119]  (6.111 ns)

 <State 2>: 5.120ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'main_process_Pipeline_reset_loop' [110]  (5.120 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 5.120ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'main_process_Pipeline_write_loop' [122]  (5.120 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 3.503ns
The critical path consists of the following:
	'load' operation 8 bit ('n', ../src/main.cpp:227) on local variable 'n', ../src/main.cpp:227 [127]  (0.000 ns)
	'add' operation 8 bit ('add_ln227', ../src/main.cpp:227) [151]  (1.915 ns)
	'store' operation 0 bit ('store_ln227', ../src/main.cpp:227) of variable 'add_ln227', ../src/main.cpp:227 on local variable 'n', ../src/main.cpp:227 [152]  (1.588 ns)

 <State 9>: 2.853ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln227', ../src/main.cpp:227) to 'main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6' [135]  (2.853 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 4.999ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'main_process_Pipeline_VITIS_LOOP_238_7' [138]  (4.999 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 2.853ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln227', ../src/main.cpp:227) to 'main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9' [141]  (2.853 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 4.999ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'main_process_Pipeline_VITIS_LOOP_253_10' [144]  (4.999 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 2.853ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln227', ../src/main.cpp:227) to 'main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12' [147]  (2.853 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 4.999ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'main_process_Pipeline_VITIS_LOOP_268_13' [150]  (4.999 ns)

 <State 25>: 5.120ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'main_process_Pipeline_VITIS_LOOP_274_14' [156]  (5.120 ns)

 <State 26>: 1.265ns
The critical path consists of the following:
	axis write operation ('write_ln282', ../src/main.cpp:282) on port 'output_stream_V_data_V' (../src/main.cpp:282) [158]  (1.265 ns)

 <State 27>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('storemerge') [161]  (1.588 ns)

 <State 28>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
