static inline void F_1 ( void )\r\n{\r\nunsigned int V_1 = 0 ;\r\nF_2 ( V_2 , V_3 ) ;\r\nV_1 = F_3 ( V_4 ) ;\r\nV_1 |= 0x80 ;\r\nF_2 ( V_2 , V_3 ) ;\r\nF_2 ( V_1 , V_4 ) ;\r\n#ifdef F_4\r\nF_5 (KERN_INFO DPFX\r\nL_1 ,\r\ncr_data) ;\r\n#endif\r\n}\r\nstatic inline void F_6 ( void )\r\n{\r\nunsigned int V_1 = 0 ;\r\nF_2 ( 0x07 , V_3 ) ;\r\nF_2 ( V_5 , V_4 ) ;\r\nF_2 ( 0x30 , V_3 ) ;\r\nV_1 = F_3 ( V_4 ) ;\r\nV_1 |= 0x01 ;\r\nF_2 ( 0x30 , V_3 ) ;\r\nF_2 ( V_1 , V_4 ) ;\r\n#ifdef F_4\r\nF_5 (KERN_INFO DPFX L_2 ) ;\r\n#endif\r\n}\r\nstatic void F_7 ( void )\r\n{\r\nunsigned char V_6 , V_7 = 0 ;\r\nF_2 ( 0x60 , V_3 ) ;\r\nV_7 = F_3 ( V_4 ) ;\r\nF_2 ( 0x61 , V_3 ) ;\r\nV_6 = F_3 ( V_4 ) ;\r\nV_8 = ( V_7 << 8 ) + V_6 ;\r\n#ifdef F_4\r\nF_5 (KERN_INFO DPFX\r\nL_3 ,\r\naddr_l, addr_h, swc_base_addr) ;\r\n#endif\r\n}\r\nstatic inline void F_8 ( void )\r\n{\r\nF_2 ( F_3 ( V_8 + 0x0f ) | 0x03 , V_8 + 0x0f ) ;\r\n#ifdef F_4\r\nF_5 (KERN_INFO DPFX L_4 ) ;\r\n#endif\r\n}\r\nstatic inline void F_9 ( char V_9 )\r\n{\r\nF_2 ( V_9 , V_8 + V_10 ) ;\r\n#ifdef F_4\r\nF_5 (KERN_INFO DPFX L_5 , pc87413_time) ;\r\n#endif\r\n}\r\nstatic inline void F_10 ( void )\r\n{\r\nF_2 ( F_3 ( V_8 + V_11 ) | 0x01 , V_8 + V_11 ) ;\r\n#ifdef F_4\r\nF_5 (KERN_INFO DPFX L_6 ) ;\r\n#endif\r\n}\r\nstatic inline void F_11 ( void )\r\n{\r\nF_2 ( F_3 ( V_8 + V_12 ) | 0x80 , V_8 + V_12 ) ;\r\n#ifdef F_4\r\nF_5 (KERN_INFO DPFX L_7 ) ;\r\n#endif\r\n}\r\nstatic inline void F_12 ( void )\r\n{\r\nF_2 ( F_3 ( V_8 + V_12 ) & 0x7f , V_8 + V_12 ) ;\r\n#ifdef F_4\r\nF_5 (KERN_INFO DPFX L_8 ) ;\r\n#endif\r\n}\r\nstatic inline void F_13 ( void )\r\n{\r\nF_2 ( F_3 ( V_8 + V_11 ) | 0x80 , V_8 + V_11 ) ;\r\n#ifdef F_4\r\nF_5 (KERN_INFO DPFX L_9 ) ;\r\n#endif\r\n}\r\nstatic inline void F_14 ( void )\r\n{\r\nF_2 ( F_3 ( V_8 + V_11 ) & 0x7f , V_8 + V_11 ) ;\r\n#ifdef F_4\r\nF_5 (KERN_INFO DPFX L_10 ) ;\r\n#endif\r\n}\r\nstatic void F_15 ( void )\r\n{\r\nF_16 ( & V_13 ) ;\r\nF_8 () ;\r\nF_9 ( V_14 ) ;\r\nF_10 () ;\r\nF_11 () ;\r\nF_13 () ;\r\nF_17 ( & V_13 ) ;\r\n}\r\nstatic void F_18 ( void )\r\n{\r\nF_16 ( & V_13 ) ;\r\nF_8 () ;\r\nF_12 () ;\r\nF_14 () ;\r\nF_9 ( 0 ) ;\r\nF_17 ( & V_13 ) ;\r\n}\r\nstatic void F_19 ( void )\r\n{\r\nF_16 ( & V_13 ) ;\r\nF_8 () ;\r\nF_12 () ;\r\nF_14 () ;\r\nF_9 ( V_14 ) ;\r\nF_10 () ;\r\nF_11 () ;\r\nF_13 () ;\r\nF_17 ( & V_13 ) ;\r\n}\r\nstatic int F_20 ( struct V_15 * V_15 , struct V_16 * V_16 )\r\n{\r\nif ( F_21 ( 0 , & V_17 ) )\r\nreturn - V_18 ;\r\nif ( V_19 )\r\nF_22 ( V_20 ) ;\r\nF_19 () ;\r\nF_5 (KERN_INFO MODNAME\r\nL_11 , timeout) ;\r\nreturn F_23 ( V_15 , V_16 ) ;\r\n}\r\nstatic int F_24 ( struct V_15 * V_15 , struct V_16 * V_16 )\r\n{\r\nif ( V_21 == 42 ) {\r\nF_18 () ;\r\nF_5 (KERN_INFO MODNAME\r\nL_12 ) ;\r\n} else {\r\nF_5 (KERN_CRIT MODNAME\r\nL_13 ) ;\r\nF_19 () ;\r\n}\r\nF_25 ( 0 , & V_17 ) ;\r\nV_21 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_26 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_27 ( struct V_16 * V_16 , const char T_2 * V_22 ,\r\nT_3 V_23 , T_4 * V_24 )\r\n{\r\nif ( V_23 ) {\r\nif ( ! V_19 ) {\r\nT_3 V_25 ;\r\nV_21 = 0 ;\r\nfor ( V_25 = 0 ; V_25 != V_23 ; V_25 ++ ) {\r\nchar V_26 ;\r\nif ( F_28 ( V_26 , V_22 + V_25 ) )\r\nreturn - V_27 ;\r\nif ( V_26 == 'V' )\r\nV_21 = 42 ;\r\n}\r\n}\r\nF_19 () ;\r\n}\r\nreturn V_23 ;\r\n}\r\nstatic long F_29 ( struct V_16 * V_16 , unsigned int V_28 ,\r\nunsigned long V_29 )\r\n{\r\nint V_30 ;\r\nunion {\r\nstruct V_31 T_2 * V_32 ;\r\nint T_2 * V_25 ;\r\n} V_33 ;\r\nstatic const struct V_31 V_32 = {\r\n. V_34 = V_35 |\r\nV_36 |\r\nV_37 ,\r\n. V_38 = 1 ,\r\n. V_39 = L_14 ,\r\n} ;\r\nV_33 . V_25 = ( int T_2 * ) V_29 ;\r\nswitch ( V_28 ) {\r\ncase V_40 :\r\nreturn F_30 ( V_33 . V_32 , & V_32 ,\r\nsizeof( V_32 ) ) ? - V_27 : 0 ;\r\ncase V_41 :\r\nreturn F_31 ( F_26 () , V_33 . V_25 ) ;\r\ncase V_42 :\r\nreturn F_31 ( 0 , V_33 . V_25 ) ;\r\ncase V_43 :\r\n{\r\nint V_34 , V_44 = - V_45 ;\r\nif ( F_28 ( V_34 , V_33 . V_25 ) )\r\nreturn - V_27 ;\r\nif ( V_34 & V_46 ) {\r\nF_18 () ;\r\nV_44 = 0 ;\r\n}\r\nif ( V_34 & V_47 ) {\r\nF_15 () ;\r\nV_44 = 0 ;\r\n}\r\nreturn V_44 ;\r\n}\r\ncase V_48 :\r\nF_19 () ;\r\n#ifdef F_4\r\nF_5 (KERN_INFO DPFX L_15 ) ;\r\n#endif\r\nreturn 0 ;\r\ncase V_49 :\r\nif ( F_28 ( V_30 , V_33 . V_25 ) )\r\nreturn - V_27 ;\r\nV_30 /= 60 ;\r\nif ( V_30 < 0 || V_30 > V_50 )\r\nreturn - V_45 ;\r\nV_14 = V_30 ;\r\nF_19 () ;\r\ncase V_51 :\r\nV_30 = V_14 * 60 ;\r\nreturn F_31 ( V_30 , V_33 . V_25 ) ;\r\ndefault:\r\nreturn - V_52 ;\r\n}\r\n}\r\nstatic int F_32 ( struct V_53 * V_54 ,\r\nunsigned long V_55 ,\r\nvoid * V_56 )\r\n{\r\nif ( V_55 == V_57 || V_55 == V_58 )\r\nF_18 () ;\r\nreturn V_59 ;\r\n}\r\nstatic int T_5 F_33 ( void )\r\n{\r\nint V_60 ;\r\nF_5 (KERN_INFO PFX L_16 VERSION L_17 ,\r\nWDT_INDEX_IO_PORT) ;\r\nif ( ! F_34 ( V_61 , 2 , V_62 ) )\r\nreturn - V_18 ;\r\nV_60 = F_35 ( & V_63 ) ;\r\nif ( V_60 != 0 ) {\r\nF_5 (KERN_ERR PFX\r\nL_18 , ret) ;\r\n}\r\nV_60 = F_36 ( & V_64 ) ;\r\nif ( V_60 != 0 ) {\r\nF_5 (KERN_ERR PFX\r\nL_19 ,\r\nWATCHDOG_MINOR, ret) ;\r\ngoto V_65;\r\n}\r\nF_5 (KERN_INFO PFX L_20 , timeout) ;\r\nF_1 () ;\r\nF_6 () ;\r\nF_7 () ;\r\nif ( ! F_37 ( V_8 , 0x20 , V_62 ) ) {\r\nF_5 (KERN_ERR PFX\r\nL_21 , swc_base_addr) ;\r\nV_60 = - V_18 ;\r\ngoto V_66;\r\n}\r\nF_15 () ;\r\nF_38 ( V_61 , 2 ) ;\r\nreturn 0 ;\r\nV_66:\r\nF_39 ( & V_64 ) ;\r\nV_65:\r\nF_40 ( & V_63 ) ;\r\nF_38 ( V_61 , 2 ) ;\r\nreturn V_60 ;\r\n}\r\nstatic void T_6 F_41 ( void )\r\n{\r\nif ( ! V_19 ) {\r\nF_18 () ;\r\nF_5 (KERN_INFO MODNAME L_22 ) ;\r\n}\r\nF_39 ( & V_64 ) ;\r\nF_40 ( & V_63 ) ;\r\nF_38 ( V_8 , 0x20 ) ;\r\nF_5 (KERN_INFO MODNAME L_23 ) ;\r\n}
