library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity comp_10 is
	port(
		cmp_a : in std_logic_vector();
		cmp_s : out std_logic
		);
end comp_10;

architecture arch of comp_10 is
	begin
		cmp_s <= '1' when cmp_a >= 15 else '0';
end arch;