// Seed: 480085222
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    output tri id_5,
    input wor id_6
    , id_18,
    input tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    output wire id_11,
    output tri0 id_12,
    input wire id_13,
    input wor id_14,
    output wire id_15,
    output tri1 id_16
);
endmodule
module module_1 (
    output wire id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    output uwire id_5,
    input wor id_6,
    input tri0 id_7,
    output supply1 id_8,
    input uwire id_9,
    input tri1 id_10
);
  wire id_12;
  wire id_13;
  supply1 id_14 = id_6;
  module_0(
      id_8,
      id_8,
      id_6,
      id_9,
      id_9,
      id_8,
      id_6,
      id_14,
      id_4,
      id_2,
      id_10,
      id_0,
      id_14,
      id_14,
      id_2,
      id_14,
      id_8
  );
  tri1 id_15 = 1'd0;
  wire id_16;
  wire id_17;
  wire id_18;
  wire id_19;
endmodule
