///Register `CORE_0_PIF_PMS_CONSTRAIN_2` reader
pub type R = crate::R<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC>;
///Register `CORE_0_PIF_PMS_CONSTRAIN_2` writer
pub type W = crate::W<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC>;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT` reader - Core0 access bt permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_R = crate::FieldReader;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT` writer - Core0 access bt permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0` reader - Core0 access i2c_ext0 permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_R = crate::FieldReader;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0` writer - Core0 access i2c_ext0 permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0` reader - Core0 access uhci0 permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_R = crate::FieldReader;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0` writer - Core0 access uhci0 permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST` reader - Core0 access slchost permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST_R = crate::FieldReader;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST` writer - Core0 access slchost permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT` reader - Core0 access rmt permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_R = crate::FieldReader;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT` writer - Core0 access rmt permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PCNT` reader - Core0 access pcnt permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PCNT_R = crate::FieldReader;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PCNT` writer - Core0 access pcnt permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PCNT_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLC` reader - Core0 access slc permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLC_R = crate::FieldReader;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLC` writer - Core0 access slc permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLC_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC` reader - Core0 access ledc permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_R = crate::FieldReader;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC` writer - Core0 access ledc permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP` reader - Core0 access backup permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP_R = crate::FieldReader;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP` writer - Core0 access backup permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB` reader - Core0 access bb permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_R = crate::FieldReader;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB` writer - Core0 access bb permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM0` reader - Core0 access pwm0 permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM0_R = crate::FieldReader;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM0` writer - Core0 access pwm0 permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM0_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP` reader - Core0 access timergroup permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_R = crate::FieldReader;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP` writer - Core0 access timergroup permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1` reader - Core0 access timergroup1 permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_R = crate::FieldReader;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1` writer - Core0 access timergroup1 permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER` reader - Core0 access systimer permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_R = crate::FieldReader;
///Field `CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER` writer - Core0 access systimer permission in world0.
pub type CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
impl R {
    ///Bits 0:1 - Core0 access bt permission in world0.
    #[inline(always)]
    pub fn core_0_pif_pms_constrain_world_0_bt(&self) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_R {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_R::new((self.bits & 3) as u8)
    }
    ///Bits 4:5 - Core0 access i2c_ext0 permission in world0.
    #[inline(always)]
    pub fn core_0_pif_pms_constrain_world_0_i2c_ext0(
        &self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_R {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_R::new(((self.bits >> 4) & 3) as u8)
    }
    ///Bits 6:7 - Core0 access uhci0 permission in world0.
    #[inline(always)]
    pub fn core_0_pif_pms_constrain_world_0_uhci0(
        &self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_R {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_R::new(((self.bits >> 6) & 3) as u8)
    }
    ///Bits 8:9 - Core0 access slchost permission in world0.
    #[inline(always)]
    pub fn core_0_pif_pms_constrain_world_0_slchost(
        &self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST_R {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST_R::new(((self.bits >> 8) & 3) as u8)
    }
    ///Bits 10:11 - Core0 access rmt permission in world0.
    #[inline(always)]
    pub fn core_0_pif_pms_constrain_world_0_rmt(&self) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_R {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_R::new(((self.bits >> 10) & 3) as u8)
    }
    ///Bits 12:13 - Core0 access pcnt permission in world0.
    #[inline(always)]
    pub fn core_0_pif_pms_constrain_world_0_pcnt(&self) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PCNT_R {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PCNT_R::new(((self.bits >> 12) & 3) as u8)
    }
    ///Bits 14:15 - Core0 access slc permission in world0.
    #[inline(always)]
    pub fn core_0_pif_pms_constrain_world_0_slc(&self) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLC_R {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLC_R::new(((self.bits >> 14) & 3) as u8)
    }
    ///Bits 16:17 - Core0 access ledc permission in world0.
    #[inline(always)]
    pub fn core_0_pif_pms_constrain_world_0_ledc(&self) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_R {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_R::new(((self.bits >> 16) & 3) as u8)
    }
    ///Bits 18:19 - Core0 access backup permission in world0.
    #[inline(always)]
    pub fn core_0_pif_pms_constrain_world_0_backup(
        &self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP_R {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP_R::new(((self.bits >> 18) & 3) as u8)
    }
    ///Bits 22:23 - Core0 access bb permission in world0.
    #[inline(always)]
    pub fn core_0_pif_pms_constrain_world_0_bb(&self) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_R {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_R::new(((self.bits >> 22) & 3) as u8)
    }
    ///Bits 24:25 - Core0 access pwm0 permission in world0.
    #[inline(always)]
    pub fn core_0_pif_pms_constrain_world_0_pwm0(&self) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM0_R {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM0_R::new(((self.bits >> 24) & 3) as u8)
    }
    ///Bits 26:27 - Core0 access timergroup permission in world0.
    #[inline(always)]
    pub fn core_0_pif_pms_constrain_world_0_timergroup(
        &self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_R {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_R::new(((self.bits >> 26) & 3) as u8)
    }
    ///Bits 28:29 - Core0 access timergroup1 permission in world0.
    #[inline(always)]
    pub fn core_0_pif_pms_constrain_world_0_timergroup1(
        &self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_R {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_R::new(((self.bits >> 28) & 3) as u8)
    }
    ///Bits 30:31 - Core0 access systimer permission in world0.
    #[inline(always)]
    pub fn core_0_pif_pms_constrain_world_0_systimer(
        &self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_R {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_R::new(((self.bits >> 30) & 3) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CORE_0_PIF_PMS_CONSTRAIN_2")
            .field(
                "core_0_pif_pms_constrain_world_0_bt",
                &self.core_0_pif_pms_constrain_world_0_bt(),
            )
            .field(
                "core_0_pif_pms_constrain_world_0_i2c_ext0",
                &self.core_0_pif_pms_constrain_world_0_i2c_ext0(),
            )
            .field(
                "core_0_pif_pms_constrain_world_0_uhci0",
                &self.core_0_pif_pms_constrain_world_0_uhci0(),
            )
            .field(
                "core_0_pif_pms_constrain_world_0_slchost",
                &self.core_0_pif_pms_constrain_world_0_slchost(),
            )
            .field(
                "core_0_pif_pms_constrain_world_0_rmt",
                &self.core_0_pif_pms_constrain_world_0_rmt(),
            )
            .field(
                "core_0_pif_pms_constrain_world_0_pcnt",
                &self.core_0_pif_pms_constrain_world_0_pcnt(),
            )
            .field(
                "core_0_pif_pms_constrain_world_0_slc",
                &self.core_0_pif_pms_constrain_world_0_slc(),
            )
            .field(
                "core_0_pif_pms_constrain_world_0_ledc",
                &self.core_0_pif_pms_constrain_world_0_ledc(),
            )
            .field(
                "core_0_pif_pms_constrain_world_0_backup",
                &self.core_0_pif_pms_constrain_world_0_backup(),
            )
            .field(
                "core_0_pif_pms_constrain_world_0_bb",
                &self.core_0_pif_pms_constrain_world_0_bb(),
            )
            .field(
                "core_0_pif_pms_constrain_world_0_pwm0",
                &self.core_0_pif_pms_constrain_world_0_pwm0(),
            )
            .field(
                "core_0_pif_pms_constrain_world_0_timergroup",
                &self.core_0_pif_pms_constrain_world_0_timergroup(),
            )
            .field(
                "core_0_pif_pms_constrain_world_0_timergroup1",
                &self.core_0_pif_pms_constrain_world_0_timergroup1(),
            )
            .field(
                "core_0_pif_pms_constrain_world_0_systimer",
                &self.core_0_pif_pms_constrain_world_0_systimer(),
            )
            .finish()
    }
}
impl W {
    ///Bits 0:1 - Core0 access bt permission in world0.
    #[inline(always)]
    #[must_use]
    pub fn core_0_pif_pms_constrain_world_0_bt(
        &mut self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_W<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC> {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_W::new(self, 0)
    }
    ///Bits 4:5 - Core0 access i2c_ext0 permission in world0.
    #[inline(always)]
    #[must_use]
    pub fn core_0_pif_pms_constrain_world_0_i2c_ext0(
        &mut self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_W<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC> {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_W::new(self, 4)
    }
    ///Bits 6:7 - Core0 access uhci0 permission in world0.
    #[inline(always)]
    #[must_use]
    pub fn core_0_pif_pms_constrain_world_0_uhci0(
        &mut self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_W<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC> {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_W::new(self, 6)
    }
    ///Bits 8:9 - Core0 access slchost permission in world0.
    #[inline(always)]
    #[must_use]
    pub fn core_0_pif_pms_constrain_world_0_slchost(
        &mut self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST_W<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC> {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLCHOST_W::new(self, 8)
    }
    ///Bits 10:11 - Core0 access rmt permission in world0.
    #[inline(always)]
    #[must_use]
    pub fn core_0_pif_pms_constrain_world_0_rmt(
        &mut self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_W<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC> {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_W::new(self, 10)
    }
    ///Bits 12:13 - Core0 access pcnt permission in world0.
    #[inline(always)]
    #[must_use]
    pub fn core_0_pif_pms_constrain_world_0_pcnt(
        &mut self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PCNT_W<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC> {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PCNT_W::new(self, 12)
    }
    ///Bits 14:15 - Core0 access slc permission in world0.
    #[inline(always)]
    #[must_use]
    pub fn core_0_pif_pms_constrain_world_0_slc(
        &mut self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLC_W<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC> {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SLC_W::new(self, 14)
    }
    ///Bits 16:17 - Core0 access ledc permission in world0.
    #[inline(always)]
    #[must_use]
    pub fn core_0_pif_pms_constrain_world_0_ledc(
        &mut self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_W<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC> {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_W::new(self, 16)
    }
    ///Bits 18:19 - Core0 access backup permission in world0.
    #[inline(always)]
    #[must_use]
    pub fn core_0_pif_pms_constrain_world_0_backup(
        &mut self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP_W<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC> {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BACKUP_W::new(self, 18)
    }
    ///Bits 22:23 - Core0 access bb permission in world0.
    #[inline(always)]
    #[must_use]
    pub fn core_0_pif_pms_constrain_world_0_bb(
        &mut self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_W<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC> {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_W::new(self, 22)
    }
    ///Bits 24:25 - Core0 access pwm0 permission in world0.
    #[inline(always)]
    #[must_use]
    pub fn core_0_pif_pms_constrain_world_0_pwm0(
        &mut self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM0_W<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC> {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWM0_W::new(self, 24)
    }
    ///Bits 26:27 - Core0 access timergroup permission in world0.
    #[inline(always)]
    #[must_use]
    pub fn core_0_pif_pms_constrain_world_0_timergroup(
        &mut self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_W<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC> {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_W::new(self, 26)
    }
    ///Bits 28:29 - Core0 access timergroup1 permission in world0.
    #[inline(always)]
    #[must_use]
    pub fn core_0_pif_pms_constrain_world_0_timergroup1(
        &mut self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_W<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC> {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_W::new(self, 28)
    }
    ///Bits 30:31 - Core0 access systimer permission in world0.
    #[inline(always)]
    #[must_use]
    pub fn core_0_pif_pms_constrain_world_0_systimer(
        &mut self,
    ) -> CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_W<CORE_0_PIF_PMS_CONSTRAIN_2_SPEC> {
        CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_W::new(self, 30)
    }
}
/**Core0 access peripherals permission configuration register 2.

You can [`read`](crate::generic::Reg::read) this register and get [`core_0_pif_pms_constrain_2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_0_pif_pms_constrain_2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct CORE_0_PIF_PMS_CONSTRAIN_2_SPEC;
impl crate::RegisterSpec for CORE_0_PIF_PMS_CONSTRAIN_2_SPEC {
    type Ux = u32;
}
///`read()` method returns [`core_0_pif_pms_constrain_2::R`](R) reader structure
impl crate::Readable for CORE_0_PIF_PMS_CONSTRAIN_2_SPEC {}
///`write(|w| ..)` method takes [`core_0_pif_pms_constrain_2::W`](W) writer structure
impl crate::Writable for CORE_0_PIF_PMS_CONSTRAIN_2_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets CORE_0_PIF_PMS_CONSTRAIN_2 to value 0xffcf_fff3
impl crate::Resettable for CORE_0_PIF_PMS_CONSTRAIN_2_SPEC {
    const RESET_VALUE: u32 = 0xffcf_fff3;
}
