`timescale 1 ns / 1 ps
// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
 
module Arbiter_Y_Arbiter_Y_Pipeline_aby (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        num_ite_Y,
        fifo_out_din,
        fifo_out_full_n,
        fifo_out_write,
        fifo_in_0_dout,
        fifo_in_0_empty_n,
        fifo_in_0_read,
        fifo_in_1_dout,
        fifo_in_1_empty_n,
        fifo_in_1_read,
        fifo_in_2_dout,
        fifo_in_2_empty_n,
        fifo_in_2_read,
        fifo_in_3_dout,
        fifo_in_3_empty_n,
        fifo_in_3_read,
        sext_ln218,
        sext_ln219
);
parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] num_ite_Y;
output  [64:0] fifo_out_din;
input   fifo_out_full_n;
output   fifo_out_write;
input  [64:0] fifo_in_0_dout;
input   fifo_in_0_empty_n;
output   fifo_in_0_read;
input  [64:0] fifo_in_1_dout;
input   fifo_in_1_empty_n;
output   fifo_in_1_read;
input  [64:0] fifo_in_2_dout;
input   fifo_in_2_empty_n;
output   fifo_in_2_read;
input  [64:0] fifo_in_3_dout;
input   fifo_in_3_empty_n;
output   fifo_in_3_read;
input  [28:0] sext_ln218;
input  [27:0] sext_ln219;
reg ap_idle;
reg fifo_out_write;
reg fifo_in_0_read;
reg fifo_in_1_read;
reg fifo_in_2_read;
reg fifo_in_3_read;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln222_fu_279_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire  signed [31:0] sext_ln219_cast_fu_217_p1;
reg  signed [31:0] sext_ln219_cast_reg_530;
wire  signed [31:0] sext_ln218_cast_fu_221_p1;
reg  signed [31:0] sext_ln218_cast_reg_535;
reg   [0:0] ap_phi_mux_empty_phi_fu_182_p8;
wire   [0:0] tmp_1_nbreadreq_fu_124_p3;
wire   [0:0] ap_phi_reg_pp0_iter1_empty_reg_179;
wire   [1:0] trunc_ln222_fu_284_p1;
wire   [0:0] tmp_2_nbreadreq_fu_116_p3;
wire   [0:0] tmp_3_nbreadreq_fu_108_p3;
wire   [0:0] tmp_nbreadreq_fu_132_p3;
reg   [95:0] ap_phi_mux_p_in_phi_fu_199_p8;
wire   [95:0] tmp_6_fu_352_p4;
wire   [95:0] ap_phi_reg_pp0_iter1_p_in_reg_196;
wire   [0:0] and_ln225_fu_288_p2;
wire   [95:0] tmp_7_fu_329_p4;
wire   [95:0] tmp_8_fu_306_p4;
wire   [95:0] tmp_5_fu_375_p4;
reg   [31:0] o_idx_fu_78;
wire   [31:0] o_idx_5_fu_451_p3;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [31:0] c_idx_fu_82;
wire   [31:0] c_idx_5_fu_438_p3;
reg   [31:0] i_fu_86;
wire   [31:0] i_2_fu_414_p2;
wire   [0:0] fifo_in_2_read_nbread_fu_148_p2_0;
wire   [0:0] fifo_in_1_read_nbread_fu_154_p2_0;
wire   [0:0] fifo_in_0_read_nbread_fu_160_p2_0;
wire   [0:0] fifo_in_3_read_nbread_fu_166_p2_0;
wire    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln227_fu_386_p2;
wire   [0:0] and_ln225_fu_288_p1;
wire   [63:0] trunc_ln78_3_fu_302_p1;
wire   [63:0] trunc_ln78_2_fu_325_p1;
wire   [63:0] trunc_ln78_1_fu_348_p1;
wire   [63:0] trunc_ln78_fu_371_p1;
wire   [63:0] tmp_s_fu_391_p4;
wire   [31:0] c_idx_4_fu_420_p2;
wire   [0:0] icmp_ln233_fu_432_p2;
wire   [31:0] o_idx_4_fu_426_p2;
wire   [0:0] icmp_ln234_fu_446_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_347;
wire    ap_ce_reg;
// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 o_idx_fu_78 = 32'd0;
#0 c_idx_fu_82 = 32'd0;
#0 i_fu_86 = 32'd0;
#0 ap_done_reg = 1'b0;
end
Arbiter_Y_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            c_idx_fu_82 <= 32'd0;
        end else if ((1'b1 == ap_condition_347)) begin
            c_idx_fu_82 <= c_idx_5_fu_438_p3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_86 <= 32'd0;
        end else if ((1'b1 == ap_condition_347)) begin
            i_fu_86 <= i_2_fu_414_p2;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            o_idx_fu_78 <= 32'd0;
        end else if ((1'b1 == ap_condition_347)) begin
            o_idx_fu_78 <= o_idx_5_fu_451_p3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sext_ln218_cast_reg_535 <= sext_ln218_cast_fu_221_p1;
        sext_ln219_cast_reg_530 <= sext_ln219_cast_fu_217_p1;
    end
end
always @ (*) begin
    if (((icmp_ln222_fu_279_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end
always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if ((icmp_ln222_fu_279_p2 == 1'd1)) begin
        if ((trunc_ln222_fu_284_p1 == 2'd3)) begin
            ap_phi_mux_empty_phi_fu_182_p8 = tmp_nbreadreq_fu_132_p3;
        end else if ((trunc_ln222_fu_284_p1 == 2'd2)) begin
            ap_phi_mux_empty_phi_fu_182_p8 = tmp_3_nbreadreq_fu_108_p3;
        end else if ((trunc_ln222_fu_284_p1 == 2'd1)) begin
            ap_phi_mux_empty_phi_fu_182_p8 = tmp_2_nbreadreq_fu_116_p3;
        end else if ((trunc_ln222_fu_284_p1 == 2'd0)) begin
            ap_phi_mux_empty_phi_fu_182_p8 = tmp_1_nbreadreq_fu_124_p3;
        end else begin
            ap_phi_mux_empty_phi_fu_182_p8 = ap_phi_reg_pp0_iter1_empty_reg_179;
        end
    end else begin
        ap_phi_mux_empty_phi_fu_182_p8 = ap_phi_reg_pp0_iter1_empty_reg_179;
    end
end
always @ (*) begin
    if (((1'd1 == and_ln225_fu_288_p2) & (icmp_ln222_fu_279_p2 == 1'd1))) begin
        if ((trunc_ln222_fu_284_p1 == 2'd3)) begin
            ap_phi_mux_p_in_phi_fu_199_p8 = tmp_5_fu_375_p4;
        end else if ((trunc_ln222_fu_284_p1 == 2'd2)) begin
            ap_phi_mux_p_in_phi_fu_199_p8 = tmp_8_fu_306_p4;
        end else if ((trunc_ln222_fu_284_p1 == 2'd1)) begin
            ap_phi_mux_p_in_phi_fu_199_p8 = tmp_7_fu_329_p4;
        end else if ((trunc_ln222_fu_284_p1 == 2'd0)) begin
            ap_phi_mux_p_in_phi_fu_199_p8 = tmp_6_fu_352_p4;
        end else begin
            ap_phi_mux_p_in_phi_fu_199_p8 = ap_phi_reg_pp0_iter1_p_in_reg_196;
        end
    end else begin
        ap_phi_mux_p_in_phi_fu_199_p8 = ap_phi_reg_pp0_iter1_p_in_reg_196;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((trunc_ln222_fu_284_p1 == 2'd0) & (1'd1 == and_ln225_fu_288_p2) & (fifo_in_0_empty_n == 1'b1) & (icmp_ln222_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_in_0_read = 1'b1;
    end else begin
        fifo_in_0_read = 1'b0;
    end
end
always @ (*) begin
    if (((trunc_ln222_fu_284_p1 == 2'd1) & (1'd1 == and_ln225_fu_288_p2) & (fifo_in_1_empty_n == 1'b1) & (icmp_ln222_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_in_1_read = 1'b1;
    end else begin
        fifo_in_1_read = 1'b0;
    end
end
always @ (*) begin
    if (((trunc_ln222_fu_284_p1 == 2'd2) & (1'd1 == and_ln225_fu_288_p2) & (fifo_in_2_empty_n == 1'b1) & (icmp_ln222_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_in_2_read = 1'b1;
    end else begin
        fifo_in_2_read = 1'b0;
    end
end
always @ (*) begin
    if (((trunc_ln222_fu_284_p1 == 2'd3) & (1'd1 == and_ln225_fu_288_p2) & (fifo_in_3_empty_n == 1'b1) & (icmp_ln222_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_in_3_read = 1'b1;
    end else begin
        fifo_in_3_read = 1'b0;
    end
end
always @ (*) begin
    if (((1'd1 == and_ln225_fu_288_p2) & (fifo_out_full_n == 1'b1) & (icmp_ln222_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln227_fu_386_p2 == 1'd1))) begin
        fifo_out_write = 1'b1;
    end else begin
        fifo_out_write = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign and_ln225_fu_288_p1 = fifo_out_full_n;
assign and_ln225_fu_288_p2 = (ap_phi_mux_empty_phi_fu_182_p8 & and_ln225_fu_288_p1);
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);
always @ (*) begin
    ap_condition_347 = ((1'd1 == and_ln225_fu_288_p2) & (icmp_ln222_fu_279_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_enable_reg_pp0_iter0 = ap_start_int;
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;
assign ap_phi_reg_pp0_iter1_empty_reg_179 = 'bx;
assign ap_phi_reg_pp0_iter1_p_in_reg_196 = 'bx;
assign c_idx_4_fu_420_p2 = (c_idx_fu_82 + 32'd1);
assign c_idx_5_fu_438_p3 = ((icmp_ln233_fu_432_p2[0:0] == 1'b1) ? 32'd0 : c_idx_4_fu_420_p2);
assign fifo_in_0_read_nbread_fu_160_p2_0 = fifo_in_0_empty_n;
assign fifo_in_1_read_nbread_fu_154_p2_0 = fifo_in_1_empty_n;
assign fifo_in_2_read_nbread_fu_148_p2_0 = fifo_in_2_empty_n;
assign fifo_in_3_read_nbread_fu_166_p2_0 = fifo_in_3_empty_n;
assign fifo_out_din = {{1'd0}, {tmp_s_fu_391_p4}};
assign i_2_fu_414_p2 = (i_fu_86 + 32'd1);
assign icmp_ln222_fu_279_p2 = (($signed(i_fu_86) < $signed(num_ite_Y)) ? 1'b1 : 1'b0);
assign icmp_ln227_fu_386_p2 = (($signed(o_idx_fu_78) < $signed(sext_ln219_cast_reg_530)) ? 1'b1 : 1'b0);
assign icmp_ln233_fu_432_p2 = ((c_idx_4_fu_420_p2 == 32'd4) ? 1'b1 : 1'b0);
assign icmp_ln234_fu_446_p2 = ((o_idx_4_fu_426_p2 == sext_ln218_cast_reg_535) ? 1'b1 : 1'b0);
assign o_idx_4_fu_426_p2 = (o_idx_fu_78 + 32'd1);
assign o_idx_5_fu_451_p3 = ((icmp_ln234_fu_446_p2[0:0] == 1'b1) ? 32'd0 : o_idx_4_fu_426_p2);
assign sext_ln218_cast_fu_221_p1 = $signed(sext_ln218);
assign sext_ln219_cast_fu_217_p1 = $signed(sext_ln219);
assign tmp_1_nbreadreq_fu_124_p3 = fifo_in_0_empty_n;
assign tmp_2_nbreadreq_fu_116_p3 = fifo_in_1_empty_n;
assign tmp_3_nbreadreq_fu_108_p3 = fifo_in_2_empty_n;
assign tmp_5_fu_375_p4 = {{{trunc_ln78_fu_371_p1}, {31'd0}}, {fifo_in_3_read_nbread_fu_166_p2_0}};
assign tmp_6_fu_352_p4 = {{{trunc_ln78_1_fu_348_p1}, {31'd0}}, {fifo_in_0_read_nbread_fu_160_p2_0}};
assign tmp_7_fu_329_p4 = {{{trunc_ln78_2_fu_325_p1}, {31'd0}}, {fifo_in_1_read_nbread_fu_154_p2_0}};
assign tmp_8_fu_306_p4 = {{{trunc_ln78_3_fu_302_p1}, {31'd0}}, {fifo_in_2_read_nbread_fu_148_p2_0}};
assign tmp_nbreadreq_fu_132_p3 = fifo_in_3_empty_n;
assign tmp_s_fu_391_p4 = {{ap_phi_mux_p_in_phi_fu_199_p8[95:32]}};
assign trunc_ln222_fu_284_p1 = c_idx_fu_82[1:0];
assign trunc_ln78_1_fu_348_p1 = fifo_in_0_dout[63:0];
assign trunc_ln78_2_fu_325_p1 = fifo_in_1_dout[63:0];
assign trunc_ln78_3_fu_302_p1 = fifo_in_2_dout[63:0];
assign trunc_ln78_fu_371_p1 = fifo_in_3_dout[63:0];
endmodule