# ########################################################################
# Copyright (C) 2022 Advanced Micro Devices, Inc. All rights Reserved.
#
# Permission is hereby granted, free of charge, to any person obtaining a copy
# of this software and associated documentation files (the "Software"), to deal
# in the Software without restriction, including without limitation the rights
# to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
# copies of the Software, and to permit persons to whom the Software is
# furnished to do so, subject to the following conditions:
#
# The above copyright notice and this permission notice shall be included in
# all copies or substantial portions of the Software.
#
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
# OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
# THE SOFTWARE.
#
# ########################################################################

---
include: rocsparse_common.yaml
include: known_bugs.yaml

Definitions:
  - &alpha_beta_range_quick
    - { alpha:   1.0, beta: -1.0, alphai:  1.0, betai: -0.5 }
    - { alpha:  -0.5, beta:  0.5, alphai: -0.5, betai:  1.0 }

  - &alpha_beta_range_checkin
    - { alpha:   0.0, beta:  1.0,  alphai:  1.5, betai:  0.5 }
    - { alpha:   3.0, beta:  1.0,  alphai:  2.0, betai: -0.5 }

  - &alpha_beta_range_nightly
    - { alpha:  -0.5, beta:  0.5,  alphai:  1.0, betai: -0.5 }
    - { alpha:  -1.0, beta: -0.5,  alphai:  0.0, betai:  0.0 }

Tests:
- name: spmm_batched_csc_bad_arg
  category: pre_checkin
  function: spmm_batched_csc_bad_arg
  indextype: *i32i32_i64i32_i64i64
  precision: *single_double_precisions_complex_real

# ##############################
# # Quick
# ##############################
- name: spmm_batched_csc
  category: quick
  function: spmm_batched_csc
  indextype: *i32i32_i64i32_i64i64
  precision: *double_only_precisions
  M: [15, 32]
  N: [2, 3]
  K: [7, 27]
  batch_count_A: [1, 3]
  batch_count_B: [2, 7]
  batch_count_C: [2, 7]
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none, rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero, rocsparse_index_base_one]
  matrix: [rocsparse_matrix_random]
  spmm_alg: [rocsparse_spmm_alg_csr]
  order: [rocsparse_order_column, rocsparse_order_row]

- name: spmm_batched_csc
  category: quick
  function: spmm_batched_csc
  indextype: *i32i32_i64i32_i64i64
  precision: *double_only_precisions
  M: [155, 326]
  N: [22, 39, 43]
  K: [72, 117, 279]
  batch_count_A: [15, 39]
  batch_count_B: [24, 78]
  batch_count_C: [23, 75]
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none, rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_one]
  matrix: [rocsparse_matrix_random]
  spmm_alg: [rocsparse_spmm_alg_csr]
  order: [rocsparse_order_row]

- name: spmm_batched_csc
  category: quick
  function: spmm_batched_csc
  indextype: *i32i32_i64i32_i64i64
  precision: *double_only_precisions
  M: [1552, 3263]
  N: [393, 443]
  K: [1177, 2796]
  batch_count_A: [155, 234, 393]
  batch_count_B: [243, 312, 782]
  batch_count_C: [235, 364, 752]
  alpha_beta: *alpha_beta_range_quick
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none, rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_random]
  spmm_alg: [rocsparse_spmm_alg_csr]
  order: [rocsparse_order_column]

##############################
# Precheckin
##############################
- name: spmm_batched_csc_file
  category: pre_checkin
  function: spmm_batched_csc
  indextype: *i64i32
  precision: *double_only_precisions
  M: 1
  N: [15]
  K: 1
  batch_count_A: [13]
  batch_count_B: [1]
  batch_count_C: [13]
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_transpose]
  transB: [rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr]
  order: [rocsparse_order_column]
  filename: [bmwcra_1]

- name: spmm_batched_csc_file
  category: pre_checkin
  function: spmm_batched_csc
  indextype: *i64i32
  precision: *single_double_precisions
  M: 1
  N: [9]
  K: 1
  batch_count_A: [1]
  batch_count_B: [3]
  batch_count_C: [3]
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr]
  order: [rocsparse_order_row]
  filename: [amazon0312]

- name: spmm_batched_csc_file
  category: pre_checkin
  function: spmm_batched_csc
  indextype: *i64i32
  precision: *double_only_precisions
  M: 1
  N: [6]
  K: 1
  batch_count_A: [12]
  batch_count_B: [12]
  batch_count_C: [12]
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr]
  order: [rocsparse_order_row]
  filename: [scircuit]

- name: spmm_batched_csc_file
  category: pre_checkin
  function: spmm_batched_csc
  indextype: *i64i32
  precision: *double_only_precisions_complex
  M: 1
  N: [17]
  K: 1
  batch_count_A: [5]
  batch_count_B: [1]
  batch_count_C: [5]
  alpha_beta: *alpha_beta_range_checkin
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_one]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr]
  order: [rocsparse_order_row]
  filename: [Chebyshev4]

##############################
# Nightly
##############################

- name: spmm_batched_csc
  category: nightly
  function: spmm_batched_csc
  indextype: *i32i32_i64i32_i64i64
  precision: *single_double_precisions_complex_real
  M: [431]
  N: [273]
  K: [97]
  batch_count_A: [1]
  batch_count_B: [23]
  batch_count_C: [23]
  alpha_beta: *alpha_beta_range_nightly
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_random]
  spmm_alg: [rocsparse_spmm_alg_csr]
  order: [rocsparse_order_column]

- name: spmm_batched_csc_file
  category: nightly
  function: spmm_batched_csc
  indextype: *i64i32
  precision: *double_only_precisions
  M: 1
  N: [14]
  K: 1
  batch_count_A: [4]
  batch_count_B: [1]
  batch_count_C: [4]
  alpha_beta: *alpha_beta_range_nightly
  transA: [rocsparse_operation_transpose]
  transB: [rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_one]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr]
  order: [rocsparse_order_column, rocsparse_order_row]
  filename: [sme3Dc]

- name: spmm_batched_csc_file
  category: nightly
  function: spmm_batched_csc
  indextype: *i32_i64
  precision: *double_only_precisions
  M: 1
  N: [48]
  K: 1
  batch_count_A: [2]
  batch_count_B: [2]
  batch_count_C: [2]
  alpha_beta: *alpha_beta_range_nightly
  transA: [rocsparse_operation_transpose]
  transB: [rocsparse_operation_none]
  baseA: [rocsparse_index_base_one]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr]
  order: [rocsparse_order_row]
  filename: [shipsec1]

- name: spmm_batched_csc_file
  category: nightly
  function: spmm_batched_csc
  indextype: *i32_i64
  precision: *single_double_precisions_complex
  M: 1
  N: [12]
  K: 1
  batch_count_A: [7]
  batch_count_B: [1]
  batch_count_C: [7]
  alpha_beta: *alpha_beta_range_nightly
  transA: [rocsparse_operation_none]
  transB: [rocsparse_operation_transpose]
  baseA: [rocsparse_index_base_zero]
  matrix: [rocsparse_matrix_file_rocalution]
  spmm_alg: [rocsparse_spmm_alg_csr]
  order: [rocsparse_order_column]
  filename: [Chevron2]
