
typedef unsigned long size_t;
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;

typedef int bool;






struct ath_hw {int dummy; } ;


 int AR_PHY_CHAN_SPUR_MASK ;
 int AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A ;
 int AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A ;
 int AR_PHY_PILOT_SPUR_MASK ;
 int AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A ;
 int AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A ;
 int AR_PHY_SFCORR_EXT ;
 int AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD ;
 int AR_PHY_SPUR_MASK_A ;
 int AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A ;
 int AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A ;
 int AR_PHY_SPUR_REG ;
 int AR_PHY_SPUR_REG_ENABLE_MASK_PPM ;
 int AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT ;
 int AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI ;
 int AR_PHY_SPUR_REG_MASK_RATE_CNTL ;
 int AR_PHY_TIMING11 ;
 int AR_PHY_TIMING11_SPUR_DELTA_PHASE ;
 int AR_PHY_TIMING11_SPUR_FREQ_SD ;
 int AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC ;
 int AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR ;
 int AR_PHY_TIMING4 ;
 int AR_PHY_TIMING4_ENABLE_CHAN_MASK ;
 int AR_PHY_TIMING4_ENABLE_PILOT_MASK ;
 int AR_PHY_TIMING4_ENABLE_SPUR_FILTER ;
 int AR_PHY_TIMING4_ENABLE_SPUR_RSSI ;
 int REG_RMW_FIELD (struct ath_hw*,int ,int ,int ) ;

__attribute__((used)) static void ar9003_hw_spur_ofdm_clear(struct ath_hw *ah)
{
 REG_RMW_FIELD(ah, AR_PHY_TIMING4,
        AR_PHY_TIMING4_ENABLE_SPUR_FILTER, 0);
 REG_RMW_FIELD(ah, AR_PHY_TIMING11,
        AR_PHY_TIMING11_SPUR_FREQ_SD, 0);
 REG_RMW_FIELD(ah, AR_PHY_TIMING11,
        AR_PHY_TIMING11_SPUR_DELTA_PHASE, 0);
 REG_RMW_FIELD(ah, AR_PHY_SFCORR_EXT,
        AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD, 0);
 REG_RMW_FIELD(ah, AR_PHY_TIMING11,
        AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC, 0);
 REG_RMW_FIELD(ah, AR_PHY_TIMING11,
        AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR, 0);
 REG_RMW_FIELD(ah, AR_PHY_TIMING4,
        AR_PHY_TIMING4_ENABLE_SPUR_RSSI, 0);
 REG_RMW_FIELD(ah, AR_PHY_SPUR_REG,
        AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI, 0);
 REG_RMW_FIELD(ah, AR_PHY_SPUR_REG,
        AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT, 0);

 REG_RMW_FIELD(ah, AR_PHY_SPUR_REG,
        AR_PHY_SPUR_REG_ENABLE_MASK_PPM, 0);
 REG_RMW_FIELD(ah, AR_PHY_TIMING4,
        AR_PHY_TIMING4_ENABLE_PILOT_MASK, 0);
 REG_RMW_FIELD(ah, AR_PHY_TIMING4,
        AR_PHY_TIMING4_ENABLE_CHAN_MASK, 0);
 REG_RMW_FIELD(ah, AR_PHY_PILOT_SPUR_MASK,
        AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A, 0);
 REG_RMW_FIELD(ah, AR_PHY_SPUR_MASK_A,
        AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A, 0);
 REG_RMW_FIELD(ah, AR_PHY_CHAN_SPUR_MASK,
        AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A, 0);
 REG_RMW_FIELD(ah, AR_PHY_PILOT_SPUR_MASK,
        AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A, 0);
 REG_RMW_FIELD(ah, AR_PHY_CHAN_SPUR_MASK,
        AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A, 0);
 REG_RMW_FIELD(ah, AR_PHY_SPUR_MASK_A,
        AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A, 0);
 REG_RMW_FIELD(ah, AR_PHY_SPUR_REG,
        AR_PHY_SPUR_REG_MASK_RATE_CNTL, 0);
}
