

================================================================
== Vitis HLS Report for 'merlin_memcpy_0_1_Pipeline_merlinL0'
================================================================
* Date:           Thu Dec 12 14:54:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_2mm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    37817|    37817|  0.151 ms|  0.151 ms|  37817|  37817|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- merlinL0  |    37815|    37815|        17|          1|          1|  37800|       yes|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      238|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      399|      281|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       95|    -|
|Register             |        -|     -|      820|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1219|      710|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |urem_12ns_5ns_12_16_1_U11  |urem_12ns_5ns_12_16_1  |        0|   0|  399|  281|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                      |                       |        0|   0|  399|  281|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_461_p2                  |         +|   0|  0|  23|          16|           1|
    |add_ln51_1_fu_435_p2                |         +|   0|  0|  39|          32|          17|
    |add_ln51_2_fu_546_p2                |         +|   0|  0|  39|          32|          17|
    |add_ln51_fu_588_p2                  |         +|   0|  0|  17|          12|          12|
    |i_2_fu_416_p2                       |         +|   0|  0|  23|          16|           1|
    |sub_ln51_fu_582_p2                  |         -|   0|  0|  17|          12|          12|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op68_read_state17      |       and|   0|  0|   2|           1|           1|
    |icmp_ln42_fu_467_p2                 |      icmp|   0|  0|  23|          16|           4|
    |icmp_ln46_fu_410_p2                 |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln51_fu_426_p2                 |      icmp|   0|  0|  10|           3|           1|
    |select_ln42_fu_473_p3               |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 238|         160|         102|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_369_p4       |  14|          3|  256|        768|
    |i_fu_156                             |   9|          2|   16|         32|
    |merlin_gmem_kernel_2mm_32_0_blk_n_R  |   9|          2|    1|          2|
    |phi_mul94_fu_144                     |   9|          2|   32|         64|
    |phi_mul_fu_148                       |   9|          2|   32|         64|
    |phi_urem_fu_140                      |   9|          2|   16|         32|
    |shiftreg_fu_152                      |   9|          2|  224|        448|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  95|         21|  580|       1416|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+-----+----+-----+-----------+
    |                      Name                     |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                      |    1|   0|    1|          0|
    |ap_done_reg                                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg               |    1|   0|    1|          0|
    |i_fu_156                                       |   16|   0|   16|          0|
    |icmp_ln46_reg_662                              |    1|   0|    1|          0|
    |icmp_ln51_reg_666                              |    1|   0|    1|          0|
    |merlin_gmem_kernel_2mm_32_0_addr_read_reg_679  |  256|   0|  256|          0|
    |phi_mul94_fu_144                               |   32|   0|   32|          0|
    |phi_mul_fu_148                                 |   32|   0|   32|          0|
    |phi_urem_fu_140                                |   16|   0|   16|          0|
    |shiftreg_fu_152                                |  224|   0|  224|          0|
    |trunc_ln51_3_reg_675                           |    4|   0|    4|          0|
    |urem_ln51_reg_684                              |   12|   0|   12|          0|
    |icmp_ln46_reg_662                              |   64|  32|    1|          0|
    |icmp_ln51_reg_666                              |   64|  32|    1|          0|
    |trunc_ln51_3_reg_675                           |   64|  32|    4|          0|
    +-----------------------------------------------+-----+----+-----+-----------+
    |Total                                          |  820|  96|  634|          0|
    +-----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWVALID   |  out|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWREADY   |   in|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWADDR    |  out|   64|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWID      |  out|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWLEN     |  out|   32|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWSIZE    |  out|    3|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWBURST   |  out|    2|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWLOCK    |  out|    2|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWCACHE   |  out|    4|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWPROT    |  out|    3|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWQOS     |  out|    4|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWREGION  |  out|    4|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_AWUSER    |  out|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_WVALID    |  out|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_WREADY    |   in|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_WDATA     |  out|  256|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_WSTRB     |  out|   32|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_WLAST     |  out|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_WID       |  out|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_WUSER     |  out|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARVALID   |  out|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARREADY   |   in|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARADDR    |  out|   64|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARID      |  out|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARLEN     |  out|   32|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARSIZE    |  out|    3|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARBURST   |  out|    2|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARLOCK    |  out|    2|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARCACHE   |  out|    4|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARPROT    |  out|    3|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARQOS     |  out|    4|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARREGION  |  out|    4|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_ARUSER    |  out|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_RVALID    |   in|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_RREADY    |  out|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_RDATA     |   in|  256|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_RLAST     |   in|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_RID       |   in|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_RFIFONUM  |   in|    9|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_RUSER     |   in|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_RRESP     |   in|    2|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_BVALID    |   in|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_BREADY    |  out|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_BRESP     |   in|    2|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_BID       |   in|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_0_BUSER     |   in|    1|       m_axi|          merlin_gmem_kernel_2mm_32_0|       pointer|
|dst_0_address0                              |  out|   12|   ap_memory|                                dst_0|         array|
|dst_0_ce0                                   |  out|    1|   ap_memory|                                dst_0|         array|
|dst_0_we0                                   |  out|    1|   ap_memory|                                dst_0|         array|
|dst_0_d0                                    |  out|   32|   ap_memory|                                dst_0|         array|
|dst_1_address0                              |  out|   12|   ap_memory|                                dst_1|         array|
|dst_1_ce0                                   |  out|    1|   ap_memory|                                dst_1|         array|
|dst_1_we0                                   |  out|    1|   ap_memory|                                dst_1|         array|
|dst_1_d0                                    |  out|   32|   ap_memory|                                dst_1|         array|
|dst_2_address0                              |  out|   12|   ap_memory|                                dst_2|         array|
|dst_2_ce0                                   |  out|    1|   ap_memory|                                dst_2|         array|
|dst_2_we0                                   |  out|    1|   ap_memory|                                dst_2|         array|
|dst_2_d0                                    |  out|   32|   ap_memory|                                dst_2|         array|
|dst_3_address0                              |  out|   12|   ap_memory|                                dst_3|         array|
|dst_3_ce0                                   |  out|    1|   ap_memory|                                dst_3|         array|
|dst_3_we0                                   |  out|    1|   ap_memory|                                dst_3|         array|
|dst_3_d0                                    |  out|   32|   ap_memory|                                dst_3|         array|
|dst_4_address0                              |  out|   12|   ap_memory|                                dst_4|         array|
|dst_4_ce0                                   |  out|    1|   ap_memory|                                dst_4|         array|
|dst_4_we0                                   |  out|    1|   ap_memory|                                dst_4|         array|
|dst_4_d0                                    |  out|   32|   ap_memory|                                dst_4|         array|
|dst_5_address0                              |  out|   12|   ap_memory|                                dst_5|         array|
|dst_5_ce0                                   |  out|    1|   ap_memory|                                dst_5|         array|
|dst_5_we0                                   |  out|    1|   ap_memory|                                dst_5|         array|
|dst_5_d0                                    |  out|   32|   ap_memory|                                dst_5|         array|
|dst_6_address0                              |  out|   12|   ap_memory|                                dst_6|         array|
|dst_6_ce0                                   |  out|    1|   ap_memory|                                dst_6|         array|
|dst_6_we0                                   |  out|    1|   ap_memory|                                dst_6|         array|
|dst_6_d0                                    |  out|   32|   ap_memory|                                dst_6|         array|
|dst_7_address0                              |  out|   12|   ap_memory|                                dst_7|         array|
|dst_7_ce0                                   |  out|    1|   ap_memory|                                dst_7|         array|
|dst_7_we0                                   |  out|    1|   ap_memory|                                dst_7|         array|
|dst_7_d0                                    |  out|   32|   ap_memory|                                dst_7|         array|
|dst_8_address0                              |  out|   12|   ap_memory|                                dst_8|         array|
|dst_8_ce0                                   |  out|    1|   ap_memory|                                dst_8|         array|
|dst_8_we0                                   |  out|    1|   ap_memory|                                dst_8|         array|
|dst_8_d0                                    |  out|   32|   ap_memory|                                dst_8|         array|
|dst_9_address0                              |  out|   12|   ap_memory|                                dst_9|         array|
|dst_9_ce0                                   |  out|    1|   ap_memory|                                dst_9|         array|
|dst_9_we0                                   |  out|    1|   ap_memory|                                dst_9|         array|
|dst_9_d0                                    |  out|   32|   ap_memory|                                dst_9|         array|
|dst_10_address0                             |  out|   12|   ap_memory|                               dst_10|         array|
|dst_10_ce0                                  |  out|    1|   ap_memory|                               dst_10|         array|
|dst_10_we0                                  |  out|    1|   ap_memory|                               dst_10|         array|
|dst_10_d0                                   |  out|   32|   ap_memory|                               dst_10|         array|
|dst_11_address0                             |  out|   12|   ap_memory|                               dst_11|         array|
|dst_11_ce0                                  |  out|    1|   ap_memory|                               dst_11|         array|
|dst_11_we0                                  |  out|    1|   ap_memory|                               dst_11|         array|
|dst_11_d0                                   |  out|   32|   ap_memory|                               dst_11|         array|
|dst_12_address0                             |  out|   12|   ap_memory|                               dst_12|         array|
|dst_12_ce0                                  |  out|    1|   ap_memory|                               dst_12|         array|
|dst_12_we0                                  |  out|    1|   ap_memory|                               dst_12|         array|
|dst_12_d0                                   |  out|   32|   ap_memory|                               dst_12|         array|
|dst_13_address0                             |  out|   12|   ap_memory|                               dst_13|         array|
|dst_13_ce0                                  |  out|    1|   ap_memory|                               dst_13|         array|
|dst_13_we0                                  |  out|    1|   ap_memory|                               dst_13|         array|
|dst_13_d0                                   |  out|   32|   ap_memory|                               dst_13|         array|
|dst_14_address0                             |  out|   12|   ap_memory|                               dst_14|         array|
|dst_14_ce0                                  |  out|    1|   ap_memory|                               dst_14|         array|
|dst_14_we0                                  |  out|    1|   ap_memory|                               dst_14|         array|
|dst_14_d0                                   |  out|   32|   ap_memory|                               dst_14|         array|
|sext_ln46                                   |   in|   59|     ap_none|                            sext_ln46|        scalar|
+--------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

