$date
	Sun Oct 23 07:28:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#164680
b10100 !
1"
#164682
b10100 &
b10100 %
1$
#164683
0"
#164686
b1010 &
b1010 %
#164690
b101 &
b101 %
#164694
b10000 &
b10000 %
#164698
b1000 &
b1000 %
#164702
b100 &
b100 %
#164706
b10 &
b10 %
#164710
b1 &
1#
b1 %
#164714
b0 &
b0 %
0#
0$
#1155389
b1010 !
1"
#1155390
b1010 &
b1010 %
1$
#1155391
0"
#1155394
b101 &
b101 %
#1155398
b10000 &
b10000 %
#1155402
b1000 &
b1000 %
#1155406
b100 &
b100 %
#1155410
b10 &
b10 %
#1155414
b1 &
1#
b1 %
#1155418
b0 &
b0 %
0#
0$
#2221393
b10111 !
1"
#2221394
b10111 &
b10111 %
1$
#2221395
0"
#2221398
b1000110 &
b1000110 %
#2221402
b100011 &
b100011 %
#2221406
b1101010 &
b1101010 %
#2221410
b110101 &
b110101 %
#2221414
b10100000 &
b10100000 %
#2221418
b1010000 &
b1010000 %
#2221422
b101000 &
b101000 %
#2221426
b10100 &
b10100 %
#2221430
b1010 &
b1010 %
#2221434
b101 &
b101 %
#2221438
b10000 &
b10000 %
#2221442
b1000 &
b1000 %
#2221446
b100 &
b100 %
#2221450
b10 &
b10 %
#2221454
b1 &
1#
b1 %
#2221458
b0 &
b0 %
0#
0$
#4500012
