

================================================================
== Vitis HLS Report for 'GLOBAL_MEAN_POOL'
================================================================
* Date:           Mon Jan 17 11:00:31 2022

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        PNA_HLS_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.284 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1212|     1212|  4.040 us|  4.040 us|  1212|  1212|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                      |                                            |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1_fu_18   |GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1   |       82|       82|  0.273 us|  0.273 us|    82|    82|       no|
        |grp_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_429_1_fu_24  |GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_429_1  |     1127|     1127|  3.756 us|  3.756 us|  1127|  1127|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      901|    1695|    -|
|Memory               |        1|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|      91|    -|
|Register             |        -|     -|        6|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        1|     3|      907|    1786|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+
    |grp_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_429_1_fu_24  |GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_429_1  |        0|   3|  892|  1644|    0|
    |grp_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1_fu_18   |GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1   |        0|   0|    9|    51|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+
    |Total                                                 |                                            |        0|   3|  901|  1695|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |h_5_V_U  |GLOBAL_MEAN_POOL_h_5_V  |        1|  0|   0|    0|    80|   32|     1|         2560|
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                        |        1|  0|   0|    0|    80|   32|     1|         2560|
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  26|          5|    1|          5|
    |h_5_V_address1  |  14|          3|    7|         21|
    |h_5_V_ce0       |   9|          2|    1|          2|
    |h_5_V_ce1       |  14|          3|    1|          3|
    |h_5_V_d1        |  14|          3|   32|         96|
    |h_5_V_we1       |  14|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           |  91|         19|   43|        130|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                               | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                          |  4|   0|    4|          0|
    |grp_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_429_1_fu_24_ap_start_reg  |  1|   0|    1|          0|
    |grp_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1_fu_18_ap_start_reg   |  1|   0|    1|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                              |  6|   0|    6|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL|  return value|
|h_combined_V_0_address0  |  out|   16|   ap_memory|    h_combined_V_0|         array|
|h_combined_V_0_ce0       |  out|    1|   ap_memory|    h_combined_V_0|         array|
|h_combined_V_0_q0        |   in|   32|   ap_memory|    h_combined_V_0|         array|
|h_combined_V_0_address1  |  out|   16|   ap_memory|    h_combined_V_0|         array|
|h_combined_V_0_ce1       |  out|    1|   ap_memory|    h_combined_V_0|         array|
|h_combined_V_0_q1        |   in|   32|   ap_memory|    h_combined_V_0|         array|
+-------------------------+-----+-----+------------+------------------+--------------+

