INFO-FLOW: Workspace C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1 opened at Thu Feb 24 01:29:48 +0100 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.104 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.151 sec.
Command     ap_source done; 0.152 sec.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 2.06 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.133 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.412 sec.
Execute     ap_part_info -data single -name xc7z020clg484-1 
Execute     ap_part_info -name xc7z020clg484-1 -data resources 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.749 sec.
Execute   set_part xc7z020clg484-1 
Execute     ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.156 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.367 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'image_filter/top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling image_filter/top.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted image_filter/top.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "image_filter/top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E image_filter/top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pp.0.cpp
Command       clang done; 1.71 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.388 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pp.0.cpp"  -o "C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pp.0.cpp -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/useless.bc
Command       clang done; 5.81 sec.
INFO-FLOW: Done: GCC PP time: 9.9 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.752 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.836 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.diag.yml C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.out.log 2> C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.err.log 
Command       ap_eval done; 2.267 sec.
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: image_filter/top.cpp:99:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: image_filter/top.cpp:100:5
Execute       send_msg_by_id WARNING @200-471@%s%s 2 image_filter/top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file image_filter/top.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.out.log 2> C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.err.log 
Command         ap_eval done; 2.416 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.out.log 2> C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.err.log 
Command         ap_eval done; 1.074 sec.
Command       tidy_31 done; 3.516 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.821 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.bc
Command       clang done; 4.557 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/top.g.bc -hls-opt -except-internalize image_filter -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 3.84 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 196.898 ; gain = 104.668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 196.898 ; gain = 104.668
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.pp.bc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.992 sec.
Execute         llvm-ld C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.711 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top image_filter -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.g.0.bc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<480, 640, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<480, 640, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::init' into 'hls::Mat<480, 640, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::init' into 'hls::Mat<480, 640, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 480, 640, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::write' into 'hls::Mat<480, 640, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator<<' into 'hls::PaintMask<4096, 0, 480, 640>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_fast.h:486).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator<<' into 'hls::Duplicate<480, 640, 4096, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1563).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator<<' into 'hls::Duplicate<480, 640, 4096, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1562).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 480, 640, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:424).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::get_parameters<5, 5, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:434).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::getval' into 'hls::Window<5, 5, unsigned char>::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, unsigned char>::getval' into 'hls::Window<5, 1, unsigned char>::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<10, 640, unsigned char, 0>::getval' into 'hls::LineBuffer<10, 640, unsigned char, 0>::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<10, 640, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<10, 640, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<10, 640, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<10, 640, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<10, 640, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::shift_pixels_right' into 'hls::Window<5, 5, unsigned char>::shift_right' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:543).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, unsigned char>::shift_right' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:499).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, ap_fixed<29, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, 5, 5>' into 'hls::filter2d_kernel::apply<unsigned char, unsigned char, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, unsigned char, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, 5, 5>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' into 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::read' into 'hls::Mat<480, 640, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::MinMaxLoc_opr<unsigned char>::get_max_min<480, 640, 4096, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1236).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::arithm_pro<hls::kernel_cmp, 480, 640, 4096, unsigned char, 0, int, int, int>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:430).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 480, 640, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::PaintMask<4096, 0, 480, 640>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_fast.h:476).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 4096>::operator>>' into 'hls::Duplicate<480, 640, 4096, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1561).
INFO: [XFORM 203-603] Inlining function 'hls::MinMaxLoc_opr<unsigned char>::get_max_min<480, 640, 4096, unsigned char>' into 'hls::MinMaxLoc<480, 640, 4096, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1449).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_cmp::apply<unsigned char, unsigned char, unsigned char, int>' into 'hls::arithm_pro<hls::kernel_cmp, 480, 640, 4096, unsigned char, 0, int, int, int>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:433).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::write' into 'hls::Mat<480, 640, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::operator<<' into 'hls::arithm_pro<hls::kernel_cmp, 480, 640, 4096, unsigned char, 0, int, int, int>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:436).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::read' into 'hls::Mat<480, 640, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 640, 0>::operator>>' into 'hls::PaintMask<4096, 0, 480, 640>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_fast.h:477).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 480, 640, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 3.135 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 369.887 ; gain = 277.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.g.1.bc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<29, 15, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<29, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<29, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GaussianBlur<5, 5, hls::BORDER_DEFAULT, 4096, 4096, 480, 640>' into 'hls::GaussianBlur<5, 5, 4096, 4096, 480, 640>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2688) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::MinMaxLoc<480, 640, 4096, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1249->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1449) automatically.
Command         transform done; 1.361 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.245 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 415.719 ; gain = 323.488
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.g.1.bc to C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.o.1.bc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'mask.data_stream.V' (image_filter/top.cpp:71).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_out.data_stream.V' (image_filter/top.cpp:70).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (image_filter/top.cpp:67).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_2.data_stream.V' (image_filter/top.cpp:68).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_in2.data_stream.V' (image_filter/top.cpp:65).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (image_filter/top.cpp:69).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_in.data_stream.V' (image_filter/top.cpp:65).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:431) in function 'hls::arithm_pro<hls::kernel_cmp, 480, 640, 4096, unsigned char, 0, int, int, int>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_fast.h:473) in function 'hls::PaintMask<4096, 0, 480, 640>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1233) in function 'hls::MinMaxLoc<480, 640, 4096, unsigned char>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 480, 640, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1558) in function 'hls::Duplicate<480, 640, 4096, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::arithm_pro<hls::kernel_cmp, 480, 640, 4096, unsigned char, 0, int, int, int>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::PaintMask<4096, 0, 480, 640>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::PaintMask<4096, 0, 480, 640>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::MinMaxLoc<480, 640, 4096, unsigned char>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 480, 640, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 480, 640, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'channelloop' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:450) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:456) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:469) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:478) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.3.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:479) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:487) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.5.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.6' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:501) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'loop_height' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:285) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:286) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Duplicate<480, 640, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Duplicate<480, 640, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Duplicate<480, 640, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1011) in function 'hls::CmpS<480, 640, 4096, unsigned char, 0>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_in.data_stream.V' (image_filter/top.cpp:65) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_in2.data_stream.V' (image_filter/top.cpp:65) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (image_filter/top.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (image_filter/top.cpp:67) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (image_filter/top.cpp:68) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (image_filter/top.cpp:69) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_out.data_stream.V' (image_filter/top.cpp:70) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mask.data_stream.V' (image_filter/top.cpp:71) .
INFO: [XFORM 203-101] Partitioning array 'color.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:422) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:423) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:424) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_fast.h:469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_fast.h:470) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'm.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_fast.h:471) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1228) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1556) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1010) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1556) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_in.data_stream.V' (image_filter/top.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_in2.data_stream.V' (image_filter/top.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (image_filter/top.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (image_filter/top.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (image_filter/top.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (image_filter/top.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.data_stream.V' (image_filter/top.cpp:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.data_stream.V' (image_filter/top.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<29, 15, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<29, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GaussianBlur<5, 5, hls::BORDER_DEFAULT, 4096, 4096, 480, 640>' into 'hls::GaussianBlur<5, 5, 4096, 4096, 480, 640>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2688) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::MinMaxLoc<480, 640, 4096, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1249->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1449) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::arithm_pro<hls::kernel_cmp, 480, 640, 4096, unsigned char, 0, int, int, int>' into 'hls::CmpS<480, 640, 4096, unsigned char, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1015) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 640 for loop 'loop_width' in function 'hls::MinMaxLoc<480, 640, 4096, unsigned char>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 480 for loop 'loop_height' in function 'hls::MinMaxLoc<480, 640, 4096, unsigned char>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 640 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 480, 640, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 480 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 480, 640, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 640 for loop 'loop_width' in function 'hls::Duplicate<480, 640, 4096, 4096>183'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 480 for loop 'loop_height' in function 'hls::Duplicate<480, 640, 4096, 4096>183'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 640 for loop 'loop_width' in function 'hls::Duplicate<480, 640, 4096, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 480 for loop 'loop_height' in function 'hls::Duplicate<480, 640, 4096, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 640 for loop 'loop_width' in function 'hls::CmpS<480, 640, 4096, unsigned char, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 480 for loop 'loop_height' in function 'hls::CmpS<480, 640, 4096, unsigned char, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'image_filter', detected/extracted 10 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<24, 480, 640, 4096>'
	 'hls::GaussianBlur<5, 5, 4096, 4096, 480, 640>'
	 'hls::Duplicate<480, 640, 4096, 4096>183'
	 'hls::Duplicate<480, 640, 4096, 4096>'
	 'hls::MinMaxLoc<480, 640, 4096, unsigned char>'
	 'hls::CmpS<480, 640, 4096, unsigned char, 0>'
	 'hls::PaintMask<4096, 0, 480, 640>'
	 'hls::Mat2AXIvideo<24, 480, 640, 4096>'
	 'Block__proc222'.
Command         transform done; 5.325 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:113:42) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:113:42) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>'... converting 21 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<29, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)...96 expression(s) balanced.
Command         transform done; 1.918 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 523.684 ; gain = 431.453
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.o.2.bc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::PaintMask<4096, 0, 480, 640>' to 'PaintMask' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_fast.h:472:43)
WARNING: [XFORM 203-631] Renaming function 'hls::MinMaxLoc<480, 640, 4096, unsigned char>' to 'MinMaxLoc' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 480, 640, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::GaussianBlur<5, 5, 4096, 4096, 480, 640>' to 'GaussianBlur' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2678:5)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<hls::BORDER_DEFAULT, 4096, 4096, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 640, 5, 5>' to 'Filter2D' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<480, 640, 4096, 4096>183' to 'Duplicate183' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<480, 640, 4096, 4096>' to 'Duplicate' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CmpS<480, 640, 4096, unsigned char, 0>' to 'CmpS' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:93:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 480, 640, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[8]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[1].val[6]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[7]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[1].val[7]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[1].val[8]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[6]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[9]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[1].val[5]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[2].val[8]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[2].val[6]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[1].val[9]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[2].val[7]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[2].val[9]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[2].val[5]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[9]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489:43)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[5]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493:62)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[9]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472:43)
Command         transform done; 3.574 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:54 . Memory (MB): peak = 630.082 ; gain = 537.852
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 19.32 sec.
Command     elaborate done; 50.484 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'image_filter' ...
Execute       ap_set_top_model image_filter 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc222' to 'Block_proc222'.
Execute       get_model_list image_filter -filter all-wo-channel -topdown 
Execute       preproc_iomode -model image_filter 
Execute       preproc_iomode -model Block__proc222 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model PaintMask 
Execute       preproc_iomode -model CmpS 
Execute       preproc_iomode -model MinMaxLoc 
Execute       preproc_iomode -model Duplicate 
Execute       preproc_iomode -model Duplicate183 
Execute       preproc_iomode -model GaussianBlur 
Execute       preproc_iomode -model Filter2D 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block__proc 
Execute       get_model_list image_filter -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : Filter2D ...
Execute       set_default_model Filter2D 
Execute       apply_spec_resource_limit Filter2D 
INFO-FLOW: Configuring Module : GaussianBlur ...
Execute       set_default_model GaussianBlur 
Execute       apply_spec_resource_limit GaussianBlur 
INFO-FLOW: Configuring Module : Duplicate183 ...
Execute       set_default_model Duplicate183 
Execute       apply_spec_resource_limit Duplicate183 
INFO-FLOW: Configuring Module : Duplicate ...
Execute       set_default_model Duplicate 
Execute       apply_spec_resource_limit Duplicate 
INFO-FLOW: Configuring Module : MinMaxLoc ...
Execute       set_default_model MinMaxLoc 
Execute       apply_spec_resource_limit MinMaxLoc 
INFO-FLOW: Configuring Module : CmpS ...
Execute       set_default_model CmpS 
Execute       apply_spec_resource_limit CmpS 
INFO-FLOW: Configuring Module : PaintMask ...
Execute       set_default_model PaintMask 
Execute       apply_spec_resource_limit PaintMask 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : Block__proc222 ...
Execute       set_default_model Block__proc222 
Execute       apply_spec_resource_limit Block__proc222 
INFO-FLOW: Configuring Module : image_filter ...
Execute       set_default_model image_filter 
Execute       apply_spec_resource_limit image_filter 
INFO-FLOW: Model list for preprocess: Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: Filter2D ...
Execute       set_default_model Filter2D 
Execute       cdfg_preprocess -model Filter2D 
Execute       rtl_gen_preprocess Filter2D 
INFO-FLOW: Preprocessing Module: GaussianBlur ...
Execute       set_default_model GaussianBlur 
Execute       cdfg_preprocess -model GaussianBlur 
Execute       rtl_gen_preprocess GaussianBlur 
INFO-FLOW: Preprocessing Module: Duplicate183 ...
Execute       set_default_model Duplicate183 
Execute       cdfg_preprocess -model Duplicate183 
Execute       rtl_gen_preprocess Duplicate183 
INFO-FLOW: Preprocessing Module: Duplicate ...
Execute       set_default_model Duplicate 
Execute       cdfg_preprocess -model Duplicate 
Execute       rtl_gen_preprocess Duplicate 
INFO-FLOW: Preprocessing Module: MinMaxLoc ...
Execute       set_default_model MinMaxLoc 
Execute       cdfg_preprocess -model MinMaxLoc 
Execute       rtl_gen_preprocess MinMaxLoc 
INFO-FLOW: Preprocessing Module: CmpS ...
Execute       set_default_model CmpS 
Execute       cdfg_preprocess -model CmpS 
Execute       rtl_gen_preprocess CmpS 
INFO-FLOW: Preprocessing Module: PaintMask ...
Execute       set_default_model PaintMask 
Execute       cdfg_preprocess -model PaintMask 
Execute       rtl_gen_preprocess PaintMask 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: Block__proc222 ...
Execute       set_default_model Block__proc222 
Execute       cdfg_preprocess -model Block__proc222 
Execute       rtl_gen_preprocess Block__proc222 
INFO-FLOW: Preprocessing Module: image_filter ...
Execute       set_default_model image_filter 
Execute       cdfg_preprocess -model image_filter 
Execute       rtl_gen_preprocess image_filter 
INFO-FLOW: Model list for synthesis: Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.694 seconds; current allocated memory: 557.007 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 557.069 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.356 sec.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 557.277 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: model=AXIvideo2Mat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 557.652 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2D 
Execute       schedule -model Filter2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Filter2D' consists of the following:
	'load' operation ('src_kernel_win_0_va_42', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) on local variable 'src_kernel_win[0].val[4][2]' [432]  (0 ns)
	'mul' operation of DSP[444] ('mul_ln1118_1', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [443]  (3.36 ns)
	'add' operation of DSP[444] ('add_ln703_1', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [444]  (3.02 ns)
	'add' operation of DSP[454] ('add_ln703_2', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [454]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.979 sec.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 560.965 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.verbose.sched.rpt 
Command       syn_report done; 0.313 sec.
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.sched.adb -f 
Command       db_write done; 0.296 sec.
INFO-FLOW: Finish scheduling Filter2D.
Execute       set_default_model Filter2D 
Execute       bind -model Filter2D 
BIND OPTION: model=Filter2D
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.211 sec.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 563.752 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.verbose.bind.rpt 
Command       syn_report done; 0.517 sec.
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.bind.adb -f 
Command       db_write done; 0.327 sec.
INFO-FLOW: Finish binding Filter2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GaussianBlur 
Execute       schedule -model GaussianBlur 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 564.024 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.verbose.sched.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.sched.adb -f 
INFO-FLOW: Finish scheduling GaussianBlur.
Execute       set_default_model GaussianBlur 
Execute       bind -model GaussianBlur 
BIND OPTION: model=GaussianBlur
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.149 sec.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 564.202 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.verbose.bind.rpt 
Command       syn_report done; 0.251 sec.
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.bind.adb -f 
INFO-FLOW: Finish binding GaussianBlur.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate183 
Execute       schedule -model Duplicate183 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.372 sec.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 564.484 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.verbose.sched.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate183.
Execute       set_default_model Duplicate183 
Execute       bind -model Duplicate183 
BIND OPTION: model=Duplicate183
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 564.696 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.verbose.bind.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.bind.adb -f 
INFO-FLOW: Finish binding Duplicate183.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate 
Execute       schedule -model Duplicate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.376 sec.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 564.809 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.verbose.sched.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate.
Execute       set_default_model Duplicate 
Execute       bind -model Duplicate 
BIND OPTION: model=Duplicate
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 565.021 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.verbose.bind.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.bind.adb -f 
INFO-FLOW: Finish binding Duplicate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MinMaxLoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MinMaxLoc 
Execute       schedule -model MinMaxLoc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.161 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 565.125 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.verbose.sched.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.sched.adb -f 
INFO-FLOW: Finish scheduling MinMaxLoc.
Execute       set_default_model MinMaxLoc 
Execute       bind -model MinMaxLoc 
BIND OPTION: model=MinMaxLoc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 565.267 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.verbose.bind.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.bind.adb -f 
INFO-FLOW: Finish binding MinMaxLoc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CmpS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CmpS 
Execute       schedule -model CmpS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.195 sec.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 565.359 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.verbose.sched.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.sched.adb -f 
INFO-FLOW: Finish scheduling CmpS.
Execute       set_default_model CmpS 
Execute       bind -model CmpS 
BIND OPTION: model=CmpS
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 565.552 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.verbose.bind.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.bind.adb -f 
INFO-FLOW: Finish binding CmpS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PaintMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PaintMask 
Execute       schedule -model PaintMask 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 565.668 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.verbose.sched.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.sched.adb -f 
INFO-FLOW: Finish scheduling PaintMask.
Execute       set_default_model PaintMask 
Execute       bind -model PaintMask 
BIND OPTION: model=PaintMask
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 565.873 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.verbose.bind.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.bind.adb -f 
INFO-FLOW: Finish binding PaintMask.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.164 sec.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 565.981 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: model=Mat2AXIvideo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 566.163 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc222 
Execute       schedule -model Block__proc222 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 566.211 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.verbose.sched.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc222.
Execute       set_default_model Block__proc222 
Execute       bind -model Block__proc222 
BIND OPTION: model=Block__proc222
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 566.245 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.verbose.bind.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.bind.adb -f 
INFO-FLOW: Finish binding Block__proc222.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model image_filter 
Execute       schedule -model image_filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 566.445 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.verbose.sched.rpt 
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.sched.adb -f 
INFO-FLOW: Finish scheduling image_filter.
Execute       set_default_model image_filter 
Execute       bind -model image_filter 
BIND OPTION: model=image_filter
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.913 sec.
INFO: [HLS 200-111]  Elapsed time: 1.084 seconds; current allocated memory: 567.710 MB.
Execute       syn_report -verbosereport -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.verbose.bind.rpt 
Command       syn_report done; 0.322 sec.
Execute       db_write -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.bind.adb -f 
INFO-FLOW: Finish binding image_filter.
Execute       get_model_list image_filter -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess Filter2D 
Execute       rtl_gen_preprocess GaussianBlur 
Execute       rtl_gen_preprocess Duplicate183 
Execute       rtl_gen_preprocess Duplicate 
Execute       rtl_gen_preprocess MinMaxLoc 
Execute       rtl_gen_preprocess CmpS 
Execute       rtl_gen_preprocess PaintMask 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess Block__proc222 
Execute       rtl_gen_preprocess image_filter 
INFO-FLOW: Model list for RTL generation: Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 568.048 MB.
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/systemc/Block_proc -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/verilog/Block_proc 
Execute       syn_report -csynth -model Block__proc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/Block_proc_csynth.rpt 
Execute       syn_report -rtlxml -model Block__proc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/Block_proc_csynth.xml 
Execute       syn_report -verbosereport -model Block__proc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.verbose.rpt 
Execute       db_write -model Block__proc -f -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.adb 
Execute       gen_tb_info Block__proc -p C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 568.775 MB.
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/systemc/AXIvideo2Mat -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/verilog/AXIvideo2Mat 
Execute       syn_report -csynth -model AXIvideo2Mat -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/AXIvideo2Mat_csynth.rpt 
Execute       syn_report -rtlxml -model AXIvideo2Mat -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/AXIvideo2Mat_csynth.xml 
Execute       syn_report -verbosereport -model AXIvideo2Mat -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt 
Execute       db_write -model AXIvideo2Mat -f -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.adb 
Execute       gen_tb_info AXIvideo2Mat -p C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Filter2D -vendor xilinx -mg_file C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_5' to 'Filter2D_k_buf_0_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_6' to 'Filter2D_k_buf_0_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_7' to 'Filter2D_k_buf_0_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_8' to 'Filter2D_k_buf_0_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_9' to 'Filter2D_k_buf_0_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_1_val_5' to 'Filter2D_k_buf_1_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_1_val_6' to 'Filter2D_k_buf_1_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_1_val_7' to 'Filter2D_k_buf_1_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_1_val_8' to 'Filter2D_k_buf_1_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_1_val_9' to 'Filter2D_k_buf_1_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_2_val_5' to 'Filter2D_k_buf_2_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_2_val_6' to 'Filter2D_k_buf_2_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_2_val_7' to 'Filter2D_k_buf_2_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_2_val_8' to 'Filter2D_k_buf_2_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_2_val_9' to 'Filter2D_k_buf_2_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mux_53_8_1_1' to 'image_filter_mux_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_8ns_8ns_17ns_17_1_1' to 'image_filter_mac_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_10ns_8ns_17ns_18_1_1' to 'image_filter_mac_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_10ns_8ns_18ns_19_1_1' to 'image_filter_mac_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_11ns_8ns_19ns_20_1_1' to 'image_filter_mac_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_12ns_8ns_20ns_20_1_1' to 'image_filter_mac_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_10ns_8ns_18ns_18_1_1' to 'image_filter_mac_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_11ns_8ns_18ns_19_1_1' to 'image_filter_mac_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_12ns_8ns_20ns_21_1_1' to 'image_filter_mac_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mul_mul_11ns_8ns_19_1_1' to 'image_filter_mul_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mul_mul_12ns_8ns_20_1_1' to 'image_filter_mul_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_am_addmul_8ns_8ns_10ns_18_1_1' to 'image_filter_am_aBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_13ns_8ns_22ns_22_1_1' to 'image_filter_mac_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_12ns_8ns_21ns_22_1_1' to 'image_filter_mac_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_11ns_8ns_20ns_20_1_1' to 'image_filter_mac_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_mac_muladd_10ns_8ns_19ns_19_1_1' to 'image_filter_mac_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'image_filter_ama_addmuladd_8ns_8ns_8ns_18ns_18_1_1' to 'image_filter_ama_Gfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'image_filter_am_aBew': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_ama_Gfk': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_CeG': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_DeQ': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_Ee0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_Ffa': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_rcU': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_sc4': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_tde': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_udo': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_vdy': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_wdI': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_xdS': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mac_yd2': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mul_Aem': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mul_zec': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'image_filter_mux_qcK': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
Command       create_rtl_model done; 1.012 sec.
INFO: [HLS 200-111]  Elapsed time: 1.355 seconds; current allocated memory: 574.742 MB.
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/systemc/Filter2D -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter 
Execute       gen_rtl Filter2D -style xilinx -f -lang vhdl -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/vhdl/Filter2D 
Execute       gen_rtl Filter2D -style xilinx -f -lang vlog -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/verilog/Filter2D 
Execute       syn_report -csynth -model Filter2D -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/Filter2D_csynth.rpt 
Command       syn_report done; 0.211 sec.
Execute       syn_report -rtlxml -model Filter2D -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/Filter2D_csynth.xml 
Execute       syn_report -verbosereport -model Filter2D -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.verbose.rpt 
Command       syn_report done; 0.716 sec.
Execute       db_write -model Filter2D -f -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.adb 
Command       db_write done; 0.576 sec.
Execute       gen_tb_info Filter2D -p C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model GaussianBlur -vendor xilinx -mg_file C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'GaussianBlur'.
INFO: [HLS 200-111]  Elapsed time: 2.911 seconds; current allocated memory: 576.495 MB.
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl GaussianBlur -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/systemc/GaussianBlur -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter 
Execute       gen_rtl GaussianBlur -style xilinx -f -lang vhdl -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/vhdl/GaussianBlur 
Execute       gen_rtl GaussianBlur -style xilinx -f -lang vlog -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/verilog/GaussianBlur 
Execute       syn_report -csynth -model GaussianBlur -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/GaussianBlur_csynth.rpt 
Execute       syn_report -rtlxml -model GaussianBlur -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/GaussianBlur_csynth.xml 
Execute       syn_report -verbosereport -model GaussianBlur -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.verbose.rpt 
Command       syn_report done; 0.249 sec.
Execute       db_write -model GaussianBlur -f -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.adb 
Execute       gen_tb_info GaussianBlur -p C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Duplicate183 -vendor xilinx -mg_file C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate183'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 576.932 MB.
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate183 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/systemc/Duplicate183 -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter 
Execute       gen_rtl Duplicate183 -style xilinx -f -lang vhdl -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/vhdl/Duplicate183 
Execute       gen_rtl Duplicate183 -style xilinx -f -lang vlog -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/verilog/Duplicate183 
Execute       syn_report -csynth -model Duplicate183 -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/Duplicate183_csynth.rpt 
Execute       syn_report -rtlxml -model Duplicate183 -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/Duplicate183_csynth.xml 
Execute       syn_report -verbosereport -model Duplicate183 -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.verbose.rpt 
Execute       db_write -model Duplicate183 -f -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.adb 
Execute       gen_tb_info Duplicate183 -p C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Duplicate -vendor xilinx -mg_file C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 577.327 MB.
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/systemc/Duplicate -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter 
Execute       gen_rtl Duplicate -style xilinx -f -lang vhdl -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/vhdl/Duplicate 
Execute       gen_rtl Duplicate -style xilinx -f -lang vlog -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/verilog/Duplicate 
Execute       syn_report -csynth -model Duplicate -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/Duplicate_csynth.rpt 
Execute       syn_report -rtlxml -model Duplicate -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/Duplicate_csynth.xml 
Execute       syn_report -verbosereport -model Duplicate -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.verbose.rpt 
Execute       db_write -model Duplicate -f -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.adb 
Execute       gen_tb_info Duplicate -p C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MinMaxLoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MinMaxLoc -vendor xilinx -mg_file C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MinMaxLoc'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 577.611 MB.
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl MinMaxLoc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/systemc/MinMaxLoc -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter 
Execute       gen_rtl MinMaxLoc -style xilinx -f -lang vhdl -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/vhdl/MinMaxLoc 
Execute       gen_rtl MinMaxLoc -style xilinx -f -lang vlog -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/verilog/MinMaxLoc 
Execute       syn_report -csynth -model MinMaxLoc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/MinMaxLoc_csynth.rpt 
Execute       syn_report -rtlxml -model MinMaxLoc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/MinMaxLoc_csynth.xml 
Execute       syn_report -verbosereport -model MinMaxLoc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.verbose.rpt 
Execute       db_write -model MinMaxLoc -f -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.adb 
Execute       gen_tb_info MinMaxLoc -p C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CmpS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CmpS -vendor xilinx -mg_file C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CmpS'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 577.925 MB.
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl CmpS -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/systemc/CmpS -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter 
Execute       gen_rtl CmpS -style xilinx -f -lang vhdl -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/vhdl/CmpS 
Execute       gen_rtl CmpS -style xilinx -f -lang vlog -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/verilog/CmpS 
Execute       syn_report -csynth -model CmpS -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/CmpS_csynth.rpt 
Execute       syn_report -rtlxml -model CmpS -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/CmpS_csynth.xml 
Execute       syn_report -verbosereport -model CmpS -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.verbose.rpt 
Execute       db_write -model CmpS -f -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.adb 
Execute       gen_tb_info CmpS -p C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PaintMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PaintMask -vendor xilinx -mg_file C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PaintMask'.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 578.319 MB.
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl PaintMask -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/systemc/PaintMask -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter 
Execute       gen_rtl PaintMask -style xilinx -f -lang vhdl -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/vhdl/PaintMask 
Execute       gen_rtl PaintMask -style xilinx -f -lang vlog -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/verilog/PaintMask 
Execute       syn_report -csynth -model PaintMask -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/PaintMask_csynth.rpt 
Execute       syn_report -rtlxml -model PaintMask -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/PaintMask_csynth.xml 
Execute       syn_report -verbosereport -model PaintMask -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.verbose.rpt 
Execute       db_write -model PaintMask -f -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.adb 
Execute       gen_tb_info PaintMask -p C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 578.770 MB.
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/systemc/Mat2AXIvideo -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/verilog/Mat2AXIvideo 
Execute       syn_report -csynth -model Mat2AXIvideo -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/Mat2AXIvideo_csynth.rpt 
Execute       syn_report -rtlxml -model Mat2AXIvideo -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/Mat2AXIvideo_csynth.xml 
Execute       syn_report -verbosereport -model Mat2AXIvideo -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt 
Execute       db_write -model Mat2AXIvideo -f -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.adb 
Execute       gen_tb_info Mat2AXIvideo -p C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block__proc222 -vendor xilinx -mg_file C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc222'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 578.931 MB.
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc222 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/systemc/Block_proc222 -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter 
Execute       gen_rtl Block__proc222 -style xilinx -f -lang vhdl -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/vhdl/Block_proc222 
Execute       gen_rtl Block__proc222 -style xilinx -f -lang vlog -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/verilog/Block_proc222 
Execute       syn_report -csynth -model Block__proc222 -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/Block_proc222_csynth.rpt 
Execute       syn_report -rtlxml -model Block__proc222 -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/Block_proc222_csynth.xml 
Execute       syn_report -verbosereport -model Block__proc222 -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.verbose.rpt 
Execute       db_write -model Block__proc222 -f -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.adb 
Execute       gen_tb_info Block__proc222 -p C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model image_filter -vendor xilinx -mg_file C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_filter/y' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_filter' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x' and 'y' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'start_for_GaussianBlur_U0' to 'start_for_GaussiaHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate183_U0' to 'start_for_DuplicaIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate_U0' to 'start_for_DuplicaJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_MinMaxLoc_U0' to 'start_for_MinMaxLKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PaintMask_U0' to 'start_for_PaintMaLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_filter'.
Command       create_rtl_model done; 0.446 sec.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 580.496 MB.
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl image_filter -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/systemc/image_filter -synmodules Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter 
Execute       gen_rtl image_filter -istop -style xilinx -f -lang vhdl -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/vhdl/image_filter 
Execute       gen_rtl image_filter -istop -style xilinx -f -lang vlog -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/verilog/image_filter 
Execute       syn_report -csynth -model image_filter -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/image_filter_csynth.rpt 
Execute       syn_report -rtlxml -model image_filter -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/syn/report/image_filter_csynth.xml 
Execute       syn_report -verbosereport -model image_filter -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.verbose.rpt 
Command       syn_report done; 0.365 sec.
Execute       db_write -model image_filter -f -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.adb 
Command       db_write done; 0.151 sec.
Execute       gen_tb_info image_filter -p C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter 
Execute       export_constraint_db -f -tool general -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.constraint.tcl 
Execute       syn_report -designview -model image_filter -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.design.xml 
Command       syn_report done; 0.425 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model image_filter -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model image_filter -o C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks image_filter 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain image_filter 
INFO-FLOW: Model list for RTL component generation: Block__proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block__proc222 image_filter
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [Filter2D] ... 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO-FLOW: Found component image_filter_mux_qcK.
INFO-FLOW: Append model image_filter_mux_qcK
INFO-FLOW: Found component image_filter_mac_rcU.
INFO-FLOW: Append model image_filter_mac_rcU
INFO-FLOW: Found component image_filter_mac_sc4.
INFO-FLOW: Append model image_filter_mac_sc4
INFO-FLOW: Found component image_filter_mac_tde.
INFO-FLOW: Append model image_filter_mac_tde
INFO-FLOW: Found component image_filter_mac_udo.
INFO-FLOW: Append model image_filter_mac_udo
INFO-FLOW: Found component image_filter_mac_vdy.
INFO-FLOW: Append model image_filter_mac_vdy
INFO-FLOW: Found component image_filter_mac_wdI.
INFO-FLOW: Append model image_filter_mac_wdI
INFO-FLOW: Found component image_filter_mac_xdS.
INFO-FLOW: Append model image_filter_mac_xdS
INFO-FLOW: Found component image_filter_mac_yd2.
INFO-FLOW: Append model image_filter_mac_yd2
INFO-FLOW: Found component image_filter_mul_zec.
INFO-FLOW: Append model image_filter_mul_zec
INFO-FLOW: Found component image_filter_mul_Aem.
INFO-FLOW: Append model image_filter_mul_Aem
INFO-FLOW: Found component image_filter_am_aBew.
INFO-FLOW: Append model image_filter_am_aBew
INFO-FLOW: Found component image_filter_mac_CeG.
INFO-FLOW: Append model image_filter_mac_CeG
INFO-FLOW: Found component image_filter_mac_DeQ.
INFO-FLOW: Append model image_filter_mac_DeQ
INFO-FLOW: Found component image_filter_mac_Ee0.
INFO-FLOW: Append model image_filter_mac_Ee0
INFO-FLOW: Found component image_filter_mac_Ffa.
INFO-FLOW: Append model image_filter_mac_Ffa
INFO-FLOW: Found component image_filter_ama_Gfk.
INFO-FLOW: Append model image_filter_ama_Gfk
INFO-FLOW: Found component Filter2D_k_buf_0_bkb.
INFO-FLOW: Append model Filter2D_k_buf_0_bkb
INFO-FLOW: Handling components in module [GaussianBlur] ... 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate183] ... 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate] ... 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO-FLOW: Handling components in module [MinMaxLoc] ... 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.compgen.tcl 
INFO-FLOW: Handling components in module [CmpS] ... 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.compgen.tcl 
INFO-FLOW: Handling components in module [PaintMask] ... 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [Block_proc222] ... 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.compgen.tcl 
INFO-FLOW: Handling components in module [image_filter] ... 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.tcl 
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_GaussiaHfu.
INFO-FLOW: Append model start_for_GaussiaHfu
INFO-FLOW: Found component start_for_DuplicaIfE.
INFO-FLOW: Append model start_for_DuplicaIfE
INFO-FLOW: Found component start_for_DuplicaJfO.
INFO-FLOW: Append model start_for_DuplicaJfO
INFO-FLOW: Found component start_for_MinMaxLKfY.
INFO-FLOW: Append model start_for_MinMaxLKfY
INFO-FLOW: Found component start_for_PaintMaLf8.
INFO-FLOW: Append model start_for_PaintMaLf8
INFO-FLOW: Found component start_for_Mat2AXIMgi.
INFO-FLOW: Append model start_for_Mat2AXIMgi
INFO-FLOW: Found component image_filter_CONTROL_BUS_s_axi.
INFO-FLOW: Append model image_filter_CONTROL_BUS_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model Filter2D
INFO-FLOW: Append model GaussianBlur
INFO-FLOW: Append model Duplicate183
INFO-FLOW: Append model Duplicate
INFO-FLOW: Append model MinMaxLoc
INFO-FLOW: Append model CmpS
INFO-FLOW: Append model PaintMask
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model Block_proc222
INFO-FLOW: Append model image_filter
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: regslice_core image_filter_mux_qcK image_filter_mac_rcU image_filter_mac_sc4 image_filter_mac_tde image_filter_mac_udo image_filter_mac_vdy image_filter_mac_wdI image_filter_mac_xdS image_filter_mac_yd2 image_filter_mul_zec image_filter_mul_Aem image_filter_am_aBew image_filter_mac_CeG image_filter_mac_DeQ image_filter_mac_Ee0 image_filter_mac_Ffa image_filter_ama_Gfk Filter2D_k_buf_0_bkb regslice_core fifo_w10_d2_A fifo_w11_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w10_d2_A fifo_w11_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A start_for_GaussiaHfu start_for_DuplicaIfE start_for_DuplicaJfO start_for_MinMaxLKfY start_for_PaintMaLf8 start_for_Mat2AXIMgi image_filter_CONTROL_BUS_s_axi regslice_core Block_proc AXIvideo2Mat Filter2D GaussianBlur Duplicate183 Duplicate MinMaxLoc CmpS PaintMask Mat2AXIvideo Block_proc222 image_filter
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model image_filter_mux_qcK
INFO-FLOW: To file: write model image_filter_mac_rcU
INFO-FLOW: To file: write model image_filter_mac_sc4
INFO-FLOW: To file: write model image_filter_mac_tde
INFO-FLOW: To file: write model image_filter_mac_udo
INFO-FLOW: To file: write model image_filter_mac_vdy
INFO-FLOW: To file: write model image_filter_mac_wdI
INFO-FLOW: To file: write model image_filter_mac_xdS
INFO-FLOW: To file: write model image_filter_mac_yd2
INFO-FLOW: To file: write model image_filter_mul_zec
INFO-FLOW: To file: write model image_filter_mul_Aem
INFO-FLOW: To file: write model image_filter_am_aBew
INFO-FLOW: To file: write model image_filter_mac_CeG
INFO-FLOW: To file: write model image_filter_mac_DeQ
INFO-FLOW: To file: write model image_filter_mac_Ee0
INFO-FLOW: To file: write model image_filter_mac_Ffa
INFO-FLOW: To file: write model image_filter_ama_Gfk
INFO-FLOW: To file: write model Filter2D_k_buf_0_bkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_GaussiaHfu
INFO-FLOW: To file: write model start_for_DuplicaIfE
INFO-FLOW: To file: write model start_for_DuplicaJfO
INFO-FLOW: To file: write model start_for_MinMaxLKfY
INFO-FLOW: To file: write model start_for_PaintMaLf8
INFO-FLOW: To file: write model start_for_Mat2AXIMgi
INFO-FLOW: To file: write model image_filter_CONTROL_BUS_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model Filter2D
INFO-FLOW: To file: write model GaussianBlur
INFO-FLOW: To file: write model Duplicate183
INFO-FLOW: To file: write model Duplicate
INFO-FLOW: To file: write model MinMaxLoc
INFO-FLOW: To file: write model CmpS
INFO-FLOW: To file: write model PaintMask
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model Block_proc222
INFO-FLOW: To file: write model image_filter
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model image_filter -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.145 sec.
Command       ap_source done; 0.145 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'Filter2D_k_buf_0_bkb_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 1.322 sec.
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_in_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_in_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_in_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_in_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_in_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_in_rows_V_c19_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_in_cols_V_c20_U(fifo_w11_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_in2_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_in2_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_in2_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'max_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mask_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_GaussiaHfu_U(start_for_GaussiaHfu)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicaIfE_U(start_for_DuplicaIfE)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicaJfO_U(start_for_DuplicaJfO)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MinMaxLKfY_U(start_for_MinMaxLKfY)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PaintMaLf8_U(start_for_PaintMaLf8)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIMgi_U(start_for_Mat2AXIMgi)' using Shift Registers.
Execute         source ./CONTROL_BUS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 1.765 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.145 sec.
Command       ap_source done; 0.145 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=image_filter xml_exists=0
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.208 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.compgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.constraint.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=30
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=16
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=67 #gSsdmPorts=30
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.dataonly.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.dataonly.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.dataonly.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.constraint.tcl 
Execute       sc_get_clocks image_filter 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.tbgen.tcl 
Execute       source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:43 ; elapsed = 00:01:22 . Memory (MB): peak = 690.289 ; gain = 598.059
INFO: [VHDL 208-304] Generating VHDL RTL for image_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for image_filter.
Command     autosyn done; 27.792 sec.
Command   csynth_design done; 78.3 sec.
Command ap_source done; 81.442 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1 opened at Thu Feb 24 01:33:21 +0100 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.104 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 1.358 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.101 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.618 sec.
Execute     ap_part_info -data single -name xc7z020clg484-1 
Execute     ap_part_info -name xc7z020clg484-1 -data resources 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.917 sec.
Execute   export_design -rtl vhdl -format ip_catalog -version 1.1.1 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=vhdl -version=1.1.1 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl vhdl -version 1.1.1
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl vhdl -sdx-target none
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.144 sec.
Command     ap_source done; 0.144 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.145 sec.
Command     ap_source done; 0.145 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=image_filter xml_exists=1
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command     ap_source done; 0.233 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.compgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.constraint.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=30
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=16
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=67 #gSsdmPorts=30
Execute     source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -xo 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.dataonly.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.dataonly.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.dataonly.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.constraint.tcl 
Execute     sc_get_clocks image_filter 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/AXIvideo2Mat.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Filter2D.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/GaussianBlur.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate183.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Duplicate.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/MinMaxLoc.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/CmpS.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/PaintMask.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Mat2AXIvideo.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/Block_proc222.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_1 C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=30
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.dataonly.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.compgen.dataonly.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=image_filter
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=image_filter
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.rtl_wrap.cfg.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.constraint.tcl 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/image_filter.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.147 sec.
Command     ap_source done; 0.147 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/formation_hls/video_vga_7511_zed/hls/image_filter/solution1/impl/ip/pack.bat
Command   export_design done; 16.026 sec.
Command ap_source done; 17.957 sec.
Execute cleanup_all 
