<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="glib_gbt_example_design.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram/xlx_v6_rx_dpram.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram/xlx_v6_rx_dpram.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram/xlx_v6_tx_dpram.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram/xlx_v6_tx_dpram.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../core_sources/chipscope_icon/xlx_v6_chipscope_icon.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../../core_sources/chipscope_icon/xlx_v6_chipscope_icon.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../../core_sources/chipscope_ila/xlx_v6_chipscope_ila.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../core_sources/chipscope_ila/xlx_v6_chipscope_ila.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../../core_sources/chipscope_ila/xlx_v6_chipscope_ila.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../../core_sources/chipscope_ila/xlx_v6_chipscope_ila.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../../core_sources/chipscope_vio/xlx_v6_chipscope_vio.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../core_sources/chipscope_vio/xlx_v6_chipscope_vio.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../../core_sources/chipscope_vio/xlx_v6_chipscope_vio.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../../core_sources/chipscope_vio/xlx_v6_chipscope_vio.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../../core_sources/tx_mmcm/coregen.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../../core_sources/tx_mmcm/xlx_v6_tx_mmcm.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="../../core_sources/tx_mmcm/xlx_v6_tx_mmcm.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../../core_sources/tx_mmcm/xlx_v6_tx_mmcm.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../../core_sources/tx_mmcm/xlx_v6_tx_mmcm.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="glib_gbt_example_design.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="glib_gbt_example_design.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="glib_gbt_example_design.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="glib_gbt_example_design.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="glib_gbt_example_design.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="glib_gbt_example_design.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="glib_gbt_example_design.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="glib_gbt_example_design.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="glib_gbt_example_design_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="glib_gbt_example_design_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1464763199" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1464763199">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1464763199" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5710418998315311443" xil_pn:start_ts="1464763199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464763200" xil_pn:in_ck="4857580600477696737" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5270676787913582616" xil_pn:start_ts="1464763199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram/xlx_v6_rx_dpram.ngc"/>
      <outfile xil_pn:name="../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram/xlx_v6_rx_dpram.vhd"/>
      <outfile xil_pn:name="../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram/xlx_v6_tx_dpram.ngc"/>
      <outfile xil_pn:name="../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram/xlx_v6_tx_dpram.vhd"/>
      <outfile xil_pn:name="../../core_sources/chipscope_icon/xlx_v6_chipscope_icon.ngc"/>
      <outfile xil_pn:name="../../core_sources/chipscope_icon/xlx_v6_chipscope_icon.vhd"/>
      <outfile xil_pn:name="../../core_sources/chipscope_ila/xlx_v6_chipscope_ila.ngc"/>
      <outfile xil_pn:name="../../core_sources/chipscope_ila/xlx_v6_chipscope_ila.vhd"/>
      <outfile xil_pn:name="../../core_sources/chipscope_vio/xlx_v6_chipscope_vio.ngc"/>
      <outfile xil_pn:name="../../core_sources/chipscope_vio/xlx_v6_chipscope_vio.vhd"/>
      <outfile xil_pn:name="../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst/xlx_v6_gbt_rx_frameclk_phalgnr_mmcm.vhd"/>
      <outfile xil_pn:name="../../core_sources/tx_mmcm/xlx_v6_tx_mmcm.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464763200" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3323446328698648995" xil_pn:start_ts="1464763200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464763200" xil_pn:in_ck="3636672006219441622" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-1632972943958269436" xil_pn:start_ts="1464763200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464763200" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6075075761813283490" xil_pn:start_ts="1464763200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464763246" xil_pn:in_ck="2300570801993234497" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1456031315998552137" xil_pn:start_ts="1464763200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="glib_gbt_example_design.lso"/>
      <outfile xil_pn:name="glib_gbt_example_design.ngc"/>
      <outfile xil_pn:name="glib_gbt_example_design.ngr"/>
      <outfile xil_pn:name="glib_gbt_example_design.prj"/>
      <outfile xil_pn:name="glib_gbt_example_design.stx"/>
      <outfile xil_pn:name="glib_gbt_example_design.syr"/>
      <outfile xil_pn:name="glib_gbt_example_design.xst"/>
      <outfile xil_pn:name="glib_gbt_example_design_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
