<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>uni-stuttgart.de</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>fpga_ADC_AD7960</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>fpga_ADC_AD7960_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>06776223</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>fpga_ADC_AD7960_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>06776223</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4d4e8ec0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7142ee0d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>i_ADC_data_pos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ADC_data_neg</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_adc_en_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_adc_en_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_adc_en_2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_adc_en_3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ADC_dco_pos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ADC_dco_neg</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_ADC_cnv_pos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_ADC_cnv_neg</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_ADC_clk_pos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_ADC_clk_neg</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ov_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_ADC_DATA_WIDTH&apos;)) - 1)">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_ADC_DATA_WIDTH</spirit:name>
        <spirit:displayName>C Adc Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_ADC_DATA_WIDTH">18</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CLK_FREQ</spirit:name>
        <spirit:displayName>Clk Freq</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CLK_FREQ">200</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/AD7960.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fpga_ADC_AD7960_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fpga_ADC_AD7960_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_40e960ea</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/AD7960.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fpga_ADC_AD7960_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fpga_ADC_AD7960_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/fpga_ADC_AD7960_v1_0/data/fpga_ADC_AD7960.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/fpga_ADC_AD7960_v1_0/data/fpga_ADC_AD7960.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/fpga_ADC_AD7960_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/fpga_ADC_AD7960_v1_0/src/fpga_ADC_AD7960.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/fpga_ADC_AD7960_v1_0/src/fpga_ADC_AD7960.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/fpga_ADC_AD7960_v1_0/src/fpga_ADC_AD7960_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/fpga_ADC_AD7960_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7142ee0d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">fpga_ADC_AD7960_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_ADC_DATA_WIDTH</spirit:name>
      <spirit:displayName>C Adc Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_ADC_DATA_WIDTH">18</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CLK_FREQ</spirit:name>
      <spirit:displayName>Clk Freq</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CLK_FREQ">200</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>fpga_ADC_AD7960_v1.0</xilinx:displayName>
      <xilinx:coreRevision>36</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-07-31T08:51:14Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54fd0653_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16469d14_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d8a0af_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@290c982_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216b4076_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1acaa1_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1dd5ec_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25239aa8_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359067c6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a20668b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dbb2c9_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6f92e2_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d32370a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20fba7d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a06a958_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f2831e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9c8d00_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11584b48_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751eb60d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252d79e5_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387431e5_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f25000_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114b083_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f7ebd62_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38318312_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2683b9_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4de6b0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5815f9fb_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac7e09a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e81c30_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44788f22_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb1f28_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32416e95_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418af55b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b512c10_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6575fd6f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67443c17_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be0435d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44298dc0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f7547a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1865aeed_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bedac55_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a06aea_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473ab94_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af357fb_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e964e3b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71340e3e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2135fa66_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ecaa06a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c3de2e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764932a6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f40ef6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28676ea3_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77198849_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afe615_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2be441_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4643a898_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415e2595_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27db64b9_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432c5399_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d9f6dd_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d51c50_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6e2149_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625738a6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e92b50_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f8d73e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53aeff84_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d5e737_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa57963_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebc9e0a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4d4105_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40139838_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b88891a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f00b96_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ee890_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5212e144_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397d6c12_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5188a9d7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670b47cb_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4714c843_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@523b107f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596fda27_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@517594b8_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a23447_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d19774_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53bb3ec8_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4dc526_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45cc3e7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6228f19e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b588eb4_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@510df04d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa088f7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e99c08b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c19c7be_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7850b311_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a56a502_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b8e2524_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b651e8_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791eb88e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a58f190_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446334b6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3a594_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5810a5_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ff9d6b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22cd6212_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f45323_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41652a62_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645b48c6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a65076d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9bb366_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279cbb9a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218d5148_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce6ed2f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59cb0d1f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393298cf_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477efe75_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5410c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1edf89df_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be7d961_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39bab3c2_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6aea2d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca9d78_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200c3176_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eea4873_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea6bb97_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d121cc_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6da405_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b67fdff_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cdbfc77_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfd688f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72af23e1_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eab29b7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ea82ed_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a99bceb_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb973f0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4f7552_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de6a845_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44742af1_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78985a0c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ffdefdf_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4be6e6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5280a8a7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327bb716_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7310ee4e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1995ffd5_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2434aaed_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab3ec11_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671d556b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf481c0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56beb618_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725ecc15_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13da65ae_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aba935b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31096865_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604e3b8a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4708ae2c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e5a338_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212e9c63_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55962a06_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee58e99_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ee0c73_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263fb583_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc90802_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f64dba_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b7c4a7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c56be94_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ee3173_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aeacc54_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20754806_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2418ff1b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d797fa3_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73360d7f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403c49d2_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a9a1ab_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594c7756_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6b3881_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d99c223_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4d33d9_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcbc137_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b92d058_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659dc956_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50af4bb8_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a9c6f5a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631fc83b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af7a61b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2009a84_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6d7ff6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33265cc_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dda9af1_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a2b7cf_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0fdbf9_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e070331_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de392d6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edeba5a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516bea66_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@497c3847_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e05ede3_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7931ced7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dbbeefd_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e67a230_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f67ba1_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@355a06d1_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d7fc3_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcb8d28_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5ccac5_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698624a1_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@600bbb21_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f53d866_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f60db3_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a61f25e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12463d9c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1d2e13_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f694f2f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff9b1ba_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb6a057_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70600f47_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340609fc_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c343ab3_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d9bb08_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d43bfce_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52aebf61_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87329d5_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574e66a2_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e729bd_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12bfa90e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e483da_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37390574_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349a5c3c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e03ad6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a39fa55_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5725c574_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71613d88_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d03106d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64fe0701_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16fc17e9_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecd49f9_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32235737_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a5bcc72_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cde7881_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@581859ac_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199d00b2_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4987dc92_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f4f6ae1_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@834e4d3_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71305680_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc574a5_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efc71f9_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df3db90_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273c23ff_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db5e700_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad0f59d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43319401_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a3d4fd_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39032f2_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a4492e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602f4f59_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d61f48a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4868287b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4765d30a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ccf8287_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4acd835f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa072e9_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2932d002_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9c8fce_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4917e259_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2f6340_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e245a1_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b89c09_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc95d55_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eded7ad_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c80120_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4392b30d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298e2eb_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32457d8e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75461c82_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6db954_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256efb28_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa6397c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8039c2_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239ccb2a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c1a744_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256f3ed0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2164dfa4_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7415a428_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0fcf19_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778717b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f5f512a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1e072f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cbfa65e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a41074_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d68e26f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c67eb59_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d3c070_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e90e35_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c09849_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297e7df6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0d321d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63011114_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fcb31ab_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed695af_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737b6756_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d105f7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fb5c37_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff69d1d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345092d2_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e6f36f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b9112f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ebec2e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5099b518_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/FPGA/ZCU104/Zhibin_ip/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f2bbaa_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183c9402_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5d74c6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d8bcef6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ec45fd_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40fbf34b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383d1d20_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ebff5cd_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e2a4f7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67fa4774_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c50069e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11694319_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b6531d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be0979a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4baab9de_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ed3b57_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13eca913_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dec85a4_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fdf6cd_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3737f2b7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9ba33a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec4630d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272c961e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b457a9_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3175936b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc9aaec_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1211f44_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa68ba0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd574d6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0dde41_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef04d86_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139b258f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a110b0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e20ca6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121b9cca_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc31fd7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475cfc73_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1601e2ad_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba8f3c0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31493fc5_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a1d274_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c96646_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8d8f64_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4069c165_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374d5525_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@831a19d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3c2418_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54863ca1_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbec5cc_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fcf5f9_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5021fe_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e914cc_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eea286b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec0f85e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a37ae1d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11868a63_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36149f18_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa2d5d6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621f6e7a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432aca63_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69264006_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5120d6e2_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d59cf8e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f4bdd6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783b0aeb_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28309b15_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f4564_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1819d9a0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd02cf6_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779411bf_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41af6498_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f34285c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d895cec_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354094fa_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a77c03_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ec798c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f64fa16_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d909a1f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30363455_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61967cfd_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f15b7ce_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4d24ef_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7f8b02_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66241ea0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b1d7bf_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346ac320_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e6bf05_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b8eab9_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c196e9e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fff26f0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1848bf85_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f1f009_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3243d880_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1b531b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@994db87_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45245d21_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ca62cc_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e34ec40_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302740d2_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4417b7df_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2829393e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb17559_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de9fb2e_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41afe02c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a85d90_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b5f0a0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69823e7c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d8bfbae_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fcf893_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8ce452_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0c67e4_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abcd4e9_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24cc27_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5fe24c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab72546_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c2227b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@903bcd7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b1e398_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cdbdf4b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719277e8_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309eb471_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5932024c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34649077_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f035e0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6047686c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43fbdc5b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c7ad1a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7243e29a_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e9ee46_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd92f05_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8b5cf0_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20badd93_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777db46_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577efa07_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2ccd5b_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f69b4a7_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15de0238_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de3627d_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428d883c_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f61cf2_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7ca3de_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5065f1bf_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6297edc1_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78999f8f_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d093007_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a3bc06_ARCHIVE_LOCATION">c:/Users/ac138004/Desktop/Github/NMR-spectrometer/IP_core/fpga_ADC_AD7960_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2023.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="bf417d16"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7d02b13f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2fdad063"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="714a4052"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="fda35683"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
