#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jan 26 22:12:14 2026
# Process ID         : 6989
# Current directory  : /home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/project_1
# Command line       : vivado project_1.xpr
# Log file           : /home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/project_1/vivado.log
# Journal file       : /home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/project_1/vivado.jou
# Running On         : audrey-Precision-5520
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-7820HQ CPU @ 2.90GHz
# CPU Frequency      : 3831.959 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16612 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18760 MB
# Available Virtual  : 13080 MB
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/audrey/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/audrey/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/audrey/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/ip_repo/SimpleCpu_Mult_1_0'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/vitis_ws/hello_world/build/hello_world.elf'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/vitis_workspace/hello_world/build/hello_world.elf'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/ip_repo/myRegister_1_0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/ip_repo/SimpleCpu_Mult_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/project_1'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/audrey/Documents/Verilog_course/IP_project/ip_repo/simpleCpu_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/audrey/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 8200.168 ; gain = 652.930 ; free physical = 4175 ; free virtual = 11546
update_compile_order -fileset sources_1
open_bd_design {/home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- user.org:user:myRegister:1.0 - myRegister_0
Successfully read diagram <design_1> from block design file </home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_0
endgroup
set_property location {5 2025 843} [get_bd_cells axis_broadcaster_0]
connect_bd_intf_net [get_bd_intf_pins myRegister_0/M00_AXIS] [get_bd_intf_pins axis_broadcaster_0/S_AXIS]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {myRegister_0_M00_AXIS}]
true
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property CONFIG.C_SLOT_0_AXI_PROTOCOL {AXI4S} [get_bd_cells ila_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list \
  CONFIG.ALL_PROBE_SAME_MU {true} \
  CONFIG.C_MONITOR_TYPE {AXI} \
] [get_bd_cells ila_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXIS] [get_bd_intf_pins axis_broadcaster_0/M00_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets myRegister_0_M00_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
WARNING: [BD 5-1069] Please specify '-mon_dir' argument when interface mode is 'Monitor'. Using 'in' as default.
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode INTERFACE, 1 slot interface pins and 0 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting interface connection /myRegister_0_M00_AXIS, to System ILA slot interface pin /system_ila_0/SLOT_0_AXIS for debug.
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins system_ila_0/clk]
regenerate_bd_layout
save_bd_design
Wrote  : </home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
ipx::edit_ip_in_project -upgrade true -name myRegister_v1_0_project -directory /home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/project_1/project_1.tmp/myRegister_v1_0_project /home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/ip_repo/myRegister_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/audrey/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/audrey/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/audrey/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/audrey/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/ip_repo/myRegister_1_0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/ip_repo/SimpleCpu_Mult_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/audrey/Documents/convolution/Map_inflation/hardware_impl/test_IP/sim_mb_customIP_multAdd/project_1/project_1.tmp/myRegister_v1_0_project'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/audrey/Documents/Verilog_course/IP_project/ip_repo/simpleCpu_1_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project project_1
current_project myRegister_v1_0_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 26 23:10:30 2026...
