
whitewhale.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .init         0000001a  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         000077e4  80002020  80002020  00002420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .exception    00000200  80009a00  80009a00  00009e00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .fini         00000018  80009c00  80009c00  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .rodata       00000608  80009c18  80009c18  0000a018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  8 .ctors        00000008  00000008  8000a220  0000a808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .dtors        00000008  00000010  8000a228  0000a810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .jcr          00000004  00000018  8000a230  0000a818  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .got          00000000  0000001c  8000a234  0000a81c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .data         00000528  0000001c  8000a234  0000a81c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 13 .bss          0000179c  00000564  00000564  00000000  2**2
                  ALLOC
 14 .heap         00005300  00001d00  00001d00  00000000  2**0
                  ALLOC
 15 .comment      00000028  00000000  00000000  0000ad44  2**0
                  CONTENTS, READONLY
 16 .debug_aranges 00001010  00000000  00000000  0000ad6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_pubnames 000024db  00000000  00000000  0000bd7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_info   0002927a  00000000  00000000  0000e257  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 00004e83  00000000  00000000  000374d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_line   000133c3  00000000  00000000  0003c354  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_frame  00002bac  00000000  00000000  0004f718  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_str    00008bf1  00000000  00000000  000522c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_loc    0000701d  00000000  00000000  0005aeb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macinfo 010f7999  00000000  00000000  00061ed2  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .stack        00001000  00007000  00007000  00000000  2**0
                  ALLOC
 26 .flash_nvram  00007c8c  80030000  8000a75c  0000b000  2**2
                  ALLOC
 27 .debug_ranges 000016e0  00000000  00000000  0115986b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf ff e0 	sub	pc,pc,-32

Disassembly of section .init:

80002004 <_init>:
80002004:	eb cd 40 40 	pushm	r6,lr
80002008:	48 26       	lddpc	r6,80002010 <_init+0xc>
8000200a:	1e 26       	rsub	r6,pc
8000200c:	c0 48       	rjmp	80002014 <_init+0x10>
8000200e:	d7 03       	nop
80002010:	80 00       	ld.sh	r0,r0[0x0]
80002012:	1f ee       	ld.ub	lr,pc[0x6]
80002014:	c5 4c       	rcall	800020bc <frame_dummy>
80002016:	e0 a0 3b ed 	rcall	800097f0 <__do_global_ctors_aux>
8000201a:	e3 cd 80 40 	ldm	sp++,r6,pc

Disassembly of section .text:

80002020 <_stext>:
80002020:	30 07       	mov	r7,0
80002022:	e0 6a 80 00 	mov	r10,32768
80002026:	5b fa       	cp.w	r10,-1
80002028:	f4 0d 17 10 	movne	sp,r10
8000202c:	49 4b       	lddpc	r11,8000207c <_stext+0x5c>
8000202e:	30 8c       	mov	r12,8
80002030:	18 3b       	cp.w	r11,r12
80002032:	c0 70       	breq	80002040 <_stext+0x20>
80002034:	e0 6a 05 48 	mov	r10,1352
80002038:	b7 09       	ld.d	r8,r11++
8000203a:	b9 28       	st.d	r12++,r8
8000203c:	14 3c       	cp.w	r12,r10
8000203e:	cf d5       	brlt	80002038 <_stext+0x18>
80002040:	e0 6a 1d 00 	mov	r10,7424
80002044:	e0 6c 05 48 	mov	r12,1352
80002048:	30 08       	mov	r8,0
8000204a:	30 09       	mov	r9,0
8000204c:	b9 28       	st.d	r12++,r8
8000204e:	14 3c       	cp.w	r12,r10
80002050:	cf e5       	brlt	8000204c <_stext+0x2c>
80002052:	e0 a0 39 e2 	rcall	80009416 <_init_startup>
80002056:	fe cc 84 56 	sub	r12,pc,-31658
8000205a:	e0 a0 36 99 	rcall	80008d8c <atexit>
8000205e:	cd 3f       	rcall	80002004 <_init>
80002060:	1a 9c       	mov	r12,sp
80002062:	30 0b       	mov	r11,0
80002064:	e0 a0 39 da 	rcall	80009418 <_init_argv>
80002068:	5b fc       	cp.w	r12,-1
8000206a:	f9 bc 00 00 	moveq	r12,0
8000206e:	f9 ba 00 00 	moveq	r10,0
80002072:	14 1d       	sub	sp,r10
80002074:	e0 a0 13 5c 	rcall	8000472c <main>
80002078:	e0 a0 36 92 	rcall	80008d9c <exit>
8000207c:	80 00       	ld.sh	r0,r0[0x0]
8000207e:	a2 20       	st.h	r1[0x4],r0

80002080 <__do_global_dtors_aux>:
80002080:	d4 21       	pushm	r4-r7,lr
80002082:	e0 68 05 64 	mov	r8,1380
80002086:	11 89       	ld.ub	r9,r8[0x0]
80002088:	30 08       	mov	r8,0
8000208a:	f0 09 18 00 	cp.b	r9,r8
8000208e:	c1 61       	brne	800020ba <__do_global_dtors_aux+0x3a>
80002090:	31 08       	mov	r8,16
80002092:	31 46       	mov	r6,20
80002094:	10 95       	mov	r5,r8
80002096:	10 16       	sub	r6,r8
80002098:	e0 67 05 68 	mov	r7,1384
8000209c:	a3 46       	asr	r6,0x2
8000209e:	20 16       	sub	r6,1
800020a0:	c0 68       	rjmp	800020ac <__do_global_dtors_aux+0x2c>
800020a2:	2f f8       	sub	r8,-1
800020a4:	8f 08       	st.w	r7[0x0],r8
800020a6:	ea 08 03 28 	ld.w	r8,r5[r8<<0x2]
800020aa:	5d 18       	icall	r8
800020ac:	6e 08       	ld.w	r8,r7[0x0]
800020ae:	0c 38       	cp.w	r8,r6
800020b0:	cf 93       	brcs	800020a2 <__do_global_dtors_aux+0x22>
800020b2:	30 19       	mov	r9,1
800020b4:	e0 68 05 64 	mov	r8,1380
800020b8:	b0 89       	st.b	r8[0x0],r9
800020ba:	d8 22       	popm	r4-r7,pc

800020bc <frame_dummy>:
800020bc:	d4 01       	pushm	lr
800020be:	31 8c       	mov	r12,24
800020c0:	78 08       	ld.w	r8,r12[0x0]
800020c2:	58 08       	cp.w	r8,0
800020c4:	c0 50       	breq	800020ce <frame_dummy+0x12>
800020c6:	48 38       	lddpc	r8,800020d0 <frame_dummy+0x14>
800020c8:	58 08       	cp.w	r8,0
800020ca:	c0 20       	breq	800020ce <frame_dummy+0x12>
800020cc:	5d 18       	icall	r8
800020ce:	d8 02       	popm	pc
800020d0:	00 00       	add	r0,r0
	...

800020d4 <handler_None>:

// check the event queue
static void check_events(void);

// handler protos
static void handler_None(s32 data) { ;; }
800020d4:	5e fc       	retal	r12
800020d6:	d7 03       	nop

800020d8 <clockTimer_callback>:
static softTimer_t monomePollTimer = { .next = NULL, .prev = NULL };
static softTimer_t monomeRefreshTimer  = { .next = NULL, .prev = NULL };



static void clockTimer_callback(void* o) {  
800020d8:	d4 01       	pushm	lr
	// static event_t e;
	// e.type = kEventTimer;
	// e.data = 0;
	// event_post(&e);
	if(clock_external == 0) {
800020da:	e0 68 1b 0c 	mov	r8,6924
800020de:	11 89       	ld.ub	r9,r8[0x0]
800020e0:	58 09       	cp.w	r9,0
		// print_dbg("\r\ntimer.");

		clock_phase++;
800020e2:	c1 21       	brne	80002106 <clockTimer_callback+0x2e>
800020e4:	e0 68 1a 9c 	mov	r8,6812
800020e8:	11 8a       	ld.ub	r10,r8[0x0]
		if(clock_phase>1) clock_phase=0;
800020ea:	2f fa       	sub	r10,-1
800020ec:	b0 8a       	st.b	r8[0x0],r10
800020ee:	30 1b       	mov	r11,1
800020f0:	f6 0a 18 00 	cp.b	r10,r11
800020f4:	e0 88 00 03 	brls	800020fa <clockTimer_callback+0x22>
		(*clock_pulse)(clock_phase);
800020f8:	b0 89       	st.b	r8[0x0],r9
800020fa:	e0 69 1a 9c 	mov	r9,6812
800020fe:	31 c8       	mov	r8,28
80002100:	13 8c       	ld.ub	r12,r9[0x0]
80002102:	70 08       	ld.w	r8,r8[0x0]
80002104:	5d 18       	icall	r8
80002106:	d8 02       	popm	pc

80002108 <handler_MonomePoll>:
80002108:	d4 01       	pushm	lr
8000210a:	33 08       	mov	r8,48
8000210c:	70 08       	ld.w	r8,r8[0x0]
8000210e:	5d 18       	icall	r8
	// monome_set_quadrant_flag(0);
	// monome_set_quadrant_flag(1);
	timers_set_monome();
}

static void handler_MonomePoll(s32 data) { monome_read_serial(); }
80002110:	d8 02       	popm	pc
80002112:	d7 03       	nop

80002114 <handler_Front>:
80002114:	d4 21       	pushm	r4-r7,lr
80002116:	18 97       	mov	r7,r12
	}
}


static void handler_Front(s32 data) {
	print_dbg("\r\n FRONT HOLD");
80002118:	fe cc 82 00 	sub	r12,pc,-32256
8000211c:	e0 a0 31 46 	rcall	800083a8 <print_dbg>

	if(data == 0) {
80002120:	e0 68 1a 9e 	mov	r8,6814
		front_timer = 15;
80002124:	58 07       	cp.w	r7,0
80002126:	c0 d1       	brne	80002140 <handler_Front+0x2c>
		if(preset_mode) preset_mode = 0;
80002128:	30 f9       	mov	r9,15
8000212a:	b0 89       	st.b	r8[0x0],r9
8000212c:	e0 68 1a 90 	mov	r8,6800
80002130:	11 8a       	ld.ub	r10,r8[0x0]
80002132:	ee 0a 18 00 	cp.b	r10,r7
		else preset_mode = 1;
80002136:	c0 30       	breq	8000213c <handler_Front+0x28>
80002138:	b0 87       	st.b	r8[0x0],r7
	}
	else {
		front_timer = 0;
8000213a:	c0 58       	rjmp	80002144 <handler_Front+0x30>
8000213c:	30 19       	mov	r9,1
	}

	monomeFrameDirty++;
8000213e:	c0 28       	rjmp	80002142 <handler_Front+0x2e>
80002140:	30 09       	mov	r9,0
80002142:	b0 89       	st.b	r8[0x0],r9
80002144:	e0 68 07 65 	mov	r8,1893
}
80002148:	11 89       	ld.ub	r9,r8[0x0]
8000214a:	2f f9       	sub	r9,-1
8000214c:	b0 89       	st.b	r8[0x0],r9
8000214e:	d8 22       	popm	r4-r7,pc

80002150 <flash_read>:
80002150:	d4 31       	pushm	r0-r7,lr
80002152:	20 1d       	sub	sp,4
80002154:	fe cc 82 2c 	sub	r12,pc,-32212
80002158:	e0 a0 31 28 	rcall	800083a8 <print_dbg>

void flash_read(void) {
	u8 i1, i2;

	print_dbg("\r\n read preset ");
	print_dbg_ulong(preset_select);
8000215c:	e0 67 0b 00 	mov	r7,2816
80002160:	0f 8c       	ld.ub	r12,r7[0x0]

	for(i1=0;i1<16;i1++) {
		for(i2=0;i2<16;i2++) {
			w.wp[i1].steps[i2] = flashy.w[preset_select].wp[i1].steps[i2];
80002162:	e0 a0 31 1d 	rcall	8000839c <print_dbg_ulong>
80002166:	4d 39       	lddpc	r9,800022b0 <flash_read+0x160>
	u8 i1, i2;

	print_dbg("\r\n read preset ");
	print_dbg_ulong(preset_select);

	for(i1=0;i1<16;i1++) {
80002168:	e0 66 0b 08 	mov	r6,2824
		for(i2=0;i2<16;i2++) {
			w.wp[i1].steps[i2] = flashy.w[preset_select].wp[i1].steps[i2];
8000216c:	0f 84       	ld.ub	r4,r7[0x0]
8000216e:	12 91       	mov	r1,r9
80002170:	e0 68 0f 88 	mov	r8,3976
80002174:	ec c5 ff fc 	sub	r5,r6,-4
	u8 i1, i2;

	print_dbg("\r\n read preset ");
	print_dbg_ulong(preset_select);

	for(i1=0;i1<16;i1++) {
80002178:	e8 08 02 48 	mul	r8,r4,r8
		for(i2=0;i2<16;i2++) {
			w.wp[i1].steps[i2] = flashy.w[preset_select].wp[i1].steps[i2];
8000217c:	30 07       	mov	r7,0
8000217e:	10 92       	mov	r2,r8
80002180:	0c 93       	mov	r3,r6
80002182:	2b 48       	sub	r8,-76
80002184:	f2 08 00 08 	add	r8,r9,r8
80002188:	0c 99       	mov	r9,r6
			w.wp[i1].step_probs[i2] = flashy.w[preset_select].wp[i1].step_probs[i2];
8000218a:	c4 58       	rjmp	80002214 <flash_read+0xc4>
8000218c:	1d 80       	ld.ub	r0,lr[0x0]
8000218e:	b6 80       	st.b	r11[0x0],r0
80002190:	fd 30 00 10 	ld.ub	r0,lr[16]
			w.wp[i1].cv_probs[0][i2] = flashy.w[preset_select].wp[i1].cv_probs[0][i2];
80002194:	f7 60 00 10 	st.b	r11[16],r0
80002198:	fd 30 00 c0 	ld.ub	r0,lr[192]
			w.wp[i1].cv_probs[1][i2] = flashy.w[preset_select].wp[i1].cv_probs[1][i2];
8000219c:	f7 60 00 c0 	st.b	r11[192],r0
800021a0:	fd 30 00 d0 	ld.ub	r0,lr[208]
			w.wp[i1].cv_curves[0][i2] = flashy.w[preset_select].wp[i1].cv_curves[0][i2];
800021a4:	f7 60 00 d0 	st.b	r11[208],r0
			w.wp[i1].cv_curves[1][i2] = flashy.w[preset_select].wp[i1].cv_curves[1][i2];
800021a8:	94 00       	ld.sh	r0,r10[0x0]
800021aa:	b8 00       	st.h	r12[0x0],r0
800021ac:	f5 00 00 20 	ld.sh	r0,r10[32]
			w.wp[i1].cv_steps[0][i2] = flashy.w[preset_select].wp[i1].cv_steps[0][i2];
800021b0:	f9 50 00 20 	st.h	r12[32],r0
800021b4:	f5 00 ff c0 	ld.sh	r0,r10[-64]
			w.wp[i1].cv_steps[1][i2] = flashy.w[preset_select].wp[i1].cv_steps[1][i2];
800021b8:	f9 50 ff c0 	st.h	r12[-64],r0
800021bc:	f5 00 ff e0 	ld.sh	r0,r10[-32]
			w.wp[i1].cv_values[i2] = flashy.w[preset_select].wp[i1].cv_values[i2];
800021c0:	f9 50 ff e0 	st.h	r12[-32],r0
800021c4:	f5 00 ff a0 	ld.sh	r0,r10[-96]
800021c8:	f9 50 ff a0 	st.h	r12[-96],r0
800021cc:	2f fe       	sub	lr,-1

	print_dbg("\r\n read preset ");
	print_dbg_ulong(preset_select);

	for(i1=0;i1<16;i1++) {
		for(i2=0;i2<16;i2++) {
800021ce:	2f fb       	sub	r11,-1
800021d0:	2f ea       	sub	r10,-2
800021d2:	2f ec       	sub	r12,-2
			w.wp[i1].cv_steps[0][i2] = flashy.w[preset_select].wp[i1].cv_steps[0][i2];
			w.wp[i1].cv_steps[1][i2] = flashy.w[preset_select].wp[i1].cv_steps[1][i2];
			w.wp[i1].cv_values[i2] = flashy.w[preset_select].wp[i1].cv_values[i2];
		}

		w.wp[i1].step_choice = flashy.w[preset_select].wp[i1].step_choice;
800021d4:	40 00       	lddsp	r0,sp[0x0]
800021d6:	00 3b       	cp.w	r11,r0
		w.wp[i1].loop_end = flashy.w[preset_select].wp[i1].loop_end;
800021d8:	cd a1       	brne	8000218c <flash_read+0x3c>
800021da:	90 2a       	ld.sh	r10,r8[0x4]
		w.wp[i1].loop_len = flashy.w[preset_select].wp[i1].loop_len;
800021dc:	aa 0a       	st.h	r5[0x0],r10
800021de:	11 9a       	ld.ub	r10,r8[0x1]
		w.wp[i1].loop_start = flashy.w[preset_select].wp[i1].loop_start;
800021e0:	b2 9a       	st.b	r9[0x1],r10
800021e2:	11 aa       	ld.ub	r10,r8[0x2]
		w.wp[i1].loop_dir = flashy.w[preset_select].wp[i1].loop_dir;
800021e4:	b2 aa       	st.b	r9[0x2],r10
800021e6:	11 8a       	ld.ub	r10,r8[0x0]
		w.wp[i1].step_mode = flashy.w[preset_select].wp[i1].step_mode;
800021e8:	b2 8a       	st.b	r9[0x0],r10
800021ea:	11 ba       	ld.ub	r10,r8[0x3]
		w.wp[i1].cv_mode[0] = flashy.w[preset_select].wp[i1].cv_mode[0];
800021ec:	b2 ba       	st.b	r9[0x3],r10
800021ee:	70 3a       	ld.w	r10,r8[0xc]
		w.wp[i1].cv_mode[1] = flashy.w[preset_select].wp[i1].cv_mode[1];
800021f0:	93 3a       	st.w	r9[0xc],r10
800021f2:	11 ea       	ld.ub	r10,r8[0x6]
		w.wp[i1].tr_mode = flashy.w[preset_select].wp[i1].tr_mode;
800021f4:	aa aa       	st.b	r5[0x2],r10
800021f6:	11 fa       	ld.ub	r10,r8[0x7]
800021f8:	b2 fa       	st.b	r9[0x7],r10
800021fa:	f1 3a 00 08 	ld.ub	r10,r8[8]
800021fe:	f3 6a 00 08 	st.b	r9[8],r10
80002202:	2f f7       	sub	r7,-1
80002204:	f0 c8 ff 10 	sub	r8,r8,-240
80002208:	ea c5 ff 10 	sub	r5,r5,-240
	u8 i1, i2;

	print_dbg("\r\n read preset ");
	print_dbg_ulong(preset_select);

	for(i1=0;i1<16;i1++) {
8000220c:	f2 c9 ff 10 	sub	r9,r9,-240
80002210:	59 07       	cp.w	r7,16
80002212:	c1 a0       	breq	80002246 <flash_read+0xf6>
80002214:	ee 0e 15 04 	lsl	lr,r7,0x4
80002218:	f2 c0 ff e0 	sub	r0,r9,-32
8000221c:	0e 1e       	sub	lr,r7
8000221e:	50 00       	stdsp	sp[0x0],r0
80002220:	fc 0a 15 04 	lsl	r10,lr,0x4
80002224:	2f fe       	sub	lr,-1
80002226:	f4 cc ff 70 	sub	r12,r10,-144
8000222a:	a5 6e       	lsl	lr,0x4
8000222c:	04 0a       	add	r10,r2
8000222e:	fc 03 00 0b 	add	r11,lr,r3
80002232:	f4 ca ff 24 	sub	r10,r10,-220
80002236:	04 0e       	add	lr,r2
80002238:	06 0c       	add	r12,r3
8000223a:	2b 4e       	sub	lr,-76
8000223c:	e2 0a 00 0a 	add	r10,r1,r10
		w.wp[i1].cv_mode[0] = flashy.w[preset_select].wp[i1].cv_mode[0];
		w.wp[i1].cv_mode[1] = flashy.w[preset_select].wp[i1].cv_mode[1];
		w.wp[i1].tr_mode = flashy.w[preset_select].wp[i1].tr_mode;
	}

	w.series_start = flashy.w[preset_select].series_start;
80002240:	e2 0e 00 0e 	add	lr,r1,lr
80002244:	ca 4b       	rjmp	8000218c <flash_read+0x3c>
80002246:	49 b9       	lddpc	r9,800022b0 <flash_read+0x160>
	w.tr_mute[0] = flashy.w[preset_select].tr_mute[0];
	w.tr_mute[1] = flashy.w[preset_select].tr_mute[1];
	w.tr_mute[2] = flashy.w[preset_select].tr_mute[2];
	w.tr_mute[3] = flashy.w[preset_select].tr_mute[3];
	w.cv_mute[0] = flashy.w[preset_select].cv_mute[0];
	w.cv_mute[1] = flashy.w[preset_select].cv_mute[1];
80002248:	e0 6b 0f 88 	mov	r11,3976
		w.wp[i1].cv_mode[0] = flashy.w[preset_select].wp[i1].cv_mode[0];
		w.wp[i1].cv_mode[1] = flashy.w[preset_select].wp[i1].cv_mode[1];
		w.wp[i1].tr_mode = flashy.w[preset_select].wp[i1].tr_mode;
	}

	w.series_start = flashy.w[preset_select].series_start;
8000224c:	b7 34       	mul	r4,r11
8000224e:	e8 cb f0 b4 	sub	r11,r4,-3916
	w.tr_mute[0] = flashy.w[preset_select].tr_mute[0];
	w.tr_mute[1] = flashy.w[preset_select].tr_mute[1];
	w.tr_mute[2] = flashy.w[preset_select].tr_mute[2];
	w.tr_mute[3] = flashy.w[preset_select].tr_mute[3];
	w.cv_mute[0] = flashy.w[preset_select].cv_mute[0];
	w.cv_mute[1] = flashy.w[preset_select].cv_mute[1];
80002252:	f2 04 00 04 	add	r4,r9,r4
80002256:	f2 0b 00 0b 	add	r11,r9,r11
8000225a:	e9 39 0f d3 	ld.ub	r9,r4[4051]
		w.wp[i1].cv_mode[0] = flashy.w[preset_select].wp[i1].cv_mode[0];
		w.wp[i1].cv_mode[1] = flashy.w[preset_select].wp[i1].cv_mode[1];
		w.wp[i1].tr_mode = flashy.w[preset_select].wp[i1].tr_mode;
	}

	w.series_start = flashy.w[preset_select].series_start;
8000225e:	e0 68 0b 08 	mov	r8,2824
	w.series_end = flashy.w[preset_select].series_end;

	w.tr_mute[0] = flashy.w[preset_select].tr_mute[0];
80002262:	f1 69 0f 87 	st.b	r8[3975],r9
80002266:	e8 c9 f0 34 	sub	r9,r4,-4044
		w.wp[i1].cv_mode[1] = flashy.w[preset_select].wp[i1].cv_mode[1];
		w.wp[i1].tr_mode = flashy.w[preset_select].wp[i1].tr_mode;
	}

	w.series_start = flashy.w[preset_select].series_start;
	w.series_end = flashy.w[preset_select].series_end;
8000226a:	13 ac       	ld.ub	r12,r9[0x2]
8000226c:	f1 6c 0f 82 	st.b	r8[3970],r12

	w.tr_mute[0] = flashy.w[preset_select].tr_mute[0];
	w.tr_mute[1] = flashy.w[preset_select].tr_mute[1];
80002270:	13 8c       	ld.ub	r12,r9[0x0]
80002272:	13 99       	ld.ub	r9,r9[0x1]
80002274:	f1 69 0f 81 	st.b	r8[3969],r9
	w.tr_mute[2] = flashy.w[preset_select].tr_mute[2];
80002278:	e9 39 0f cf 	ld.ub	r9,r4[4047]
8000227c:	f1 69 0f 83 	st.b	r8[3971],r9
	w.tr_mute[3] = flashy.w[preset_select].tr_mute[3];
80002280:	e9 39 0f d0 	ld.ub	r9,r4[4048]
	flashc_memcpy((void *)&flashy.glyph[preset_select], &glyph, sizeof(glyph), true);
	flashc_memset8((void*)&(flashy.preset_select), preset_select, 1, true);
	flashc_memset32((void*)&(flashy.edit_mode), edit_mode, 4, true);
}

void flash_read(void) {
80002284:	f1 69 0f 84 	st.b	r8[3972],r9
	w.series_end = flashy.w[preset_select].series_end;

	w.tr_mute[0] = flashy.w[preset_select].tr_mute[0];
	w.tr_mute[1] = flashy.w[preset_select].tr_mute[1];
	w.tr_mute[2] = flashy.w[preset_select].tr_mute[2];
	w.tr_mute[3] = flashy.w[preset_select].tr_mute[3];
80002288:	e9 39 0f d1 	ld.ub	r9,r4[4049]
	w.cv_mute[0] = flashy.w[preset_select].cv_mute[0];
	w.cv_mute[1] = flashy.w[preset_select].cv_mute[1];
8000228c:	ec c6 f0 80 	sub	r6,r6,-3968

	w.tr_mute[0] = flashy.w[preset_select].tr_mute[0];
	w.tr_mute[1] = flashy.w[preset_select].tr_mute[1];
	w.tr_mute[2] = flashy.w[preset_select].tr_mute[2];
	w.tr_mute[3] = flashy.w[preset_select].tr_mute[3];
	w.cv_mute[0] = flashy.w[preset_select].cv_mute[0];
80002290:	f1 69 0f 85 	st.b	r8[3973],r9
		w.wp[i1].cv_mode[0] = flashy.w[preset_select].wp[i1].cv_mode[0];
		w.wp[i1].cv_mode[1] = flashy.w[preset_select].wp[i1].cv_mode[1];
		w.wp[i1].tr_mode = flashy.w[preset_select].wp[i1].tr_mode;
	}

	w.series_start = flashy.w[preset_select].series_start;
80002294:	f0 ca f1 00 	sub	r10,r8,-3840

	w.tr_mute[0] = flashy.w[preset_select].tr_mute[0];
	w.tr_mute[1] = flashy.w[preset_select].tr_mute[1];
	w.tr_mute[2] = flashy.w[preset_select].tr_mute[2];
	w.tr_mute[3] = flashy.w[preset_select].tr_mute[3];
	w.cv_mute[0] = flashy.w[preset_select].cv_mute[0];
80002298:	e9 39 0f d2 	ld.ub	r9,r4[4050]
	w.cv_mute[1] = flashy.w[preset_select].cv_mute[1];

	for(i1=0;i1<64;i1++)
		w.series_list[i1] = flashy.w[preset_select].series_list[i1];
8000229c:	f1 6c 0f 80 	st.b	r8[3968],r12
	w.tr_mute[2] = flashy.w[preset_select].tr_mute[2];
	w.tr_mute[3] = flashy.w[preset_select].tr_mute[3];
	w.cv_mute[0] = flashy.w[preset_select].cv_mute[0];
	w.cv_mute[1] = flashy.w[preset_select].cv_mute[1];

	for(i1=0;i1<64;i1++)
800022a0:	f1 69 0f 86 	st.b	r8[3974],r9
		w.series_list[i1] = flashy.w[preset_select].series_list[i1];
}
800022a4:	17 18       	ld.sh	r8,r11++
800022a6:	14 b8       	st.h	r10++,r8
800022a8:	0c 3a       	cp.w	r10,r6
800022aa:	cf d1       	brne	800022a4 <flash_read+0x154>
800022ac:	2f fd       	sub	sp,-4
800022ae:	d8 32       	popm	r0-r7,pc
800022b0:	80 03       	ld.sh	r3,r0[0x0]
	...

800022b4 <flash_unfresh>:
800022b4:	d4 01       	pushm	lr
800022b6:	30 19       	mov	r9,1
800022b8:	30 4a       	mov	r10,4
800022ba:	32 2b       	mov	r11,34
800022bc:	48 2c       	lddpc	r12,800022c4 <flash_unfresh+0x10>
800022be:	e0 a0 23 29 	rcall	80006910 <flashc_memset8>
}

// write fresh status
void flash_unfresh(void) {
  flashc_memset8((void*)&(flashy.fresh), FIRSTRUN_KEY, 4, true);
}
800022c2:	d8 02       	popm	pc
800022c4:	80 03       	ld.sh	r3,r0[0x0]
	...

800022c8 <flash_write>:
800022c8:	d4 21       	pushm	r4-r7,lr
800022ca:	e0 66 0b 00 	mov	r6,2816

void flash_write(void) {
	// print_dbg("\r write preset ");
	// print_dbg_ulong(preset_select);
	flashc_memcpy((void *)&flashy.w[preset_select], &w, sizeof(w), true);
800022ce:	e0 68 0f 88 	mov	r8,3976
800022d2:	0d 89       	ld.ub	r9,r6[0x0]
800022d4:	10 9a       	mov	r10,r8
800022d6:	f2 08 02 48 	mul	r8,r9,r8
800022da:	49 37       	lddpc	r7,80002324 <flash_write+0x5c>
800022dc:	30 19       	mov	r9,1
800022de:	e0 6b 0b 08 	mov	r11,2824
800022e2:	ee cc ff b4 	sub	r12,r7,-76
800022e6:	10 0c       	add	r12,r8
	flashc_memcpy((void *)&flashy.glyph[preset_select], &glyph, sizeof(glyph), true);
800022e8:	e0 a0 23 1a 	rcall	8000691c <flashc_memcpy>
800022ec:	ee c8 ff f7 	sub	r8,r7,-9
800022f0:	0d 8c       	ld.ub	r12,r6[0x0]
800022f2:	30 19       	mov	r9,1
800022f4:	f0 0c 00 3c 	add	r12,r8,r12<<0x3
800022f8:	30 8a       	mov	r10,8
800022fa:	e0 6b 1a ac 	mov	r11,6828
	flashc_memset8((void*)&(flashy.preset_select), preset_select, 1, true);
800022fe:	e0 a0 23 0f 	rcall	8000691c <flashc_memcpy>
80002302:	0d 8b       	ld.ub	r11,r6[0x0]
80002304:	30 19       	mov	r9,1
80002306:	ee cc ff f8 	sub	r12,r7,-8
	flashc_memset32((void*)&(flashy.edit_mode), edit_mode, 4, true);
8000230a:	12 9a       	mov	r10,r9
8000230c:	e0 a0 23 02 	rcall	80006910 <flashc_memset8>
80002310:	e0 68 1a c8 	mov	r8,6856
80002314:	ee cc ff fc 	sub	r12,r7,-4
80002318:	70 0b       	ld.w	r11,r8[0x0]
}
8000231a:	30 19       	mov	r9,1
8000231c:	30 4a       	mov	r10,4
8000231e:	e0 a0 22 e7 	rcall	800068ec <flashc_memset32>
80002322:	d8 22       	popm	r4-r7,pc
80002324:	80 03       	ld.sh	r3,r0[0x0]
	...

80002328 <handler_SaveFlash>:
80002328:	d4 01       	pushm	lr
8000232a:	cc ff       	rcall	800022c8 <flash_write>
8000232c:	d8 02       	popm	pc
8000232e:	d7 03       	nop

80002330 <timers_set_monome>:
80002330:	d4 01       	pushm	lr
80002332:	30 09       	mov	r9,0
80002334:	fe ca d0 a8 	sub	r10,pc,-12120
80002338:	31 4b       	mov	r11,20
8000233a:	e0 6c 05 70 	mov	r12,1392

// monome: start polling
void timers_set_monome(void) {
	// print_dbg("\r\n setting monome timers");
	timer_add(&monomePollTimer, 20, &monome_poll_timer_callback, NULL );
	timer_add(&monomeRefreshTimer, 30, &monome_refresh_timer_callback, NULL );
8000233e:	e0 a0 1e fd 	rcall	80006138 <timer_add>
80002342:	30 09       	mov	r9,0
80002344:	fe ca dc f0 	sub	r10,pc,-8976
80002348:	31 eb       	mov	r11,30
}
8000234a:	e0 6c 06 2c 	mov	r12,1580
8000234e:	e0 a0 1e f5 	rcall	80006138 <timer_add>
80002352:	d8 02       	popm	pc

80002354 <handler_MonomeGridKey>:
80002354:	d4 21       	pushm	r4-r7,lr
80002356:	20 1d       	sub	sp,4
80002358:	fa c9 ff ff 	sub	r9,sp,-1
8000235c:	fa ca ff fe 	sub	r10,sp,-2
// application grid code

static void handler_MonomeGridKey(s32 data) { 
	u8 x, y, z, index, i1, found, count;
	s16 delta;
	monome_grid_key_parse_event_data(data, &x, &y, &z);
80002360:	fa cb ff fd 	sub	r11,sp,-3
80002364:	e0 a0 19 e6 	rcall	80005730 <monome_grid_key_parse_event_data>
	// print_dbg_hex(y); 
	// print_dbg("; z: 0x"); 
	// print_dbg_hex(z);

	//// TRACK LONG PRESSES
	index = y*16 + x;
80002368:	1b b8       	ld.ub	r8,sp[0x3]
8000236a:	1b a9       	ld.ub	r9,sp[0x2]
8000236c:	e0 6a 1a a9 	mov	r10,6825
	if(z) {
80002370:	a5 69       	lsl	r9,0x4
	// print_dbg_hex(y); 
	// print_dbg("; z: 0x"); 
	// print_dbg_hex(z);

	//// TRACK LONG PRESSES
	index = y*16 + x;
80002372:	30 0b       	mov	r11,0
80002374:	f0 09 00 09 	add	r9,r8,r9
80002378:	1b 9c       	ld.ub	r12,sp[0x1]
8000237a:	5c 59       	castu.b	r9
	if(z) {
8000237c:	e0 68 09 d0 	mov	r8,2512
80002380:	f6 0c 18 00 	cp.b	r12,r11
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
// application grid code

static void handler_MonomeGridKey(s32 data) { 
80002384:	c0 61       	brne	80002390 <handler_MonomeGridKey+0x3c>
80002386:	15 8b       	ld.ub	r11,r10[0x0]
80002388:	30 0a       	mov	r10,0
8000238a:	f0 0b 00 0c 	add	r12,r8,r11
	// print_dbg_hex(z);

	//// TRACK LONG PRESSES
	index = y*16 + x;
	if(z) {
		held_keys[key_count] = index;
8000238e:	c1 78       	rjmp	800023bc <handler_MonomeGridKey+0x68>
80002390:	15 8b       	ld.ub	r11,r10[0x0]
		key_count++;
80002392:	f0 0b 0b 09 	st.b	r8[r11],r9
80002396:	2f fb       	sub	r11,-1
		key_times[index] = 10;		//// THRESHOLD key hold time
80002398:	e0 68 09 f0 	mov	r8,2544
8000239c:	b4 8b       	st.b	r10[0x0],r11
8000239e:	30 aa       	mov	r10,10
	} else {
		found = 0; // "found"
		for(i1 = 0; i1<key_count; i1++) {
			if(held_keys[i1] == index) 
800023a0:	f0 09 0b 0a 	st.b	r8[r9],r10
800023a4:	c5 d8       	rjmp	8000245e <handler_MonomeGridKey+0x10a>
800023a6:	11 8e       	ld.ub	lr,r8[0x0]
				found++;
800023a8:	f2 0e 18 00 	cp.b	lr,r9
			if(found) 
800023ac:	c0 31       	brne	800023b2 <handler_MonomeGridKey+0x5e>
800023ae:	2f fa       	sub	r10,-1
				held_keys[i1] = held_keys[i1+1];
800023b0:	5c 5a       	castu.b	r10
800023b2:	58 0a       	cp.w	r10,0
800023b4:	c0 30       	breq	800023ba <handler_MonomeGridKey+0x66>
		held_keys[key_count] = index;
		key_count++;
		key_times[index] = 10;		//// THRESHOLD key hold time
	} else {
		found = 0; // "found"
		for(i1 = 0; i1<key_count; i1++) {
800023b6:	11 9e       	ld.ub	lr,r8[0x1]
800023b8:	b0 8e       	st.b	r8[0x0],lr
			if(held_keys[i1] == index) 
				found++;
			if(found) 
				held_keys[i1] = held_keys[i1+1];
		}
		key_count--;
800023ba:	2f f8       	sub	r8,-1
800023bc:	18 38       	cp.w	r8,r12
800023be:	cf 41       	brne	800023a6 <handler_MonomeGridKey+0x52>

		// FAST PRESS
		if(key_times[index] > 0) {
800023c0:	e0 68 1a a9 	mov	r8,6825
800023c4:	20 1b       	sub	r11,1
800023c6:	b0 8b       	st.b	r8[0x0],r11
800023c8:	e0 68 09 f0 	mov	r8,2544
800023cc:	f0 09 07 0a 	ld.ub	r10,r8[r9]
			if(edit_mode != mSeries && preset_mode == 0) {
800023d0:	30 08       	mov	r8,0
800023d2:	f0 0a 18 00 	cp.b	r10,r8
800023d6:	c4 40       	breq	8000245e <handler_MonomeGridKey+0x10a>
800023d8:	e0 6a 1a c8 	mov	r10,6856
800023dc:	74 0a       	ld.w	r10,r10[0x0]
800023de:	58 2a       	cp.w	r10,2
				if(index/16 == 2) {
800023e0:	c1 d0       	breq	8000241a <handler_MonomeGridKey+0xc6>
800023e2:	e0 6a 1a 90 	mov	r10,6800
800023e6:	15 8a       	ld.ub	r10,r10[0x0]
800023e8:	f0 0a 18 00 	cp.b	r10,r8
800023ec:	c1 71       	brne	8000241a <handler_MonomeGridKey+0xc6>
					i1 = index % 16;
					if(key_alt)
800023ee:	f2 cb 00 20 	sub	r11,r9,32

		// FAST PRESS
		if(key_times[index] > 0) {
			if(edit_mode != mSeries && preset_mode == 0) {
				if(index/16 == 2) {
					i1 = index % 16;
800023f2:	30 f8       	mov	r8,15
					if(key_alt)
800023f4:	f0 0b 18 00 	cp.b	r11,r8
800023f8:	e0 8b 00 33 	brhi	8000245e <handler_MonomeGridKey+0x10a>
800023fc:	e0 68 1a 9d 	mov	r8,6813
						next_pattern = i1;
					else {
						pattern = i1;
80002400:	f3 d9 c0 04 	bfextu	r9,r9,0x0,0x4
80002404:	11 8b       	ld.ub	r11,r8[0x0]
						next_pattern = i1;
					}
				}
			}
			// PRESET MODE FAST PRESS DETECT
			else if(preset_mode == 1) {
80002406:	e0 68 1a c5 	mov	r8,6853
8000240a:	f4 0b 18 00 	cp.b	r11,r10
8000240e:	c0 41       	brne	80002416 <handler_MonomeGridKey+0xc2>
80002410:	b0 89       	st.b	r8[0x0],r9
				if(x == 0 && y != preset_select) {
80002412:	e0 68 1a 9b 	mov	r8,6811
80002416:	b0 89       	st.b	r8[0x0],r9
80002418:	c2 38       	rjmp	8000245e <handler_MonomeGridKey+0x10a>
8000241a:	e0 67 1a 90 	mov	r7,6800
8000241e:	30 18       	mov	r8,1
80002420:	0f 89       	ld.ub	r9,r7[0x0]
80002422:	f0 09 18 00 	cp.b	r9,r8
					preset_select = y;
80002426:	c1 c1       	brne	8000245e <handler_MonomeGridKey+0x10a>
80002428:	1b b6       	ld.ub	r6,sp[0x3]
8000242a:	58 06       	cp.w	r6,0
8000242c:	c1 91       	brne	8000245e <handler_MonomeGridKey+0x10a>
8000242e:	e0 69 0b 00 	mov	r9,2816
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
// application grid code

static void handler_MonomeGridKey(s32 data) { 
80002432:	1b a8       	ld.ub	r8,sp[0x2]
80002434:	13 8a       	ld.ub	r10,r9[0x0]
			// PRESET MODE FAST PRESS DETECT
			else if(preset_mode == 1) {
				if(x == 0 && y != preset_select) {
					preset_select = y;
					for(i1=0;i1<8;i1++)
						glyph[i1] = flashy.glyph[preset_select][i1];
80002436:	f0 0a 18 00 	cp.b	r10,r8
			}
			// PRESET MODE FAST PRESS DETECT
			else if(preset_mode == 1) {
				if(x == 0 && y != preset_select) {
					preset_select = y;
					for(i1=0;i1<8;i1++)
8000243a:	c1 00       	breq	8000245a <handler_MonomeGridKey+0x106>
8000243c:	b2 88       	st.b	r9[0x0],r8
8000243e:	2f f8       	sub	r8,-1
						glyph[i1] = flashy.glyph[preset_select][i1];
				}
 				else if(x==0 && y == preset_select) {
					flash_read();
80002440:	49 b9       	lddpc	r9,800024ac <handler_MonomeGridKey+0x158>
80002442:	f2 08 00 39 	add	r9,r9,r8<<0x3
			// print_dbg_ulong(key_times[index]);
		}
	}

	// PRESET SCREEN
	if(preset_mode) {
80002446:	e0 68 1a ac 	mov	r8,6828
8000244a:	2f f9       	sub	r9,-1
8000244c:	f0 ca ff f8 	sub	r10,r8,-8
80002450:	13 3b       	ld.ub	r11,r9++
		// glyph magic
		if(z && x>7) {
80002452:	10 cb       	st.b	r8++,r11
80002454:	14 38       	cp.w	r8,r10
80002456:	cf d1       	brne	80002450 <handler_MonomeGridKey+0xfc>
80002458:	c0 38       	rjmp	8000245e <handler_MonomeGridKey+0x10a>
8000245a:	c7 be       	rcall	80002150 <flash_read>
8000245c:	ae 86       	st.b	r7[0x0],r6
8000245e:	e0 68 1a 90 	mov	r8,6800
80002462:	11 87       	ld.ub	r7,r8[0x0]
80002464:	30 08       	mov	r8,0
80002466:	f0 07 18 00 	cp.b	r7,r8
			glyph[y] ^= 1<<(x-8);
8000246a:	c2 30       	breq	800024b0 <handler_MonomeGridKey+0x15c>
8000246c:	1b 99       	ld.ub	r9,sp[0x1]
			monomeFrameDirty++;	
8000246e:	f0 09 18 00 	cp.b	r9,r8

	// PRESET SCREEN
	if(preset_mode) {
		// glyph magic
		if(z && x>7) {
			glyph[y] ^= 1<<(x-8);
80002472:	e0 80 07 b5 	breq	800033dc <handler_MonomeGridKey+0x1088>
80002476:	1b b8       	ld.ub	r8,sp[0x3]
80002478:	30 79       	mov	r9,7
			monomeFrameDirty++;	
8000247a:	f2 08 18 00 	cp.b	r8,r9

	// PRESET SCREEN
	if(preset_mode) {
		// glyph magic
		if(z && x>7) {
			glyph[y] ^= 1<<(x-8);
8000247e:	e0 88 07 af 	brls	800033dc <handler_MonomeGridKey+0x1088>
80002482:	e0 6a 07 65 	mov	r10,1893
80002486:	f0 cc 00 08 	sub	r12,r8,8
8000248a:	15 8e       	ld.ub	lr,r10[0x0]
8000248c:	1b a8       	ld.ub	r8,sp[0x2]
8000248e:	e0 69 1a ac 	mov	r9,6828
80002492:	2f fe       	sub	lr,-1
80002494:	f2 08 07 0b 	ld.ub	r11,r9[r8]
80002498:	b4 8e       	st.b	r10[0x0],lr
8000249a:	30 1a       	mov	r10,1
8000249c:	f4 0c 09 4a 	lsl	r10,r10,r12
800024a0:	16 5a       	eor	r10,r11
800024a2:	f2 08 0b 0a 	st.b	r9[r8],r10
800024a6:	e0 8f 07 9b 	bral	800033dc <handler_MonomeGridKey+0x1088>
800024aa:	d7 03       	nop
800024ac:	80 03       	ld.sh	r3,r0[0x0]
800024ae:	00 00       	add	r0,r0
800024b0:	1b a8       	ld.ub	r8,sp[0x2]
800024b2:	30 19       	mov	r9,1
800024b4:	f2 08 18 00 	cp.b	r8,r9
800024b8:	e0 81 01 4c 	brne	80002750 <handler_MonomeGridKey+0x3fc>
800024bc:	e0 6e 1a d1 	mov	lr,6865
800024c0:	1b 9c       	ld.ub	r12,sp[0x1]
800024c2:	1d 8b       	ld.ub	r11,lr[0x0]

		// OPTIMIZE: order this if-branch by common priority/use
		//// SORT

		// cut position
		if(y == 1) {
800024c4:	f6 0c 00 1b 	add	r11,r11,r12<<0x1
800024c8:	20 1b       	sub	r11,1
800024ca:	ee 0b 18 00 	cp.b	r11,r7
800024ce:	ee 0b 17 50 	movlt	r11,r7
			keycount_pos += z * 2 - 1;
800024d2:	bc 8b       	st.b	lr[0x0],r11
800024d4:	5c 5b       	castu.b	r11
800024d6:	f2 0b 18 00 	cp.b	r11,r9
800024da:	e0 81 00 de 	brne	80002696 <handler_MonomeGridKey+0x342>
			if(keycount_pos < 0) keycount_pos = 0;
800024de:	ee 0c 18 00 	cp.b	r12,r7
800024e2:	e0 80 07 7d 	breq	800033dc <handler_MonomeGridKey+0x1088>
			// print_dbg("\r\nkeycount: "); 
			// print_dbg_ulong(keycount_pos);

			if(keycount_pos == 1 && z) {
800024e6:	e0 69 1a 9d 	mov	r9,6813
800024ea:	13 89       	ld.ub	r9,r9[0x0]
800024ec:	58 09       	cp.w	r9,0
800024ee:	c1 21       	brne	80002512 <handler_MonomeGridKey+0x1be>
800024f0:	e0 6a 1a c2 	mov	r10,6850
800024f4:	e0 69 07 65 	mov	r9,1893
				if(key_alt == 0) {
800024f8:	15 8b       	ld.ub	r11,r10[0x0]
800024fa:	2f fb       	sub	r11,-1
800024fc:	b4 8b       	st.b	r10[0x0],r11
800024fe:	13 8a       	ld.ub	r10,r9[0x0]
					next_pos = x;
					cut_pos++;
80002500:	2f fa       	sub	r10,-1
					monomeFrameDirty++;
80002502:	b2 8a       	st.b	r9[0x0],r10
			// print_dbg_ulong(keycount_pos);

			if(keycount_pos == 1 && z) {
				if(key_alt == 0) {
					next_pos = x;
					cut_pos++;
80002504:	e0 69 1a 93 	mov	r9,6803
80002508:	1b b8       	ld.ub	r8,sp[0x3]
					monomeFrameDirty++;
8000250a:	b2 88       	st.b	r9[0x0],r8
8000250c:	e0 69 1a d2 	mov	r9,6866
			// print_dbg("\r\nkeycount: "); 
			// print_dbg_ulong(keycount_pos);

			if(keycount_pos == 1 && z) {
				if(key_alt == 0) {
					next_pos = x;
80002510:	c7 89       	rjmp	80002800 <handler_MonomeGridKey+0x4ac>
80002512:	f0 09 18 00 	cp.b	r9,r8
					cut_pos++;
					monomeFrameDirty++;
					keyfirst_pos = x;
80002516:	e0 81 07 63 	brne	800033dc <handler_MonomeGridKey+0x1088>
				}
				else if(key_alt == 1) {
8000251a:	e0 68 0b 03 	mov	r8,2819
8000251e:	11 89       	ld.ub	r9,r8[0x0]
80002520:	1b b8       	ld.ub	r8,sp[0x3]
					if(x == LENGTH)
80002522:	f2 08 18 00 	cp.b	r8,r9
80002526:	c1 11       	brne	80002548 <handler_MonomeGridKey+0x1f4>
80002528:	e0 68 1a 9b 	mov	r8,6811
8000252c:	11 88       	ld.ub	r8,r8[0x0]
						w.wp[pattern].step_mode = mForward;
8000252e:	f0 09 15 04 	lsl	r9,r8,0x4
80002532:	f2 08 01 08 	sub	r8,r9,r8
80002536:	e0 69 0b 08 	mov	r9,2824
8000253a:	a5 68       	lsl	r8,0x4
8000253c:	f2 08 00 08 	add	r8,r9,r8
80002540:	30 09       	mov	r9,0
80002542:	2f 48       	sub	r8,-12
80002544:	e0 8f 01 e5 	bral	8000290e <handler_MonomeGridKey+0x5ba>
80002548:	f2 ca 00 01 	sub	r10,r9,1
					else if(x == LENGTH-1)
8000254c:	14 38       	cp.w	r8,r10
8000254e:	c0 f1       	brne	8000256c <handler_MonomeGridKey+0x218>
80002550:	e0 68 1a 9b 	mov	r8,6811
						w.wp[pattern].step_mode = mReverse;
80002554:	11 88       	ld.ub	r8,r8[0x0]
80002556:	f0 09 15 04 	lsl	r9,r8,0x4
8000255a:	f2 08 01 08 	sub	r8,r9,r8
8000255e:	e0 69 0b 08 	mov	r9,2824
80002562:	a5 68       	lsl	r8,0x4
80002564:	f2 08 00 08 	add	r8,r9,r8
80002568:	30 19       	mov	r9,1
					else if(x == LENGTH-2)
8000256a:	c1 28       	rjmp	8000258e <handler_MonomeGridKey+0x23a>
8000256c:	f2 ca 00 02 	sub	r10,r9,2
80002570:	14 38       	cp.w	r8,r10
						w.wp[pattern].step_mode = mDrunk;
80002572:	c1 11       	brne	80002594 <handler_MonomeGridKey+0x240>
80002574:	e0 68 1a 9b 	mov	r8,6811
80002578:	11 88       	ld.ub	r8,r8[0x0]
8000257a:	f0 09 15 04 	lsl	r9,r8,0x4
8000257e:	f2 08 01 08 	sub	r8,r9,r8
80002582:	e0 69 0b 08 	mov	r9,2824
80002586:	a5 68       	lsl	r8,0x4
80002588:	f2 08 00 08 	add	r8,r9,r8
8000258c:	30 29       	mov	r9,2
					else if(x == LENGTH-3)
8000258e:	91 39       	st.w	r8[0xc],r9
80002590:	e0 8f 07 26 	bral	800033dc <handler_MonomeGridKey+0x1088>
80002594:	f2 ca 00 03 	sub	r10,r9,3
						w.wp[pattern].step_mode = mRandom;
80002598:	14 38       	cp.w	r8,r10
8000259a:	c0 f1       	brne	800025b8 <handler_MonomeGridKey+0x264>
8000259c:	e0 68 1a 9b 	mov	r8,6811
800025a0:	11 88       	ld.ub	r8,r8[0x0]
800025a2:	f0 09 15 04 	lsl	r9,r8,0x4
800025a6:	f2 08 01 08 	sub	r8,r9,r8
800025aa:	e0 69 0b 08 	mov	r9,2824
					// FIXME
					else if(x == 0) {
800025ae:	a5 68       	lsl	r8,0x4
800025b0:	f2 08 00 08 	add	r8,r9,r8
						if(pos == w.wp[pattern].loop_start)
800025b4:	30 39       	mov	r9,3
800025b6:	ce cb       	rjmp	8000258e <handler_MonomeGridKey+0x23a>
800025b8:	58 08       	cp.w	r8,0
800025ba:	c1 f1       	brne	800025f8 <handler_MonomeGridKey+0x2a4>
800025bc:	e0 68 0b 02 	mov	r8,2818
800025c0:	11 8a       	ld.ub	r10,r8[0x0]
800025c2:	e0 68 1a 9b 	mov	r8,6811
800025c6:	11 88       	ld.ub	r8,r8[0x0]
800025c8:	f0 0b 15 04 	lsl	r11,r8,0x4
800025cc:	f6 08 01 08 	sub	r8,r11,r8
800025d0:	e0 6b 0b 08 	mov	r11,2824
							next_pos = w.wp[pattern].loop_end;
800025d4:	a5 68       	lsl	r8,0x4
800025d6:	f9 da b0 08 	bfexts	r12,r10,0x0,0x8
						else if(pos == 0)
800025da:	f6 08 00 08 	add	r8,r11,r8
							next_pos = LENGTH;
						else next_pos--;
800025de:	11 8b       	ld.ub	r11,r8[0x0]
800025e0:	16 3c       	cp.w	r12,r11
800025e2:	c0 31       	brne	800025e8 <handler_MonomeGridKey+0x294>
800025e4:	11 99       	ld.ub	r9,r8[0x1]
800025e6:	c2 08       	rjmp	80002626 <handler_MonomeGridKey+0x2d2>
800025e8:	e0 68 1a 93 	mov	r8,6803
800025ec:	58 0a       	cp.w	r10,0
800025ee:	c2 70       	breq	8000263c <handler_MonomeGridKey+0x2e8>
800025f0:	11 89       	ld.ub	r9,r8[0x0]
800025f2:	20 19       	sub	r9,1
800025f4:	c2 48       	rjmp	8000263c <handler_MonomeGridKey+0x2e8>
800025f6:	d7 03       	nop
800025f8:	f6 08 18 00 	cp.b	r8,r11
800025fc:	c2 b1       	brne	80002652 <handler_MonomeGridKey+0x2fe>
800025fe:	e0 68 0b 02 	mov	r8,2818
80002602:	f1 2a 00 00 	ld.sb	r10,r8[0]
80002606:	e0 68 1a 9b 	mov	r8,6811
8000260a:	11 88       	ld.ub	r8,r8[0x0]
						cut_pos = 1;
						monomeFrameDirty++;
					}
					// FIXME
					else if(x == 1) {
8000260c:	f0 0b 15 04 	lsl	r11,r8,0x4
80002610:	f6 08 01 08 	sub	r8,r11,r8
						if(pos == w.wp[pattern].loop_end) next_pos = w.wp[pattern].loop_start;
80002614:	e0 6b 0b 08 	mov	r11,2824
80002618:	a5 68       	lsl	r8,0x4
8000261a:	f6 08 00 08 	add	r8,r11,r8
8000261e:	11 9b       	ld.ub	r11,r8[0x1]
80002620:	16 3a       	cp.w	r10,r11
80002622:	c0 51       	brne	8000262c <handler_MonomeGridKey+0x2d8>
80002624:	11 89       	ld.ub	r9,r8[0x0]
80002626:	e0 68 1a 93 	mov	r8,6803
8000262a:	c0 98       	rjmp	8000263c <handler_MonomeGridKey+0x2e8>
8000262c:	e0 68 1a 93 	mov	r8,6803
80002630:	12 3a       	cp.w	r10,r9
80002632:	c0 31       	brne	80002638 <handler_MonomeGridKey+0x2e4>
80002634:	30 09       	mov	r9,0
80002636:	c0 38       	rjmp	8000263c <handler_MonomeGridKey+0x2e8>
80002638:	11 89       	ld.ub	r9,r8[0x0]
						else if(pos == LENGTH) next_pos = 0;
8000263a:	2f f9       	sub	r9,-1
8000263c:	b0 89       	st.b	r8[0x0],r9
8000263e:	e0 68 07 65 	mov	r8,1893
						else next_pos++;
80002642:	11 89       	ld.ub	r9,r8[0x0]
80002644:	2f f9       	sub	r9,-1
80002646:	b0 89       	st.b	r8[0x0],r9
						cut_pos = 1;
						monomeFrameDirty++;
80002648:	30 19       	mov	r9,1
8000264a:	e0 68 1a c2 	mov	r8,6850
8000264e:	e0 8f 06 c6 	bral	800033da <handler_MonomeGridKey+0x1086>
					// FIXME
					else if(x == 1) {
						if(pos == w.wp[pattern].loop_end) next_pos = w.wp[pattern].loop_start;
						else if(pos == LENGTH) next_pos = 0;
						else next_pos++;
						cut_pos = 1;
80002652:	30 29       	mov	r9,2
80002654:	f2 08 18 00 	cp.b	r8,r9
						monomeFrameDirty++;
					}
					else if(x == 2 ) {
80002658:	e0 81 06 c2 	brne	800033dc <handler_MonomeGridKey+0x1088>
8000265c:	e0 a0 1d ac 	rcall	800061b4 <rnd>
80002660:	e0 69 07 65 	mov	r9,1893
						next_pos = (rnd() % (w.wp[pattern].loop_len + 1)) + w.wp[pattern].loop_start;
80002664:	e0 68 1a 9b 	mov	r8,6811
80002668:	13 8a       	ld.ub	r10,r9[0x0]
						cut_pos = 1;
						monomeFrameDirty++;					
8000266a:	11 88       	ld.ub	r8,r8[0x0]
						else next_pos++;
						cut_pos = 1;
						monomeFrameDirty++;
					}
					else if(x == 2 ) {
						next_pos = (rnd() % (w.wp[pattern].loop_len + 1)) + w.wp[pattern].loop_start;
8000266c:	2f fa       	sub	r10,-1
						cut_pos = 1;
						monomeFrameDirty++;					
8000266e:	b2 8a       	st.b	r9[0x0],r10
80002670:	f0 09 15 04 	lsl	r9,r8,0x4
						else next_pos++;
						cut_pos = 1;
						monomeFrameDirty++;
					}
					else if(x == 2 ) {
						next_pos = (rnd() % (w.wp[pattern].loop_len + 1)) + w.wp[pattern].loop_start;
80002674:	f2 08 01 08 	sub	r8,r9,r8
80002678:	e0 69 0b 08 	mov	r9,2824
8000267c:	a5 68       	lsl	r8,0x4
8000267e:	f2 08 00 08 	add	r8,r9,r8
80002682:	11 89       	ld.ub	r9,r8[0x0]
80002684:	11 a8       	ld.ub	r8,r8[0x2]
80002686:	2f f8       	sub	r8,-1
80002688:	f8 08 0d 0a 	divu	r10,r12,r8
8000268c:	e0 6a 1a 93 	mov	r10,6803
80002690:	16 09       	add	r9,r11
80002692:	b4 89       	st.b	r10[0x0],r9
						cut_pos = 1;
						monomeFrameDirty++;					
					}
				}
			}
			else if(keycount_pos == 2 && z) {
80002694:	cd ab       	rjmp	80002648 <handler_MonomeGridKey+0x2f4>
80002696:	30 28       	mov	r8,2
80002698:	f0 0b 18 00 	cp.b	r11,r8
8000269c:	e0 81 06 a0 	brne	800033dc <handler_MonomeGridKey+0x1088>
800026a0:	ee 0c 18 00 	cp.b	r12,r7
800026a4:	e0 80 06 9c 	breq	800033dc <handler_MonomeGridKey+0x1088>
				w.wp[pattern].loop_start = keyfirst_pos;
				w.wp[pattern].loop_end = x;
	 			monomeFrameDirty++;
800026a8:	e0 68 07 65 	mov	r8,1893
800026ac:	11 89       	ld.ub	r9,r8[0x0]
						monomeFrameDirty++;					
					}
				}
			}
			else if(keycount_pos == 2 && z) {
				w.wp[pattern].loop_start = keyfirst_pos;
800026ae:	2f f9       	sub	r9,-1
800026b0:	b0 89       	st.b	r8[0x0],r9
800026b2:	e0 68 1a 9b 	mov	r8,6811
800026b6:	11 89       	ld.ub	r9,r8[0x0]
800026b8:	e0 68 1a d2 	mov	r8,6866
800026bc:	11 8a       	ld.ub	r10,r8[0x0]
800026be:	e0 6c 0b 08 	mov	r12,2824
800026c2:	f2 08 15 04 	lsl	r8,r9,0x4
				w.wp[pattern].loop_end = x;
800026c6:	12 18       	sub	r8,r9
800026c8:	a5 68       	lsl	r8,0x4
	 			monomeFrameDirty++;
	 			if(w.wp[pattern].loop_start > w.wp[pattern].loop_end) w.wp[pattern].loop_dir = 2;
800026ca:	f8 08 00 08 	add	r8,r12,r8
800026ce:	b0 8a       	st.b	r8[0x0],r10
800026d0:	1b ba       	ld.ub	r10,sp[0x3]
800026d2:	b0 9a       	st.b	r8[0x1],r10
800026d4:	11 8a       	ld.ub	r10,r8[0x0]
800026d6:	11 9c       	ld.ub	r12,r8[0x1]
800026d8:	f8 0a 18 00 	cp.b	r10,r12
	 			else if(w.wp[pattern].loop_start == 0 && w.wp[pattern].loop_end == LENGTH) w.wp[pattern].loop_dir = 0;
800026dc:	e0 88 00 04 	brls	800026e4 <handler_MonomeGridKey+0x390>
800026e0:	b0 bb       	st.b	r8[0x3],r11
800026e2:	c1 68       	rjmp	8000270e <handler_MonomeGridKey+0x3ba>
800026e4:	58 0a       	cp.w	r10,0
800026e6:	c0 91       	brne	800026f8 <handler_MonomeGridKey+0x3a4>
800026e8:	e0 6b 0b 03 	mov	r11,2819
800026ec:	17 8b       	ld.ub	r11,r11[0x0]
800026ee:	f8 0b 18 00 	cp.b	r11,r12
800026f2:	c0 31       	brne	800026f8 <handler_MonomeGridKey+0x3a4>
800026f4:	b0 ba       	st.b	r8[0x3],r10
800026f6:	c0 c8       	rjmp	8000270e <handler_MonomeGridKey+0x3ba>
800026f8:	f2 08 15 04 	lsl	r8,r9,0x4
800026fc:	f0 09 01 09 	sub	r9,r8,r9
80002700:	e0 68 0b 08 	mov	r8,2824
80002704:	a5 69       	lsl	r9,0x4
80002706:	f0 09 00 09 	add	r9,r8,r9
8000270a:	30 18       	mov	r8,1
8000270c:	b2 b8       	st.b	r9[0x3],r8
8000270e:	e0 68 1a 9b 	mov	r8,6811
	 			else w.wp[pattern].loop_dir = 1;
80002712:	11 88       	ld.ub	r8,r8[0x0]
80002714:	f0 09 15 04 	lsl	r9,r8,0x4
80002718:	f2 08 01 08 	sub	r8,r9,r8
8000271c:	e0 69 0b 08 	mov	r9,2824
80002720:	a5 68       	lsl	r8,0x4
80002722:	f2 08 00 08 	add	r8,r9,r8

	 			w.wp[pattern].loop_len = w.wp[pattern].loop_end - w.wp[pattern].loop_start;
80002726:	11 9a       	ld.ub	r10,r8[0x1]
80002728:	11 89       	ld.ub	r9,r8[0x0]
8000272a:	f4 09 01 0c 	sub	r12,r10,r9
8000272e:	b0 ac       	st.b	r8[0x2],r12
80002730:	30 2b       	mov	r11,2
80002732:	11 bc       	ld.ub	r12,r8[0x3]
80002734:	f6 0c 18 00 	cp.b	r12,r11
80002738:	e0 81 06 52 	brne	800033dc <handler_MonomeGridKey+0x1088>
8000273c:	e0 6b 0b 03 	mov	r11,2819
80002740:	17 8b       	ld.ub	r11,r11[0x0]

	 			if(w.wp[pattern].loop_dir == 2)
80002742:	f6 0a 00 0a 	add	r10,r11,r10
80002746:	2f fa       	sub	r10,-1
80002748:	12 1a       	sub	r10,r9
8000274a:	b0 aa       	st.b	r8[0x2],r10
8000274c:	e0 8f 06 48 	bral	800033dc <handler_MonomeGridKey+0x1088>
	 				w.wp[pattern].loop_len = (LENGTH - w.wp[pattern].loop_start) + w.wp[pattern].loop_end + 1;
80002750:	58 08       	cp.w	r8,0
80002752:	e0 81 00 e4 	brne	8000291a <handler_MonomeGridKey+0x5c6>
80002756:	e0 69 0b 03 	mov	r9,2819
8000275a:	13 8b       	ld.ub	r11,r9[0x0]
8000275c:	1b b9       	ld.ub	r9,sp[0x3]
8000275e:	f6 09 18 00 	cp.b	r9,r11
				// print_dbg_ulong(w.wp[pattern].loop_len);
			}
		}

		// top row
		else if(y == 0) {
80002762:	c1 01       	brne	80002782 <handler_MonomeGridKey+0x42e>
80002764:	1b 99       	ld.ub	r9,sp[0x1]
			if(x == LENGTH) {
80002766:	e0 6b 1a 9d 	mov	r11,6813
8000276a:	b6 89       	st.b	r11[0x0],r9
8000276c:	ee 09 18 00 	cp.b	r9,r7
80002770:	e0 81 06 31 	brne	800033d2 <handler_MonomeGridKey+0x107e>
				key_alt = z;
80002774:	e0 6a 1a b8 	mov	r10,6840
				if(z == 0) {
80002778:	b4 88       	st.b	r10[0x0],r8
8000277a:	e0 68 1a 94 	mov	r8,6804
8000277e:	e0 8f 05 14 	bral	800031a6 <handler_MonomeGridKey+0xe52>
					param_accept = 0;
80002782:	30 3c       	mov	r12,3
					live_in = 0;
80002784:	f8 09 18 00 	cp.b	r9,r12
80002788:	e0 8b 00 3f 	brhi	80002806 <handler_MonomeGridKey+0x4b2>
				}
				monomeFrameDirty++;
			}
			else if(x < 4 && z) {
8000278c:	1b 9c       	ld.ub	r12,sp[0x1]
8000278e:	ee 0c 18 00 	cp.b	r12,r7
80002792:	c3 a0       	breq	80002806 <handler_MonomeGridKey+0x4b2>
80002794:	e0 6b 1a 9d 	mov	r11,6813
80002798:	17 8b       	ld.ub	r11,r11[0x0]
8000279a:	ee 0b 18 00 	cp.b	r11,r7
				if(key_alt)
8000279e:	c1 20       	breq	800027c2 <handler_MonomeGridKey+0x46e>
800027a0:	e0 68 1a 9b 	mov	r8,6811
800027a4:	11 88       	ld.ub	r8,r8[0x0]
					w.wp[pattern].tr_mode ^= 1;
800027a6:	e0 69 0b 08 	mov	r9,2824
800027aa:	f0 0a 15 04 	lsl	r10,r8,0x4
800027ae:	10 1a       	sub	r10,r8
800027b0:	a1 7a       	lsl	r10,0x1
800027b2:	2f fa       	sub	r10,-1
800027b4:	f2 0a 07 38 	ld.ub	r8,r9[r10<<0x3]
800027b8:	ec 18 00 01 	eorl	r8,0x1
800027bc:	f2 0a 0b 38 	st.b	r9[r10<<0x3],r8
800027c0:	c1 58       	rjmp	800027ea <handler_MonomeGridKey+0x496>
800027c2:	e0 6a 1a b5 	mov	r10,6837
				else if(scroll)
800027c6:	15 8a       	ld.ub	r10,r10[0x0]
800027c8:	f6 0a 18 00 	cp.b	r10,r11
800027cc:	c0 c0       	breq	800027e4 <handler_MonomeGridKey+0x490>
					w.tr_mute[x] ^= 1;
800027ce:	e0 68 0b 08 	mov	r8,2824
800027d2:	f0 09 00 09 	add	r9,r8,r9
800027d6:	f3 38 0f 82 	ld.ub	r8,r9[3970]
800027da:	ec 18 00 01 	eorl	r8,0x1
800027de:	f3 68 0f 82 	st.b	r9[3970],r8
				else edit_mode = mTrig;
800027e2:	c0 48       	rjmp	800027ea <handler_MonomeGridKey+0x496>
800027e4:	e0 69 1a c8 	mov	r9,6856
				edit_prob = 0;
800027e8:	93 08       	st.w	r9[0x0],r8
800027ea:	e0 69 07 65 	mov	r9,1893
				param_accept = 0;
				monomeFrameDirty++;
800027ee:	e0 6a 1a c1 	mov	r10,6849
800027f2:	30 08       	mov	r8,0
					w.wp[pattern].tr_mode ^= 1;
				else if(scroll)
					w.tr_mute[x] ^= 1;
				else edit_mode = mTrig;
				edit_prob = 0;
				param_accept = 0;
800027f4:	b4 88       	st.b	r10[0x0],r8
800027f6:	13 8a       	ld.ub	r10,r9[0x0]
					param_accept = 0;
					live_in = 0;
				}
				monomeFrameDirty++;
			}
			else if(x < 4 && z) {
800027f8:	2f fa       	sub	r10,-1
800027fa:	b2 8a       	st.b	r9[0x0],r10
				else edit_mode = mTrig;
				edit_prob = 0;
				param_accept = 0;
				monomeFrameDirty++;
			}
			else if(SIZE==16 && x > 3 && x < 12 && z) {
800027fc:	e0 69 1a b8 	mov	r9,6840
80002800:	b2 88       	st.b	r9[0x0],r8
80002802:	e0 8f 05 ed 	bral	800033dc <handler_MonomeGridKey+0x1088>
80002806:	e0 68 0a f0 	mov	r8,2800
8000280a:	31 0a       	mov	r10,16
8000280c:	11 88       	ld.ub	r8,r8[0x0]
8000280e:	f4 08 18 00 	cp.b	r8,r10
80002812:	c1 b1       	brne	80002848 <handler_MonomeGridKey+0x4f4>
80002814:	30 38       	mov	r8,3
80002816:	f0 09 18 00 	cp.b	r9,r8
8000281a:	e0 88 00 64 	brls	800028e2 <handler_MonomeGridKey+0x58e>
8000281e:	30 b8       	mov	r8,11
80002820:	f0 09 18 00 	cp.b	r9,r8
80002824:	e0 8b 00 5f 	brhi	800028e2 <handler_MonomeGridKey+0x58e>
				param_accept = 0;
80002828:	30 08       	mov	r8,0
				edit_cv_ch = (x-4)/4;
8000282a:	1b 9a       	ld.ub	r10,sp[0x1]
8000282c:	f0 0a 18 00 	cp.b	r10,r8
80002830:	c5 90       	breq	800028e2 <handler_MonomeGridKey+0x58e>
80002832:	e0 69 1a b8 	mov	r9,6840
80002836:	b2 88       	st.b	r9[0x0],r8
80002838:	30 49       	mov	r9,4
8000283a:	1b bb       	ld.ub	r11,sp[0x3]
8000283c:	20 4b       	sub	r11,4
8000283e:	f6 09 0c 0a 	divs	r10,r11,r9
80002842:	f3 da c0 08 	bfextu	r9,r10,0x0,0x8
80002846:	c1 78       	rjmp	80002874 <handler_MonomeGridKey+0x520>
80002848:	30 8a       	mov	r10,8
8000284a:	f4 08 18 00 	cp.b	r8,r10
8000284e:	c4 a1       	brne	800028e2 <handler_MonomeGridKey+0x58e>
80002850:	f2 ca 00 04 	sub	r10,r9,4
80002854:	30 18       	mov	r8,1
80002856:	f0 0a 18 00 	cp.b	r10,r8
8000285a:	e0 8b 00 44 	brhi	800028e2 <handler_MonomeGridKey+0x58e>
8000285e:	30 08       	mov	r8,0
80002860:	1b 9a       	ld.ub	r10,sp[0x1]
80002862:	f0 0a 18 00 	cp.b	r10,r8
80002866:	c3 e0       	breq	800028e2 <handler_MonomeGridKey+0x58e>
				else if(scroll)
					w.cv_mute[edit_cv_ch] ^= 1;

				monomeFrameDirty++;
			}
			else if(SIZE==8 && (x == 4 || x == 5) && z) {
80002868:	e0 69 1a b8 	mov	r9,6840
8000286c:	b2 88       	st.b	r9[0x0],r8
8000286e:	1b b9       	ld.ub	r9,sp[0x3]
80002870:	20 49       	sub	r9,4
80002872:	5c 59       	castu.b	r9
80002874:	e0 6a 1a b7 	mov	r10,6839
80002878:	b4 89       	st.b	r10[0x0],r9
8000287a:	e0 6a 1a c8 	mov	r10,6856
8000287e:	30 1b       	mov	r11,1
80002880:	95 0b       	st.w	r10[0x0],r11
80002882:	e0 6a 1a c1 	mov	r10,6849
80002886:	b4 88       	st.b	r10[0x0],r8
				param_accept = 0;
80002888:	e0 6a 1a 9d 	mov	r10,6813
				edit_cv_ch = x-4;
8000288c:	15 8a       	ld.ub	r10,r10[0x0]
8000288e:	f0 0a 18 00 	cp.b	r10,r8
80002892:	c1 50       	breq	800028bc <handler_MonomeGridKey+0x568>
80002894:	e0 68 1a 9b 	mov	r8,6811
				edit_mode = mMap;
80002898:	11 88       	ld.ub	r8,r8[0x0]
8000289a:	f0 0a 15 04 	lsl	r10,r8,0x4
				edit_prob = 0;
8000289e:	f4 08 01 08 	sub	r8,r10,r8

				if(key_alt)
800028a2:	e0 6a 0b 08 	mov	r10,2824
800028a6:	a5 68       	lsl	r8,0x4
800028a8:	f4 08 00 08 	add	r8,r10,r8
					w.wp[pattern].cv_mode[edit_cv_ch] ^= 1;
800028ac:	f0 09 00 09 	add	r9,r8,r9
800028b0:	2f c9       	sub	r9,-4
800028b2:	13 a8       	ld.ub	r8,r9[0x2]
800028b4:	16 58       	eor	r8,r11
800028b6:	b2 a8       	st.b	r9[0x2],r8
800028b8:	e0 8f 05 8d 	bral	800033d2 <handler_MonomeGridKey+0x107e>
800028bc:	e0 68 1a b5 	mov	r8,6837
800028c0:	11 88       	ld.ub	r8,r8[0x0]
800028c2:	f4 08 18 00 	cp.b	r8,r10
800028c6:	e0 80 05 86 	breq	800033d2 <handler_MonomeGridKey+0x107e>
800028ca:	e0 68 0b 08 	mov	r8,2824
				else if(scroll)
800028ce:	f0 09 00 09 	add	r9,r8,r9
800028d2:	f3 38 0f 86 	ld.ub	r8,r9[3974]
800028d6:	ec 18 00 01 	eorl	r8,0x1
					w.cv_mute[edit_cv_ch] ^= 1;
800028da:	f3 68 0f 86 	st.b	r9[3974],r8
800028de:	e0 8f 05 7a 	bral	800033d2 <handler_MonomeGridKey+0x107e>
800028e2:	20 1b       	sub	r11,1
800028e4:	16 39       	cp.w	r9,r11
800028e6:	e0 81 05 7b 	brne	800033dc <handler_MonomeGridKey+0x1088>
800028ea:	1b 98       	ld.ub	r8,sp[0x1]
800028ec:	58 08       	cp.w	r8,0
800028ee:	c1 30       	breq	80002914 <handler_MonomeGridKey+0x5c0>

				monomeFrameDirty++;
			}
			else if(x == LENGTH-1 && z && key_alt) {
800028f0:	e0 69 1a 9d 	mov	r9,6813
800028f4:	13 8a       	ld.ub	r10,r9[0x0]
800028f6:	30 09       	mov	r9,0
800028f8:	f2 0a 18 00 	cp.b	r10,r9
800028fc:	c0 c0       	breq	80002914 <handler_MonomeGridKey+0x5c0>
800028fe:	e0 68 07 65 	mov	r8,1893
80002902:	11 89       	ld.ub	r9,r8[0x0]
80002904:	2f f9       	sub	r9,-1
80002906:	b0 89       	st.b	r8[0x0],r9
80002908:	30 29       	mov	r9,2
				edit_mode = mSeries;
				monomeFrameDirty++;
8000290a:	e0 68 1a c8 	mov	r8,6856
8000290e:	91 09       	st.w	r8[0x0],r9
80002910:	e0 8f 05 66 	bral	800033dc <handler_MonomeGridKey+0x1088>
					w.cv_mute[edit_cv_ch] ^= 1;

				monomeFrameDirty++;
			}
			else if(x == LENGTH-1 && z && key_alt) {
				edit_mode = mSeries;
80002914:	e0 69 1a b5 	mov	r9,6837
				else if(scroll)
					w.cv_mute[edit_cv_ch] ^= 1;

				monomeFrameDirty++;
			}
			else if(x == LENGTH-1 && z && key_alt) {
80002918:	c7 4b       	rjmp	80002800 <handler_MonomeGridKey+0x4ac>
8000291a:	e0 6b 1a c8 	mov	r11,6856
				edit_mode = mSeries;
				monomeFrameDirty++;
			}
			else if(x == LENGTH-1)
				scroll = z;
8000291e:	76 0b       	ld.w	r11,r11[0x0]
		}


		// toggle steps and prob control
		else if(edit_mode == mTrig) {
80002920:	58 0b       	cp.w	r11,0
80002922:	e0 81 00 da 	brne	80002ad6 <handler_MonomeGridKey+0x782>
80002926:	1b 9b       	ld.ub	r11,sp[0x1]
80002928:	58 0b       	cp.w	r11,0
			if(z && y>3 && edit_prob == 0) {
8000292a:	c7 d0       	breq	80002a24 <handler_MonomeGridKey+0x6d0>
8000292c:	30 3c       	mov	r12,3
8000292e:	f8 08 18 00 	cp.b	r8,r12
80002932:	e0 88 00 56 	brls	800029de <handler_MonomeGridKey+0x68a>
80002936:	e0 69 1a c1 	mov	r9,6849
8000293a:	13 89       	ld.ub	r9,r9[0x0]
8000293c:	ee 09 18 00 	cp.b	r9,r7
80002940:	c7 21       	brne	80002a24 <handler_MonomeGridKey+0x6d0>
80002942:	e0 6a 1a 9d 	mov	r10,6813
				if(key_alt)
80002946:	15 8c       	ld.ub	r12,r10[0x0]
80002948:	f2 0c 18 00 	cp.b	r12,r9
8000294c:	c1 a0       	breq	80002980 <handler_MonomeGridKey+0x62c>
8000294e:	e0 69 1a 9b 	mov	r9,6811
					w.wp[pattern].steps[pos] |=  1 << (y-4);
80002952:	13 8a       	ld.ub	r10,r9[0x0]
80002954:	e0 69 0b 02 	mov	r9,2818
80002958:	f3 2b 00 00 	ld.sb	r11,r9[0]
8000295c:	f4 09 15 04 	lsl	r9,r10,0x4
80002960:	f2 0a 01 0a 	sub	r10,r9,r10
80002964:	a5 6a       	lsl	r10,0x4
80002966:	e0 69 0b 08 	mov	r9,2824
8000296a:	14 09       	add	r9,r10
8000296c:	30 1a       	mov	r10,1
8000296e:	20 48       	sub	r8,4
80002970:	16 09       	add	r9,r11
80002972:	f4 08 09 48 	lsl	r8,r10,r8
80002976:	2f 09       	sub	r9,-16
80002978:	13 8a       	ld.ub	r10,r9[0x0]
8000297a:	14 48       	or	r8,r10
				else if(scroll) {
8000297c:	e0 8f 01 ca 	bral	80002d10 <handler_MonomeGridKey+0x9bc>
80002980:	e0 69 1a b5 	mov	r9,6837
80002984:	1b ba       	ld.ub	r10,sp[0x3]
80002986:	13 8e       	ld.ub	lr,r9[0x0]
80002988:	e0 6b 1a 9b 	mov	r11,6811
					w.wp[pattern].step_choice ^= (1<<x);
8000298c:	e0 69 0b 08 	mov	r9,2824
80002990:	f8 0e 18 00 	cp.b	lr,r12
80002994:	c1 20       	breq	800029b8 <handler_MonomeGridKey+0x664>
80002996:	17 88       	ld.ub	r8,r11[0x0]
80002998:	30 1b       	mov	r11,1
8000299a:	f6 0a 09 4a 	lsl	r10,r11,r10
8000299e:	f0 0b 15 04 	lsl	r11,r8,0x4
800029a2:	f6 08 01 08 	sub	r8,r11,r8
800029a6:	a3 68       	lsl	r8,0x2
800029a8:	2f f8       	sub	r8,-1
800029aa:	f2 08 04 2b 	ld.sh	r11,r9[r8<<0x2]
800029ae:	16 5a       	eor	r10,r11
800029b0:	f2 08 0a 2a 	st.h	r9[r8<<0x2],r10
800029b4:	e0 8f 05 0f 	bral	800033d2 <handler_MonomeGridKey+0x107e>
800029b8:	17 8b       	ld.ub	r11,r11[0x0]
800029ba:	f6 0c 15 04 	lsl	r12,r11,0x4
800029be:	f8 0b 01 0b 	sub	r11,r12,r11
800029c2:	a5 6b       	lsl	r11,0x4
800029c4:	16 09       	add	r9,r11
800029c6:	f2 0a 00 0a 	add	r10,r9,r10
800029ca:	30 19       	mov	r9,1
800029cc:	2f 0a       	sub	r10,-16
800029ce:	20 48       	sub	r8,4
800029d0:	f2 08 09 48 	lsl	r8,r9,r8
800029d4:	15 89       	ld.ub	r9,r10[0x0]
800029d6:	12 58       	eor	r8,r9
				}
				else
					w.wp[pattern].steps[x] ^= (1<<(y-4));
800029d8:	b4 88       	st.b	r10[0x0],r8
800029da:	e0 8f 04 fc 	bral	800033d2 <handler_MonomeGridKey+0x107e>
800029de:	f8 08 18 00 	cp.b	r8,r12
800029e2:	c2 11       	brne	80002a24 <handler_MonomeGridKey+0x6d0>
800029e4:	e0 68 1a 9d 	mov	r8,6813
800029e8:	11 8b       	ld.ub	r11,r8[0x0]
800029ea:	ee 0b 18 00 	cp.b	r11,r7
800029ee:	c0 50       	breq	800029f8 <handler_MonomeGridKey+0x6a4>
800029f0:	e0 68 1a c1 	mov	r8,6849
800029f4:	e0 8f 03 d9 	bral	800031a6 <handler_MonomeGridKey+0xe52>
800029f8:	e0 68 1a 9b 	mov	r8,6811
800029fc:	1b ba       	ld.ub	r10,sp[0x3]
				monomeFrameDirty++;
			}
			// step probs
			else if(z && y==3) {
800029fe:	11 89       	ld.ub	r9,r8[0x0]
80002a00:	f2 08 15 04 	lsl	r8,r9,0x4
				if(key_alt)
80002a04:	f0 09 01 09 	sub	r9,r8,r9
80002a08:	a5 69       	lsl	r9,0x4
80002a0a:	e0 68 0b 08 	mov	r8,2824
					edit_prob = 1;
80002a0e:	12 08       	add	r8,r9
80002a10:	3f f9       	mov	r9,-1
80002a12:	14 08       	add	r8,r10
				else {
					if(w.wp[pattern].step_probs[x] == 255) w.wp[pattern].step_probs[x] = 0;
80002a14:	2e 08       	sub	r8,-32
80002a16:	11 8a       	ld.ub	r10,r8[0x0]
80002a18:	f2 0a 18 00 	cp.b	r10,r9
80002a1c:	f6 09 17 00 	moveq	r9,r11
80002a20:	e0 8f 03 c3 	bral	800031a6 <handler_MonomeGridKey+0xe52>
80002a24:	e0 69 1a c1 	mov	r9,6849
80002a28:	13 8a       	ld.ub	r10,r9[0x0]
80002a2a:	30 19       	mov	r9,1
80002a2c:	f2 0a 18 00 	cp.b	r10,r9
80002a30:	e0 81 04 d6 	brne	800033dc <handler_MonomeGridKey+0x1088>
80002a34:	58 0b       	cp.w	r11,0
80002a36:	e0 80 04 d3 	breq	800033dc <handler_MonomeGridKey+0x1088>
80002a3a:	30 49       	mov	r9,4
					else w.wp[pattern].step_probs[x] = 255;
				}	
				monomeFrameDirty++;
			}
			else if(edit_prob == 1) {
80002a3c:	f2 08 18 00 	cp.b	r8,r9
80002a40:	c1 11       	brne	80002a62 <handler_MonomeGridKey+0x70e>
80002a42:	1b b9       	ld.ub	r9,sp[0x3]
80002a44:	e0 68 1a 9b 	mov	r8,6811
80002a48:	11 88       	ld.ub	r8,r8[0x0]
				if(z) {
80002a4a:	f0 0a 15 04 	lsl	r10,r8,0x4
80002a4e:	f4 08 01 08 	sub	r8,r10,r8
					if(y == 4) w.wp[pattern].step_probs[x] = 192;
80002a52:	e0 6a 0b 08 	mov	r10,2824
80002a56:	a5 68       	lsl	r8,0x4
80002a58:	f4 08 00 08 	add	r8,r10,r8
80002a5c:	12 08       	add	r8,r9
80002a5e:	3c 09       	mov	r9,-64
80002a60:	c1 48       	rjmp	80002a88 <handler_MonomeGridKey+0x734>
80002a62:	30 59       	mov	r9,5
80002a64:	f2 08 18 00 	cp.b	r8,r9
80002a68:	c1 41       	brne	80002a90 <handler_MonomeGridKey+0x73c>
80002a6a:	1b b9       	ld.ub	r9,sp[0x3]
80002a6c:	e0 68 1a 9b 	mov	r8,6811
80002a70:	11 88       	ld.ub	r8,r8[0x0]
80002a72:	f0 0a 15 04 	lsl	r10,r8,0x4
					else if(y == 5) w.wp[pattern].step_probs[x] = 128;
80002a76:	f4 08 01 08 	sub	r8,r10,r8
80002a7a:	e0 6a 0b 08 	mov	r10,2824
80002a7e:	a5 68       	lsl	r8,0x4
80002a80:	f4 08 00 08 	add	r8,r10,r8
80002a84:	12 08       	add	r8,r9
80002a86:	38 09       	mov	r9,-128
80002a88:	f1 69 00 20 	st.b	r8[32],r9
80002a8c:	e0 8f 04 a8 	bral	800033dc <handler_MonomeGridKey+0x1088>
80002a90:	1b ba       	ld.ub	r10,sp[0x3]
80002a92:	e0 6b 1a 9b 	mov	r11,6811
80002a96:	e0 69 0b 08 	mov	r9,2824
80002a9a:	30 6c       	mov	r12,6
80002a9c:	f8 08 18 00 	cp.b	r8,r12
80002aa0:	c0 f1       	brne	80002abe <handler_MonomeGridKey+0x76a>
80002aa2:	17 88       	ld.ub	r8,r11[0x0]
					else if(y == 6) w.wp[pattern].step_probs[x] = 64;
80002aa4:	f0 0b 15 04 	lsl	r11,r8,0x4
80002aa8:	f6 08 01 08 	sub	r8,r11,r8
80002aac:	a5 68       	lsl	r8,0x4
80002aae:	10 09       	add	r9,r8
80002ab0:	34 08       	mov	r8,64
80002ab2:	f2 0a 00 0a 	add	r10,r9,r10
80002ab6:	f5 68 00 20 	st.b	r10[32],r8
80002aba:	e0 8f 04 91 	bral	800033dc <handler_MonomeGridKey+0x1088>
80002abe:	17 88       	ld.ub	r8,r11[0x0]
80002ac0:	f0 0b 15 04 	lsl	r11,r8,0x4
80002ac4:	f6 08 01 08 	sub	r8,r11,r8
					else w.wp[pattern].step_probs[x] = 0;
80002ac8:	a5 68       	lsl	r8,0x4
80002aca:	10 09       	add	r9,r8
80002acc:	f2 0a 00 0a 	add	r10,r9,r10
80002ad0:	2e 0a       	sub	r10,-32
80002ad2:	e0 8f 03 cd 	bral	8000326c <handler_MonomeGridKey+0xf18>
80002ad6:	58 1b       	cp.w	r11,1
80002ad8:	e0 81 03 ce 	brne	80003274 <handler_MonomeGridKey+0xf20>
80002adc:	1b 99       	ld.ub	r9,sp[0x1]
80002ade:	58 09       	cp.w	r9,0
				}
			}
		}	
		
		// edit map and probs
		else if(edit_mode == mMap) {
80002ae0:	c2 c0       	breq	80002b38 <handler_MonomeGridKey+0x7e4>
80002ae2:	30 3c       	mov	r12,3
80002ae4:	f8 08 18 00 	cp.b	r8,r12
			// step probs
			if(z && y==3) {
80002ae8:	c2 81       	brne	80002b38 <handler_MonomeGridKey+0x7e4>
80002aea:	e0 68 1a 9d 	mov	r8,6813
80002aee:	11 89       	ld.ub	r9,r8[0x0]
80002af0:	ee 09 18 00 	cp.b	r9,r7
				if(key_alt)
80002af4:	c0 60       	breq	80002b00 <handler_MonomeGridKey+0x7ac>
80002af6:	e0 68 1a c1 	mov	r8,6849
80002afa:	b0 8b       	st.b	r8[0x0],r11
80002afc:	e0 8f 04 6b 	bral	800033d2 <handler_MonomeGridKey+0x107e>
					edit_prob = 1;
80002b00:	e0 68 1a 9b 	mov	r8,6811
80002b04:	11 8a       	ld.ub	r10,r8[0x0]
				else  {
					if(w.wp[pattern].cv_probs[edit_cv_ch][x] == 255) w.wp[pattern].cv_probs[edit_cv_ch][x] = 0;
80002b06:	e0 68 1a b7 	mov	r8,6839
80002b0a:	1b bb       	ld.ub	r11,sp[0x3]
80002b0c:	11 8c       	ld.ub	r12,r8[0x0]
80002b0e:	f4 08 15 04 	lsl	r8,r10,0x4
80002b12:	14 18       	sub	r8,r10
80002b14:	e0 6a 0b 08 	mov	r10,2824
80002b18:	18 08       	add	r8,r12
80002b1a:	a5 68       	lsl	r8,0x4
80002b1c:	f4 08 00 08 	add	r8,r10,r8
80002b20:	3f fa       	mov	r10,-1
80002b22:	16 08       	add	r8,r11
80002b24:	f0 c8 ff 30 	sub	r8,r8,-208
80002b28:	11 8b       	ld.ub	r11,r8[0x0]
80002b2a:	f4 0b 18 00 	cp.b	r11,r10
80002b2e:	f2 0a 17 00 	moveq	r10,r9
80002b32:	b0 8a       	st.b	r8[0x0],r10
80002b34:	e0 8f 04 4f 	bral	800033d2 <handler_MonomeGridKey+0x107e>
80002b38:	e0 6a 1a c1 	mov	r10,6849
80002b3c:	15 8a       	ld.ub	r10,r10[0x0]
80002b3e:	58 0a       	cp.w	r10,0
80002b40:	e0 81 03 35 	brne	800031aa <handler_MonomeGridKey+0xe56>
80002b44:	e0 6b 1a 9b 	mov	r11,6811
80002b48:	17 87       	ld.ub	r7,r11[0x0]
80002b4a:	e0 6b 1a b7 	mov	r11,6839
				}
					
				monomeFrameDirty++;
			}
			// edit data
			else if(edit_prob == 0) {
80002b4e:	ee 0c 15 04 	lsl	r12,r7,0x4
80002b52:	17 86       	ld.ub	r6,r11[0x0]
80002b54:	0e 1c       	sub	r12,r7
				// CURVES
				if(w.wp[pattern].cv_mode[edit_cv_ch] == 0) {
80002b56:	e0 6b 0b 08 	mov	r11,2824
80002b5a:	f8 0e 15 04 	lsl	lr,r12,0x4
80002b5e:	f6 0e 00 05 	add	r5,r11,lr
80002b62:	0c 05       	add	r5,r6
80002b64:	0b e4       	ld.ub	r4,r5[0x6]
80002b66:	08 95       	mov	r5,r4
80002b68:	f4 04 18 00 	cp.b	r4,r10
80002b6c:	e0 81 01 22 	brne	80002db0 <handler_MonomeGridKey+0xa5c>
80002b70:	30 4a       	mov	r10,4
80002b72:	f4 08 18 00 	cp.b	r8,r10
80002b76:	c3 01       	brne	80002bd6 <handler_MonomeGridKey+0x882>
80002b78:	58 09       	cp.w	r9,0
80002b7a:	e0 80 00 8d 	breq	80002c94 <handler_MonomeGridKey+0x940>
					if(y == 4 && z) {
80002b7e:	e0 68 1a 9f 	mov	r8,6815
80002b82:	11 88       	ld.ub	r8,r8[0x0]
80002b84:	e8 08 18 00 	cp.b	r8,r4
80002b88:	c0 30       	breq	80002b8e <handler_MonomeGridKey+0x83a>
						if(center) 
80002b8a:	30 39       	mov	r9,3
80002b8c:	c0 a8       	rjmp	80002ba0 <handler_MonomeGridKey+0x84c>
80002b8e:	e0 69 1a 9d 	mov	r9,6813
80002b92:	13 8a       	ld.ub	r10,r9[0x0]
80002b94:	e0 69 01 99 	mov	r9,409
							delta = 3;
						else if(key_alt)
80002b98:	f0 0a 18 00 	cp.b	r10,r8
80002b9c:	f9 b9 00 22 	moveq	r9,34
80002ba0:	1b ba       	ld.ub	r10,sp[0x3]
80002ba2:	ee 0b 15 04 	lsl	r11,r7,0x4
80002ba6:	a5 66       	lsl	r6,0x4
							delta = 409;
						else						
							delta = 34;

						// saturate
						if(w.wp[pattern].cv_curves[edit_cv_ch][x] + delta < 4092)
80002ba8:	f6 07 01 07 	sub	r7,r11,r7
80002bac:	e0 68 0b 08 	mov	r8,2824
80002bb0:	ec 07 00 37 	add	r7,r6,r7<<0x3
80002bb4:	14 07       	add	r7,r10
80002bb6:	2b 87       	sub	r7,-72
80002bb8:	f0 07 04 1a 	ld.sh	r10,r8[r7<<0x1]
80002bbc:	f7 da c0 10 	bfextu	r11,r10,0x0,0x10
80002bc0:	f2 0b 00 0b 	add	r11,r9,r11
80002bc4:	e0 4b 0f fb 	cp.w	r11,4091
80002bc8:	e0 89 00 04 	brgt	80002bd0 <handler_MonomeGridKey+0x87c>
80002bcc:	14 09       	add	r9,r10
80002bce:	c3 28       	rjmp	80002c32 <handler_MonomeGridKey+0x8de>
80002bd0:	e0 69 0f fc 	mov	r9,4092
							w.wp[pattern].cv_curves[edit_cv_ch][x] += delta;
80002bd4:	c2 f8       	rjmp	80002c32 <handler_MonomeGridKey+0x8de>
						else
							w.wp[pattern].cv_curves[edit_cv_ch][x] = 4092;
80002bd6:	30 6a       	mov	r10,6
80002bd8:	f4 08 18 00 	cp.b	r8,r10
					}
					else if(y == 6 && z) {
80002bdc:	c2 f1       	brne	80002c3a <handler_MonomeGridKey+0x8e6>
80002bde:	58 09       	cp.w	r9,0
80002be0:	c5 a0       	breq	80002c94 <handler_MonomeGridKey+0x940>
80002be2:	e0 68 1a 9f 	mov	r8,6815
80002be6:	11 88       	ld.ub	r8,r8[0x0]
						if(center)
80002be8:	e8 08 18 00 	cp.b	r8,r4
80002bec:	c0 30       	breq	80002bf2 <handler_MonomeGridKey+0x89e>
80002bee:	30 39       	mov	r9,3
80002bf0:	c0 a8       	rjmp	80002c04 <handler_MonomeGridKey+0x8b0>
80002bf2:	e0 69 1a 9d 	mov	r9,6813
							delta = 3;
						else if(key_alt)
80002bf6:	13 8a       	ld.ub	r10,r9[0x0]
80002bf8:	e0 69 01 99 	mov	r9,409
80002bfc:	f0 0a 18 00 	cp.b	r10,r8
80002c00:	f9 b9 00 22 	moveq	r9,34
80002c04:	1b ba       	ld.ub	r10,sp[0x3]
							delta = 409;
						else
							delta = 34;

						// saturate
						if(w.wp[pattern].cv_curves[edit_cv_ch][x] > delta)
80002c06:	ee 0b 15 04 	lsl	r11,r7,0x4
80002c0a:	a5 66       	lsl	r6,0x4
80002c0c:	f6 07 01 07 	sub	r7,r11,r7
80002c10:	e0 68 0b 08 	mov	r8,2824
80002c14:	ec 07 00 37 	add	r7,r6,r7<<0x3
80002c18:	14 07       	add	r7,r10
80002c1a:	2b 87       	sub	r7,-72
80002c1c:	f0 07 04 1a 	ld.sh	r10,r8[r7<<0x1]
80002c20:	f7 da c0 10 	bfextu	r11,r10,0x0,0x10
80002c24:	12 3b       	cp.w	r11,r9
80002c26:	e0 8a 00 05 	brle	80002c30 <handler_MonomeGridKey+0x8dc>
							w.wp[pattern].cv_curves[edit_cv_ch][x] -= delta;
80002c2a:	f4 09 01 09 	sub	r9,r10,r9
80002c2e:	c0 28       	rjmp	80002c32 <handler_MonomeGridKey+0x8de>
						else
							w.wp[pattern].cv_curves[edit_cv_ch][x] = 0;
80002c30:	30 09       	mov	r9,0
80002c32:	f0 07 0a 19 	st.h	r8[r7<<0x1],r9
80002c36:	e0 8f 03 d3 	bral	800033dc <handler_MonomeGridKey+0x1088>

					}
					else if(y == 5) {
80002c3a:	30 5a       	mov	r10,5
80002c3c:	f4 08 18 00 	cp.b	r8,r10
80002c40:	c2 a1       	brne	80002c94 <handler_MonomeGridKey+0x940>
80002c42:	e0 68 1a 9f 	mov	r8,6815
						if(z == 1) {
80002c46:	30 1a       	mov	r10,1
80002c48:	f4 09 18 00 	cp.b	r9,r10
	 						center = 1;
80002c4c:	c2 01       	brne	80002c8c <handler_MonomeGridKey+0x938>
	 						if(key_alt)
80002c4e:	b0 89       	st.b	r8[0x0],r9
80002c50:	e0 68 1a 9d 	mov	r8,6813
80002c54:	a5 66       	lsl	r6,0x4
80002c56:	11 89       	ld.ub	r9,r8[0x0]
80002c58:	1b ba       	ld.ub	r10,sp[0x3]
80002c5a:	e0 68 0a fa 	mov	r8,2810
								w.wp[pattern].cv_curves[edit_cv_ch][x] = clip;
80002c5e:	e8 09 18 00 	cp.b	r9,r4
80002c62:	c0 b0       	breq	80002c78 <handler_MonomeGridKey+0x924>
80002c64:	ec 0c 00 36 	add	r6,r6,r12<<0x3
80002c68:	90 08       	ld.sh	r8,r8[0x0]
80002c6a:	ec 0a 00 0a 	add	r10,r6,r10
80002c6e:	2b 8a       	sub	r10,-72
80002c70:	f6 0a 0a 18 	st.h	r11[r10<<0x1],r8
							else
								clip = w.wp[pattern].cv_curves[edit_cv_ch][x];
80002c74:	e0 8f 03 b4 	bral	800033dc <handler_MonomeGridKey+0x1088>
80002c78:	ec 0c 00 36 	add	r6,r6,r12<<0x3
80002c7c:	ec 0a 00 0a 	add	r10,r6,r10
80002c80:	2b 8a       	sub	r10,-72
80002c82:	f6 0a 04 19 	ld.sh	r9,r11[r10<<0x1]
						}
						else
							center = 0;
80002c86:	b0 09       	st.h	r8[0x0],r9
80002c88:	e0 8f 03 aa 	bral	800033dc <handler_MonomeGridKey+0x1088>
80002c8c:	b0 84       	st.b	r8[0x0],r4
80002c8e:	e0 8f 03 a7 	bral	800033dc <handler_MonomeGridKey+0x1088>
80002c92:	d7 03       	nop
80002c94:	30 7a       	mov	r10,7
80002c96:	f4 08 18 00 	cp.b	r8,r10
80002c9a:	e0 81 03 a1 	brne	800033dc <handler_MonomeGridKey+0x1088>
80002c9e:	e0 68 1a 9d 	mov	r8,6813
80002ca2:	11 8a       	ld.ub	r10,r8[0x0]
80002ca4:	30 08       	mov	r8,0
80002ca6:	f0 0a 18 00 	cp.b	r10,r8
					}
					else if(y == 7) {
80002caa:	c3 60       	breq	80002d16 <handler_MonomeGridKey+0x9c2>
80002cac:	58 09       	cp.w	r9,0
80002cae:	c3 40       	breq	80002d16 <handler_MonomeGridKey+0x9c2>
80002cb0:	ee 0a 15 04 	lsl	r10,r7,0x4
						if(key_alt && z) {
80002cb4:	e0 6b 0a f4 	mov	r11,2804
80002cb8:	e0 69 0b 08 	mov	r9,2824
80002cbc:	f4 07 01 07 	sub	r7,r10,r7
80002cc0:	a5 66       	lsl	r6,0x4
							param_dest = &w.wp[pattern].cv_curves[edit_cv_ch][pos];
80002cc2:	a5 67       	lsl	r7,0x4
80002cc4:	e0 6a 0b 02 	mov	r10,2818
80002cc8:	ee c7 ff 70 	sub	r7,r7,-144
80002ccc:	f5 2a 00 00 	ld.sb	r10,r10[0]
80002cd0:	12 07       	add	r7,r9
80002cd2:	14 06       	add	r6,r10
80002cd4:	ee 06 00 16 	add	r6,r7,r6<<0x1
80002cd8:	97 06       	st.w	r11[0x0],r6
80002cda:	e0 6b 1a b7 	mov	r11,6839
80002cde:	e0 6c 1a a0 	mov	r12,6816
80002ce2:	17 8e       	ld.ub	lr,r11[0x0]
80002ce4:	98 1c       	ld.sh	r12,r12[0x2]
							w.wp[pattern].cv_curves[edit_cv_ch][pos] = adc[1];
80002ce6:	a5 6e       	lsl	lr,0x4
80002ce8:	e0 6b 1a 9b 	mov	r11,6811
80002cec:	17 8b       	ld.ub	r11,r11[0x0]
80002cee:	f6 07 15 04 	lsl	r7,r11,0x4
80002cf2:	ee 0b 01 0b 	sub	r11,r7,r11
80002cf6:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80002cfa:	f6 0a 00 0a 	add	r10,r11,r10
80002cfe:	2b 8a       	sub	r10,-72
80002d00:	f2 0a 0a 1c 	st.h	r9[r10<<0x1],r12
80002d04:	e0 69 1a b8 	mov	r9,6840
80002d08:	30 18       	mov	r8,1
							param_accept = 1;
80002d0a:	b2 88       	st.b	r9[0x0],r8
80002d0c:	e0 69 1a 94 	mov	r9,6804
							live_in = 1;
80002d10:	b2 88       	st.b	r9[0x0],r8
80002d12:	e0 8f 03 60 	bral	800033d2 <handler_MonomeGridKey+0x107e>
						}
						else
							center = 0;
					}
					else if(y == 7) {
						if(key_alt && z) {
80002d16:	e0 68 1a 9f 	mov	r8,6815
							param_dest = &w.wp[pattern].cv_curves[edit_cv_ch][pos];
							w.wp[pattern].cv_curves[edit_cv_ch][pos] = adc[1];
							param_accept = 1;
							live_in = 1;
						}
						else if(center && z) {
80002d1a:	11 8a       	ld.ub	r10,r8[0x0]
80002d1c:	30 08       	mov	r8,0
80002d1e:	f0 0a 18 00 	cp.b	r10,r8
80002d22:	c1 a0       	breq	80002d56 <handler_MonomeGridKey+0xa02>
80002d24:	58 09       	cp.w	r9,0
80002d26:	c1 80       	breq	80002d56 <handler_MonomeGridKey+0xa02>
							w.wp[pattern].cv_curves[edit_cv_ch][x] = rand() % 4092;
80002d28:	1b b5       	ld.ub	r5,sp[0x3]
80002d2a:	e0 a0 33 13 	rcall	80009350 <rand>
80002d2e:	ee 08 15 04 	lsl	r8,r7,0x4
80002d32:	a5 66       	lsl	r6,0x4
80002d34:	f0 07 01 07 	sub	r7,r8,r7
80002d38:	e0 69 0b 08 	mov	r9,2824
80002d3c:	ec 07 00 37 	add	r7,r6,r7<<0x3
80002d40:	e0 68 0f fc 	mov	r8,4092
80002d44:	ee 05 00 05 	add	r5,r7,r5
80002d48:	f8 08 0c 0a 	divs	r10,r12,r8
80002d4c:	2b 85       	sub	r5,-72
80002d4e:	f2 05 0a 1b 	st.h	r9[r5<<0x1],r11
							param_dest = &w.wp[pattern].cv_curves[edit_cv_ch][pos];
							w.wp[pattern].cv_curves[edit_cv_ch][pos] = adc[1];
							param_accept = 1;
							live_in = 1;
						}
						else if(center && z) {
80002d52:	e0 8f 03 40 	bral	800033d2 <handler_MonomeGridKey+0x107e>
							w.wp[pattern].cv_curves[edit_cv_ch][x] = rand() % 4092;
						}
						else {
							param_accept = z;
80002d56:	e0 68 1a b8 	mov	r8,6840
							param_dest = &w.wp[pattern].cv_curves[edit_cv_ch][x];
80002d5a:	b0 89       	st.b	r8[0x0],r9
80002d5c:	e0 68 1a 9b 	mov	r8,6811
80002d60:	11 89       	ld.ub	r9,r8[0x0]
80002d62:	f2 0b 15 04 	lsl	r11,r9,0x4
80002d66:	12 1b       	sub	r11,r9
80002d68:	e0 69 1a b7 	mov	r9,6839
80002d6c:	13 8a       	ld.ub	r10,r9[0x0]
80002d6e:	1b b9       	ld.ub	r9,sp[0x3]
80002d70:	a5 6a       	lsl	r10,0x4
80002d72:	f4 09 00 0c 	add	r12,r10,r9
80002d76:	e0 68 0b 08 	mov	r8,2824
80002d7a:	f6 0e 15 04 	lsl	lr,r11,0x4
80002d7e:	fc ce ff 70 	sub	lr,lr,-144
							if(z) w.wp[pattern].cv_curves[edit_cv_ch][x] = adc[1];
80002d82:	10 0e       	add	lr,r8
80002d84:	fc 0c 00 1e 	add	lr,lr,r12<<0x1
80002d88:	e0 6c 0a f4 	mov	r12,2804
80002d8c:	99 0e       	st.w	r12[0x0],lr
80002d8e:	30 0c       	mov	r12,0
80002d90:	1b 9e       	ld.ub	lr,sp[0x1]
80002d92:	f8 0e 18 00 	cp.b	lr,r12
80002d96:	e0 80 03 1e 	breq	800033d2 <handler_MonomeGridKey+0x107e>
80002d9a:	f4 0b 00 3a 	add	r10,r10,r11<<0x3
80002d9e:	f4 09 00 09 	add	r9,r10,r9
80002da2:	e0 6a 1a a0 	mov	r10,6816
80002da6:	2b 89       	sub	r9,-72
80002da8:	94 1a       	ld.sh	r10,r10[0x2]
80002daa:	e0 8f 03 12 	bral	800033ce <handler_MonomeGridKey+0x107a>
80002dae:	d7 03       	nop
80002db0:	e0 6a 1a c0 	mov	r10,6848
80002db4:	15 85       	ld.ub	r5,r10[0x0]
80002db6:	58 05       	cp.w	r5,0
80002db8:	c3 40       	breq	80002e20 <handler_MonomeGridKey+0xacc>
80002dba:	58 09       	cp.w	r9,0
80002dbc:	c6 a0       	breq	80002e90 <handler_MonomeGridKey+0xb3c>
80002dbe:	1b b9       	ld.ub	r9,sp[0x3]
80002dc0:	f0 c7 00 04 	sub	r7,r8,4
80002dc4:	f2 07 00 37 	add	r7,r9,r7<<0x3
80002dc8:	31 79       	mov	r9,23
80002dca:	5c 57       	castu.b	r7
						monomeFrameDirty++;
					}
				}
				// MAP
				else {
					if(scale_select && z) {
80002dcc:	f2 07 18 00 	cp.b	r7,r9
80002dd0:	e0 8b 00 1e 	brhi	80002e0c <handler_MonomeGridKey+0xab8>
80002dd4:	30 79       	mov	r9,7
80002dd6:	f2 08 18 00 	cp.b	r8,r9
						// index -= 64;
						index = (y-4) * 8 + x;
80002dda:	e0 8b 00 19 	brhi	80002e0c <handler_MonomeGridKey+0xab8>
80002dde:	fe c9 91 c6 	sub	r9,pc,-28218
						if(index < 24 && y<8) {
80002de2:	ee 08 15 05 	lsl	r8,r7,0x5
80002de6:	2d 0e       	sub	lr,-48
80002de8:	f2 ca ff e0 	sub	r10,r9,-32
80002dec:	fc 0b 00 0b 	add	r11,lr,r11
80002df0:	10 0a       	add	r10,r8
80002df2:	f2 08 00 08 	add	r8,r9,r8
80002df6:	11 19       	ld.sh	r9,r8++
80002df8:	16 b9       	st.h	r11++,r9
80002dfa:	14 38       	cp.w	r8,r10
80002dfc:	cf d1       	brne	80002df6 <handler_MonomeGridKey+0xaa2>
80002dfe:	fe cc 8e c6 	sub	r12,pc,-28986
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
// application grid code

static void handler_MonomeGridKey(s32 data) { 
80002e02:	e0 a0 2a d3 	rcall	800083a8 <print_dbg>
				// MAP
				else {
					if(scale_select && z) {
						// index -= 64;
						index = (y-4) * 8 + x;
						if(index < 24 && y<8) {
80002e06:	0e 9c       	mov	r12,r7
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
// application grid code

static void handler_MonomeGridKey(s32 data) { 
80002e08:	e0 a0 2a ca 	rcall	8000839c <print_dbg_ulong>
				// MAP
				else {
					if(scale_select && z) {
						// index -= 64;
						index = (y-4) * 8 + x;
						if(index < 24 && y<8) {
80002e0c:	e0 68 07 65 	mov	r8,1893
							for(i1=0;i1<16;i1++)
								w.wp[pattern].cv_values[i1] = SCALES[index][i1];
80002e10:	11 89       	ld.ub	r9,r8[0x0]
				else {
					if(scale_select && z) {
						// index -= 64;
						index = (y-4) * 8 + x;
						if(index < 24 && y<8) {
							for(i1=0;i1<16;i1++)
80002e12:	2f f9       	sub	r9,-1
80002e14:	b0 89       	st.b	r8[0x0],r9
								w.wp[pattern].cv_values[i1] = SCALES[index][i1];
							print_dbg("\rNEW SCALE ");
80002e16:	30 09       	mov	r9,0
80002e18:	e0 68 1a c0 	mov	r8,6848
							print_dbg_ulong(index);
80002e1c:	e0 8f 02 df 	bral	800033da <handler_MonomeGridKey+0x1086>
80002e20:	58 09       	cp.w	r9,0
						}

						scale_select = 0;
						monomeFrameDirty++;
80002e22:	c3 70       	breq	80002e90 <handler_MonomeGridKey+0xb3c>
80002e24:	30 4a       	mov	r10,4
80002e26:	f4 08 18 00 	cp.b	r8,r10
								w.wp[pattern].cv_values[i1] = SCALES[index][i1];
							print_dbg("\rNEW SCALE ");
							print_dbg_ulong(index);
						}

						scale_select = 0;
80002e2a:	c3 31       	brne	80002e90 <handler_MonomeGridKey+0xb3c>
80002e2c:	1b b9       	ld.ub	r9,sp[0x3]
80002e2e:	e0 6a 1a 9a 	mov	r10,6810
						monomeFrameDirty++;
					}
					else {
						if(z && y==4) {
80002e32:	a5 66       	lsl	r6,0x4
80002e34:	ec 0c 00 3c 	add	r12,r6,r12<<0x3
80002e38:	12 0c       	add	r12,r9
80002e3a:	2d 8c       	sub	r12,-40
80002e3c:	f6 0c 05 1b 	ld.uh	r11,r11[r12<<0x1]
							edit_cv_step = x;
80002e40:	b4 89       	st.b	r10[0x0],r9
							count = 0;
							for(i1=0;i1<16;i1++)
									if((w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] >> i1) & 1) {
80002e42:	e0 69 1a a8 	mov	r9,6824
80002e46:	0a 98       	mov	r8,r5
80002e48:	13 8a       	ld.ub	r10,r9[0x0]
80002e4a:	0a 99       	mov	r9,r5
80002e4c:	f6 08 08 4e 	asr	lr,r11,r8
						scale_select = 0;
						monomeFrameDirty++;
					}
					else {
						if(z && y==4) {
							edit_cv_step = x;
80002e50:	f2 cc ff ff 	sub	r12,r9,-1
							count = 0;
							for(i1=0;i1<16;i1++)
									if((w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] >> i1) & 1) {
80002e54:	fd de c0 01 	bfextu	lr,lr,0x0,0x1
80002e58:	c0 50       	breq	80002e62 <handler_MonomeGridKey+0xb0e>
80002e5a:	f3 dc c0 08 	bfextu	r9,r12,0x0,0x8
										count++;
80002e5e:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
					else {
						if(z && y==4) {
							edit_cv_step = x;
							count = 0;
							for(i1=0;i1<16;i1++)
									if((w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] >> i1) & 1) {
80002e62:	2f f8       	sub	r8,-1
80002e64:	59 08       	cp.w	r8,16
80002e66:	cf 31       	brne	80002e4c <handler_MonomeGridKey+0xaf8>
										count++;
80002e68:	e0 68 1a a8 	mov	r8,6824
80002e6c:	b0 8a       	st.b	r8[0x0],r10
80002e6e:	30 1a       	mov	r10,1
80002e70:	f4 09 18 00 	cp.b	r9,r10
					}
					else {
						if(z && y==4) {
							edit_cv_step = x;
							count = 0;
							for(i1=0;i1<16;i1++)
80002e74:	e0 88 00 04 	brls	80002e7c <handler_MonomeGridKey+0xb28>
80002e78:	3f f9       	mov	r9,-1
									if((w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] >> i1) & 1) {
										count++;
										edit_cv_value = i1;
									}
							if(count>1)
80002e7a:	b0 89       	st.b	r8[0x0],r9
80002e7c:	e0 68 07 65 	mov	r8,1893
80002e80:	11 89       	ld.ub	r9,r8[0x0]
80002e82:	2f f9       	sub	r9,-1
								edit_cv_value = -1;
80002e84:	b0 89       	st.b	r8[0x0],r9
80002e86:	30 09       	mov	r9,0

							keycount_cv = 0;

							monomeFrameDirty++;
80002e88:	e0 68 1a 92 	mov	r8,6802
80002e8c:	e0 8f 02 a7 	bral	800033da <handler_MonomeGridKey+0x1086>
										edit_cv_value = i1;
									}
							if(count>1)
								edit_cv_value = -1;

							keycount_cv = 0;
80002e90:	e0 6a 1a 9d 	mov	r10,6813
80002e94:	15 8b       	ld.ub	r11,r10[0x0]
80002e96:	58 0b       	cp.w	r11,0

							monomeFrameDirty++;
						}
						// load scale
						else if(key_alt && y==7 && x == 0 && z) {
80002e98:	c3 a0       	breq	80002f0c <handler_MonomeGridKey+0xbb8>
80002e9a:	30 7a       	mov	r10,7
80002e9c:	f4 08 18 00 	cp.b	r8,r10
80002ea0:	c3 61       	brne	80002f0c <handler_MonomeGridKey+0xbb8>
80002ea2:	1b bc       	ld.ub	r12,sp[0x3]
80002ea4:	58 0c       	cp.w	r12,0
80002ea6:	c0 d1       	brne	80002ec0 <handler_MonomeGridKey+0xb6c>
80002ea8:	58 09       	cp.w	r9,0
80002eaa:	c0 b0       	breq	80002ec0 <handler_MonomeGridKey+0xb6c>
80002eac:	2f f5       	sub	r5,-1
80002eae:	e0 69 07 65 	mov	r9,1893
							scale_select++;
80002eb2:	e0 6a 1a c0 	mov	r10,6848
80002eb6:	13 88       	ld.ub	r8,r9[0x0]
							monomeFrameDirty++;
80002eb8:	b4 85       	st.b	r10[0x0],r5

							monomeFrameDirty++;
						}
						// load scale
						else if(key_alt && y==7 && x == 0 && z) {
							scale_select++;
80002eba:	2f f8       	sub	r8,-1
							monomeFrameDirty++;
80002ebc:	fe 9f fc a2 	bral	80002800 <handler_MonomeGridKey+0x4ac>
80002ec0:	e0 6a 1a a8 	mov	r10,6824
						}
						// read pot					
						else if(y==7 && key_alt && edit_cv_value != -1 && x==LENGTH) {
80002ec4:	3f fe       	mov	lr,-1
80002ec6:	15 86       	ld.ub	r6,r10[0x0]
80002ec8:	fc 06 18 00 	cp.b	r6,lr
80002ecc:	c2 00       	breq	80002f0c <handler_MonomeGridKey+0xbb8>
80002ece:	e0 6e 0b 03 	mov	lr,2819
80002ed2:	1d 8e       	ld.ub	lr,lr[0x0]
80002ed4:	f8 0e 18 00 	cp.b	lr,r12
							param_accept = z;
80002ed8:	c1 a1       	brne	80002f0c <handler_MonomeGridKey+0xbb8>
80002eda:	e0 68 1a b8 	mov	r8,6840
							param_dest = &(w.wp[pattern].cv_values[edit_cv_value]);
80002ede:	b0 89       	st.b	r8[0x0],r9
80002ee0:	e0 68 1a 9b 	mov	r8,6811
80002ee4:	11 88       	ld.ub	r8,r8[0x0]
80002ee6:	f0 09 15 04 	lsl	r9,r8,0x4
80002eea:	f2 08 01 08 	sub	r8,r9,r8
80002eee:	e0 69 0b 08 	mov	r9,2824
80002ef2:	f5 2a 00 00 	ld.sb	r10,r10[0]
80002ef6:	f4 08 00 38 	add	r8,r10,r8<<0x3
80002efa:	2e 88       	sub	r8,-24
						else if(key_alt && y==7 && x == 0 && z) {
							scale_select++;
							monomeFrameDirty++;
						}
						// read pot					
						else if(y==7 && key_alt && edit_cv_value != -1 && x==LENGTH) {
80002efc:	f2 08 00 18 	add	r8,r9,r8<<0x1
80002f00:	e0 69 0a f4 	mov	r9,2804
80002f04:	93 08       	st.w	r9[0x0],r8
80002f06:	e0 8f 02 6b 	bral	800033dc <handler_MonomeGridKey+0x1088>
80002f0a:	d7 03       	nop
80002f0c:	f0 ca 00 05 	sub	r10,r8,5
80002f10:	30 1c       	mov	r12,1
80002f12:	f8 0a 18 00 	cp.b	r10,r12
80002f16:	e0 8b 00 7e 	brhi	80003012 <handler_MonomeGridKey+0xcbe>
80002f1a:	58 09       	cp.w	r9,0
80002f1c:	e0 80 02 60 	breq	800033dc <handler_MonomeGridKey+0x1088>
80002f20:	1b ba       	ld.ub	r10,sp[0x3]
80002f22:	30 39       	mov	r9,3
80002f24:	f2 0a 18 00 	cp.b	r10,r9
80002f28:	e0 8b 02 5a 	brhi	800033dc <handler_MonomeGridKey+0x1088>
80002f2c:	58 0a       	cp.w	r10,0
80002f2e:	c0 41       	brne	80002f36 <handler_MonomeGridKey+0xbe2>
80002f30:	e0 6a 01 99 	mov	r10,409
80002f34:	c0 c8       	rjmp	80002f4c <handler_MonomeGridKey+0xbf8>
80002f36:	f8 0a 18 00 	cp.b	r10,r12
80002f3a:	c0 41       	brne	80002f42 <handler_MonomeGridKey+0xbee>
							param_accept = z;
							param_dest = &(w.wp[pattern].cv_values[edit_cv_value]);
							// print_dbg("\r\nparam: ");
							// print_dbg_ulong(*param_dest);
						}
						else if((y == 5 || y == 6) && z && x<4 && edit_cv_step != -1) {
80002f3c:	e0 6a 00 ef 	mov	r10,239
80002f40:	c0 68       	rjmp	80002f4c <handler_MonomeGridKey+0xbf8>
80002f42:	58 2a       	cp.w	r10,2
80002f44:	f9 ba 00 22 	moveq	r10,34
80002f48:	f9 ba 01 03 	movne	r10,3
80002f4c:	30 69       	mov	r9,6
80002f4e:	f2 08 18 00 	cp.b	r8,r9
80002f52:	c0 31       	brne	80002f58 <handler_MonomeGridKey+0xc04>
80002f54:	5c 3a       	neg	r10
80002f56:	5c 8a       	casts.h	r10
80002f58:	e0 69 0b 08 	mov	r9,2824
							delta = 0;
	 						if(x == 0)
80002f5c:	ee 08 10 0f 	mul	r8,r7,15
80002f60:	58 0b       	cp.w	r11,0
80002f62:	c2 70       	breq	80002fb0 <handler_MonomeGridKey+0xc5c>
80002f64:	a5 68       	lsl	r8,0x4
								delta = 409;
							else if(x == 1)
80002f66:	2d 08       	sub	r8,-48
80002f68:	f4 06 11 00 	rsub	r6,r10,0
80002f6c:	10 09       	add	r9,r8
80002f6e:	e0 67 0f fc 	mov	r7,4092
								delta = 239;
							else if(x == 2)
80002f72:	30 08       	mov	r8,0
80002f74:	31 0e       	mov	lr,16
80002f76:	10 9b       	mov	r11,r8
80002f78:	92 0c       	ld.sh	r12,r9[0x0]
80002f7a:	f4 0c 00 05 	add	r5,r10,r12
								delta = 34;
							else if(x == 3)
								delta = 3;

							if(y == 6)
80002f7e:	5c 7c       	castu.h	r12
80002f80:	f4 0c 00 04 	add	r4,r10,r12
								delta *= -1;
80002f84:	e0 44 0f fc 	cp.w	r4,4092
80002f88:	e0 8a 00 04 	brle	80002f90 <handler_MonomeGridKey+0xc3c>
80002f8c:	b2 07       	st.h	r9[0x0],r7
							
							if(key_alt) {
80002f8e:	c0 98       	rjmp	80002fa0 <handler_MonomeGridKey+0xc4c>
80002f90:	f6 0a 19 00 	cp.h	r10,r11
80002f94:	c0 54       	brge	80002f9e <handler_MonomeGridKey+0xc4a>
								for(i1=0;i1<16;i1++) {
									if(w.wp[pattern].cv_values[i1] + delta > 4092)
										w.wp[pattern].cv_values[i1] = 4092;
									else if(delta < 0 && w.wp[pattern].cv_values[i1] < -1*delta)
80002f96:	0c 3c       	cp.w	r12,r6
80002f98:	c0 34       	brge	80002f9e <handler_MonomeGridKey+0xc4a>
								delta = 3;

							if(y == 6)
								delta *= -1;
							
							if(key_alt) {
80002f9a:	b2 0b       	st.h	r9[0x0],r11
								for(i1=0;i1<16;i1++) {
									if(w.wp[pattern].cv_values[i1] + delta > 4092)
										w.wp[pattern].cv_values[i1] = 4092;
80002f9c:	c0 28       	rjmp	80002fa0 <handler_MonomeGridKey+0xc4c>
80002f9e:	b2 05       	st.h	r9[0x0],r5
								delta = 3;

							if(y == 6)
								delta *= -1;
							
							if(key_alt) {
80002fa0:	2f f8       	sub	r8,-1
								for(i1=0;i1<16;i1++) {
80002fa2:	2f e9       	sub	r9,-2
									if(w.wp[pattern].cv_values[i1] + delta > 4092)
										w.wp[pattern].cv_values[i1] = 4092;
									else if(delta < 0 && w.wp[pattern].cv_values[i1] < -1*delta)
80002fa4:	5c 58       	castu.b	r8
							if(y == 6)
								delta *= -1;
							
							if(key_alt) {
								for(i1=0;i1<16;i1++) {
									if(w.wp[pattern].cv_values[i1] + delta > 4092)
80002fa6:	fc 08 18 00 	cp.b	r8,lr
										w.wp[pattern].cv_values[i1] = 4092;
									else if(delta < 0 && w.wp[pattern].cv_values[i1] < -1*delta)
										w.wp[pattern].cv_values[i1] = 0;
									else
										w.wp[pattern].cv_values[i1] += delta;
80002faa:	ce 71       	brne	80002f78 <handler_MonomeGridKey+0xc24>
							if(y == 6)
								delta *= -1;
							
							if(key_alt) {
								for(i1=0;i1<16;i1++) {
									if(w.wp[pattern].cv_values[i1] + delta > 4092)
80002fac:	e0 8f 02 13 	bral	800033d2 <handler_MonomeGridKey+0x107e>
80002fb0:	e0 6c 1a a8 	mov	r12,6824
80002fb4:	f9 2c 00 00 	ld.sb	r12,r12[0]
80002fb8:	f8 08 00 38 	add	r8,r12,r8<<0x3
										w.wp[pattern].cv_values[i1] = 4092;
80002fbc:	2e 88       	sub	r8,-24
									else if(delta < 0 && w.wp[pattern].cv_values[i1] < -1*delta)
80002fbe:	f2 08 04 16 	ld.sh	r6,r9[r8<<0x1]
80002fc2:	eb d6 c0 10 	bfextu	r5,r6,0x0,0x10
80002fc6:	f4 05 00 0e 	add	lr,r10,r5
80002fca:	e0 4e 0f fc 	cp.w	lr,4092

							if(y == 6)
								delta *= -1;
							
							if(key_alt) {
								for(i1=0;i1<16;i1++) {
80002fce:	e0 8a 00 08 	brle	80002fde <handler_MonomeGridKey+0xc8a>
80002fd2:	e0 6a 0f fc 	mov	r10,4092
80002fd6:	f2 08 0a 1a 	st.h	r9[r8<<0x1],r10
80002fda:	e0 8f 01 fc 	bral	800033d2 <handler_MonomeGridKey+0x107e>
									else
										w.wp[pattern].cv_values[i1] += delta;
								}
							}
							else {
								if(w.wp[pattern].cv_values[edit_cv_value] + delta > 4092)
80002fde:	16 9e       	mov	lr,r11
80002fe0:	f6 0a 19 00 	cp.h	r10,r11
80002fe4:	c0 94       	brge	80002ff6 <handler_MonomeGridKey+0xca2>
80002fe6:	f4 0e 11 00 	rsub	lr,r10,0
80002fea:	1c 35       	cp.w	r5,lr
80002fec:	c0 54       	brge	80002ff6 <handler_MonomeGridKey+0xca2>
80002fee:	f2 08 0a 1b 	st.h	r9[r8<<0x1],r11
80002ff2:	e0 8f 01 f0 	bral	800033d2 <handler_MonomeGridKey+0x107e>
80002ff6:	ee 08 15 04 	lsl	r8,r7,0x4
80002ffa:	0c 0a       	add	r10,r6
80002ffc:	f0 07 01 07 	sub	r7,r8,r7
									w.wp[pattern].cv_values[edit_cv_value] = 4092;
80003000:	e0 68 0b 08 	mov	r8,2824
80003004:	f8 07 00 3c 	add	r12,r12,r7<<0x3
80003008:	2e 8c       	sub	r12,-24
								else if(delta < 0 && w.wp[pattern].cv_values[edit_cv_value] < -1*delta)
8000300a:	f0 0c 0a 1a 	st.h	r8[r12<<0x1],r10
8000300e:	e0 8f 01 e2 	bral	800033d2 <handler_MonomeGridKey+0x107e>
80003012:	30 7a       	mov	r10,7
80003014:	f4 08 18 00 	cp.b	r8,r10
80003018:	e0 81 01 e2 	brne	800033dc <handler_MonomeGridKey+0x1088>
									w.wp[pattern].cv_values[edit_cv_value] = 0;
8000301c:	e0 68 1a 92 	mov	r8,6802
								}
							}
							else {
								if(w.wp[pattern].cv_values[edit_cv_value] + delta > 4092)
									w.wp[pattern].cv_values[edit_cv_value] = 4092;
								else if(delta < 0 && w.wp[pattern].cv_values[edit_cv_value] < -1*delta)
80003020:	11 8a       	ld.ub	r10,r8[0x0]
									w.wp[pattern].cv_values[edit_cv_value] = 0;
								else
									w.wp[pattern].cv_values[edit_cv_value] += delta;
80003022:	f4 09 00 19 	add	r9,r10,r9<<0x1
80003026:	20 19       	sub	r9,1
80003028:	b0 89       	st.b	r8[0x0],r9
8000302a:	30 0a       	mov	r10,0
8000302c:	f4 09 18 00 	cp.b	r9,r10
80003030:	c0 24       	brge	80003034 <handler_MonomeGridKey+0xce0>
80003032:	b0 8a       	st.b	r8[0x0],r10
80003034:	30 08       	mov	r8,0
80003036:	1b 99       	ld.ub	r9,sp[0x1]
80003038:	f0 09 18 00 	cp.b	r9,r8
							}

							monomeFrameDirty++;
						}
						// choose values
						else if(y==7) {
8000303c:	e0 80 01 d0 	breq	800033dc <handler_MonomeGridKey+0x1088>
80003040:	e0 69 1a b7 	mov	r9,6839
80003044:	13 8c       	ld.ub	r12,r9[0x0]
							keycount_cv += z*2-1;
80003046:	e0 69 1a 9a 	mov	r9,6810
8000304a:	13 8b       	ld.ub	r11,r9[0x0]
8000304c:	f8 09 15 04 	lsl	r9,r12,0x4
80003050:	e0 68 1a 9b 	mov	r8,6811
							if(keycount_cv < 0)
80003054:	11 88       	ld.ub	r8,r8[0x0]
80003056:	f0 0a 15 04 	lsl	r10,r8,0x4
								keycount_cv = 0;
8000305a:	10 1a       	sub	r10,r8

							if(z) {
8000305c:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80003060:	e0 69 0b 08 	mov	r9,2824
80003064:	16 0a       	add	r10,r11
80003066:	2d 8a       	sub	r10,-40
								count = 0;
								for(i1=0;i1<16;i1++)
									if((w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] >> i1) & 1)
80003068:	f2 0a 04 17 	ld.sh	r7,r9[r10<<0x1]
8000306c:	30 09       	mov	r9,0
8000306e:	0e 9e       	mov	lr,r7
80003070:	12 9a       	mov	r10,r9
80003072:	5c 7e       	castu.h	lr
80003074:	f4 c6 ff ff 	sub	r6,r10,-1
80003078:	fc 09 08 45 	asr	r5,lr,r9
8000307c:	ed b5 00 00 	bld	r5,0x0
80003080:	c0 31       	brne	80003086 <handler_MonomeGridKey+0xd32>
80003082:	f5 d6 c0 08 	bfextu	r10,r6,0x0,0x8
80003086:	2f f9       	sub	r9,-1
80003088:	59 09       	cp.w	r9,16
8000308a:	cf 51       	brne	80003074 <handler_MonomeGridKey+0xd20>
8000308c:	e0 6e 1a 92 	mov	lr,6802
80003090:	30 19       	mov	r9,1
80003092:	1d 85       	ld.ub	r5,lr[0x0]
										count++;
80003094:	f2 05 18 00 	cp.b	r5,r9
								keycount_cv = 0;

							if(z) {
								count = 0;
								for(i1=0;i1<16;i1++)
									if((w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] >> i1) & 1)
80003098:	5f 0e       	sreq	lr
8000309a:	f2 0a 18 00 	cp.b	r10,r9
8000309e:	5f 86       	srls	r6
800030a0:	1c 66       	and	r6,lr
										count++;
800030a2:	30 0e       	mov	lr,0
800030a4:	fc 06 18 00 	cp.b	r6,lr
							if(keycount_cv < 0)
								keycount_cv = 0;

							if(z) {
								count = 0;
								for(i1=0;i1<16;i1++)
800030a8:	c1 60       	breq	800030d4 <handler_MonomeGridKey+0xd80>
800030aa:	f0 0a 15 04 	lsl	r10,r8,0x4
									if((w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] >> i1) & 1)
										count++;

								// single press toggle
								if(keycount_cv == 1 && count < 2) {
800030ae:	a5 6c       	lsl	r12,0x4
800030b0:	f4 08 01 08 	sub	r8,r10,r8
800030b4:	f8 08 00 38 	add	r8,r12,r8<<0x3
800030b8:	1b b9       	ld.ub	r9,sp[0x3]
800030ba:	f0 0b 00 0b 	add	r11,r8,r11
800030be:	30 18       	mov	r8,1
800030c0:	f0 09 09 48 	lsl	r8,r8,r9
800030c4:	2d 8b       	sub	r11,-40
800030c6:	e0 6a 0b 08 	mov	r10,2824
									w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] = (1<<x);
800030ca:	f4 0b 0a 18 	st.h	r10[r11<<0x1],r8
800030ce:	e0 68 1a a8 	mov	r8,6824
800030d2:	c6 a8       	rjmp	800031a6 <handler_MonomeGridKey+0xe52>
800030d4:	f2 05 18 00 	cp.b	r5,r9
800030d8:	5f 9e       	srgt	lr
800030da:	f2 0a 18 00 	cp.b	r10,r9
800030de:	5f b9       	srhi	r9
800030e0:	1c 49       	or	r9,lr
800030e2:	ec 09 18 00 	cp.b	r9,r6
800030e6:	e0 80 01 76 	breq	800033d2 <handler_MonomeGridKey+0x107e>
									edit_cv_value = x;
800030ea:	a5 6c       	lsl	r12,0x4
800030ec:	f0 0a 15 04 	lsl	r10,r8,0x4
800030f0:	f4 08 01 08 	sub	r8,r10,r8
800030f4:	f8 08 00 38 	add	r8,r12,r8<<0x3
800030f8:	f0 0b 00 0b 	add	r11,r8,r11
800030fc:	1b b8       	ld.ub	r8,sp[0x3]
800030fe:	2d 8b       	sub	r11,-40
80003100:	30 1a       	mov	r10,1
80003102:	f4 08 09 4a 	lsl	r10,r10,r8
80003106:	e0 68 1a 9b 	mov	r8,6811
								}
								// multiselect
								else if(keycount_cv > 1 || count > 1) {
8000310a:	e0 69 0b 08 	mov	r9,2824
8000310e:	14 57       	eor	r7,r10
80003110:	f2 0b 0a 17 	st.h	r9[r11<<0x1],r7
80003114:	11 8b       	ld.ub	r11,r8[0x0]
80003116:	e0 68 1a b7 	mov	r8,6839
8000311a:	11 8e       	ld.ub	lr,r8[0x0]
8000311c:	e0 68 1a 9a 	mov	r8,6810
									w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] ^= (1<<x);
80003120:	11 8c       	ld.ub	r12,r8[0x0]
80003122:	a5 6e       	lsl	lr,0x4
80003124:	f6 08 15 04 	lsl	r8,r11,0x4
80003128:	16 18       	sub	r8,r11
8000312a:	30 0b       	mov	r11,0
8000312c:	fc 08 00 38 	add	r8,lr,r8<<0x3
80003130:	18 08       	add	r8,r12
80003132:	2d 88       	sub	r8,-40
80003134:	f2 08 04 1c 	ld.sh	r12,r9[r8<<0x1]
80003138:	f6 0c 19 00 	cp.h	r12,r11
8000313c:	c0 31       	brne	80003142 <handler_MonomeGridKey+0xdee>
8000313e:	f2 08 0a 1a 	st.h	r9[r8<<0x1],r10
80003142:	e0 68 1a 9a 	mov	r8,6810

									if(!w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step])
80003146:	11 89       	ld.ub	r9,r8[0x0]
80003148:	e0 68 1a b7 	mov	r8,6839
8000314c:	11 8b       	ld.ub	r11,r8[0x0]
8000314e:	e0 68 1a 9b 	mov	r8,6811
80003152:	a5 6b       	lsl	r11,0x4
80003154:	11 88       	ld.ub	r8,r8[0x0]
80003156:	f0 0c 15 04 	lsl	r12,r8,0x4
8000315a:	f8 08 01 08 	sub	r8,r12,r8
8000315e:	f6 08 00 38 	add	r8,r11,r8<<0x3
80003162:	12 08       	add	r8,r9
80003164:	e0 69 0b 08 	mov	r9,2824
80003168:	2d 88       	sub	r8,-40
										w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] = (1<<x);
8000316a:	e0 6a 1a a8 	mov	r10,6824

									count = 0;
									for(i1=0;i1<16;i1++)
										if((w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] >> i1) & 1) {
8000316e:	f2 08 05 1b 	ld.uh	r11,r9[r8<<0x1]
80003172:	15 8a       	ld.ub	r10,r10[0x0]
80003174:	30 08       	mov	r8,0
80003176:	10 99       	mov	r9,r8
80003178:	f6 08 08 4e 	asr	lr,r11,r8
8000317c:	f2 cc ff ff 	sub	r12,r9,-1
80003180:	fd de c0 01 	bfextu	lr,lr,0x0,0x1
80003184:	c0 50       	breq	8000318e <handler_MonomeGridKey+0xe3a>
80003186:	f3 dc c0 08 	bfextu	r9,r12,0x0,0x8
8000318a:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
8000318e:	2f f8       	sub	r8,-1
80003190:	59 08       	cp.w	r8,16
80003192:	cf 31       	brne	80003178 <handler_MonomeGridKey+0xe24>
80003194:	e0 68 1a a8 	mov	r8,6824
80003198:	b0 8a       	st.b	r8[0x0],r10
8000319a:	30 1a       	mov	r10,1
8000319c:	f4 09 18 00 	cp.b	r9,r10
											count++;
800031a0:	e0 88 01 19 	brls	800033d2 <handler_MonomeGridKey+0x107e>
									if(!w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step])
										w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] = (1<<x);

									count = 0;
									for(i1=0;i1<16;i1++)
										if((w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] >> i1) & 1) {
800031a4:	3f f9       	mov	r9,-1
800031a6:	b0 89       	st.b	r8[0x0],r9
											count++;
800031a8:	c1 59       	rjmp	800033d2 <handler_MonomeGridKey+0x107e>
800031aa:	30 1b       	mov	r11,1
800031ac:	f6 0a 18 00 	cp.b	r10,r11
800031b0:	e0 81 01 16 	brne	800033dc <handler_MonomeGridKey+0x1088>

									if(!w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step])
										w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] = (1<<x);

									count = 0;
									for(i1=0;i1<16;i1++)
800031b4:	58 09       	cp.w	r9,0
800031b6:	e0 80 01 13 	breq	800033dc <handler_MonomeGridKey+0x1088>
										if((w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] >> i1) & 1) {
											count++;
											edit_cv_value = i1;
										}

									if(count > 1)
800031ba:	30 49       	mov	r9,4
800031bc:	f2 08 18 00 	cp.b	r8,r9
800031c0:	c1 51       	brne	800031ea <handler_MonomeGridKey+0xe96>
800031c2:	1b b9       	ld.ub	r9,sp[0x3]
										edit_cv_value = -1;
800031c4:	e0 68 1a b7 	mov	r8,6839
800031c8:	11 8a       	ld.ub	r10,r8[0x0]
							}
						}
					}
				}
			}
			else if(edit_prob == 1) {
800031ca:	e0 68 1a 9b 	mov	r8,6811
800031ce:	11 88       	ld.ub	r8,r8[0x0]
800031d0:	f0 0b 15 04 	lsl	r11,r8,0x4
				if(z) {
800031d4:	f6 08 01 08 	sub	r8,r11,r8
800031d8:	14 08       	add	r8,r10
					if(y == 4) w.wp[pattern].cv_probs[edit_cv_ch][x] = 192;
800031da:	e0 6a 0b 08 	mov	r10,2824
800031de:	a5 68       	lsl	r8,0x4
800031e0:	f4 08 00 08 	add	r8,r10,r8
800031e4:	12 08       	add	r8,r9
800031e6:	3c 09       	mov	r9,-64
800031e8:	c1 88       	rjmp	80003218 <handler_MonomeGridKey+0xec4>
800031ea:	30 59       	mov	r9,5
800031ec:	f2 08 18 00 	cp.b	r8,r9
800031f0:	c1 71       	brne	8000321e <handler_MonomeGridKey+0xeca>
800031f2:	1b b9       	ld.ub	r9,sp[0x3]
800031f4:	e0 68 1a b7 	mov	r8,6839
800031f8:	11 8a       	ld.ub	r10,r8[0x0]
800031fa:	e0 68 1a 9b 	mov	r8,6811
800031fe:	11 88       	ld.ub	r8,r8[0x0]
80003200:	f0 0b 15 04 	lsl	r11,r8,0x4
					else if(y == 5) w.wp[pattern].cv_probs[edit_cv_ch][x] = 128;
80003204:	f6 08 01 08 	sub	r8,r11,r8
80003208:	14 08       	add	r8,r10
8000320a:	e0 6a 0b 08 	mov	r10,2824
8000320e:	a5 68       	lsl	r8,0x4
80003210:	f4 08 00 08 	add	r8,r10,r8
80003214:	12 08       	add	r8,r9
80003216:	38 09       	mov	r9,-128
80003218:	f1 69 00 d0 	st.b	r8[208],r9
8000321c:	ce 08       	rjmp	800033dc <handler_MonomeGridKey+0x1088>
8000321e:	1b ba       	ld.ub	r10,sp[0x3]
80003220:	e0 6b 1a 9b 	mov	r11,6811
80003224:	e0 69 0b 08 	mov	r9,2824
80003228:	e0 6c 1a b7 	mov	r12,6839
8000322c:	30 6e       	mov	lr,6
8000322e:	fc 08 18 00 	cp.b	r8,lr
80003232:	c1 01       	brne	80003252 <handler_MonomeGridKey+0xefe>
80003234:	17 88       	ld.ub	r8,r11[0x0]
80003236:	19 8b       	ld.ub	r11,r12[0x0]
80003238:	f0 0c 15 04 	lsl	r12,r8,0x4
					else if(y == 6) w.wp[pattern].cv_probs[edit_cv_ch][x] = 64;
8000323c:	f8 08 01 08 	sub	r8,r12,r8
80003240:	16 08       	add	r8,r11
80003242:	a5 68       	lsl	r8,0x4
80003244:	10 09       	add	r9,r8
80003246:	34 08       	mov	r8,64
80003248:	f2 0a 00 0a 	add	r10,r9,r10
8000324c:	f5 68 00 d0 	st.b	r10[208],r8
80003250:	cc 68       	rjmp	800033dc <handler_MonomeGridKey+0x1088>
80003252:	17 88       	ld.ub	r8,r11[0x0]
80003254:	19 8b       	ld.ub	r11,r12[0x0]
80003256:	f0 0c 15 04 	lsl	r12,r8,0x4
8000325a:	f8 08 01 08 	sub	r8,r12,r8
8000325e:	16 08       	add	r8,r11
					else w.wp[pattern].cv_probs[edit_cv_ch][x] = 0;
80003260:	a5 68       	lsl	r8,0x4
80003262:	10 09       	add	r9,r8
80003264:	f2 0a 00 0a 	add	r10,r9,r10
80003268:	f4 ca ff 30 	sub	r10,r10,-208
8000326c:	30 08       	mov	r8,0
8000326e:	b4 88       	st.b	r10[0x0],r8
80003270:	cb 68       	rjmp	800033dc <handler_MonomeGridKey+0x1088>
80003272:	d7 03       	nop
80003274:	58 2b       	cp.w	r11,2
80003276:	e0 81 00 b3 	brne	800033dc <handler_MonomeGridKey+0x1088>
8000327a:	1b 99       	ld.ub	r9,sp[0x1]
8000327c:	58 09       	cp.w	r9,0
8000327e:	c3 f0       	breq	800032fc <handler_MonomeGridKey+0xfa8>
80003280:	e0 6b 1a 9d 	mov	r11,6813
80003284:	17 8b       	ld.ub	r11,r11[0x0]
80003286:	ee 0b 18 00 	cp.b	r11,r7
8000328a:	c3 90       	breq	800032fc <handler_MonomeGridKey+0xfa8>
8000328c:	1b b9       	ld.ub	r9,sp[0x3]
8000328e:	58 09       	cp.w	r9,0
80003290:	c0 b1       	brne	800032a6 <handler_MonomeGridKey+0xf52>
80003292:	e0 69 1a c3 	mov	r9,6851
				}
			}
		}

		// series mode
		else if(edit_mode == mSeries) {
80003296:	13 89       	ld.ub	r9,r9[0x0]
80003298:	f2 08 00 08 	add	r8,r9,r8
			if(z && key_alt) {
8000329c:	e0 69 0b 04 	mov	r9,2820
800032a0:	20 28       	sub	r8,2
800032a2:	b2 88       	st.b	r9[0x0],r8
800032a4:	c2 08       	rjmp	800032e4 <handler_MonomeGridKey+0xf90>
800032a6:	e0 6a 0b 03 	mov	r10,2819
				if(x == 0)
800032aa:	15 8a       	ld.ub	r10,r10[0x0]
800032ac:	f4 cb 00 01 	sub	r11,r10,1
					series_next = y-2+scroll_pos;
800032b0:	16 39       	cp.w	r9,r11
800032b2:	c0 c1       	brne	800032ca <handler_MonomeGridKey+0xf76>
800032b4:	e0 69 1a c3 	mov	r9,6851
800032b8:	13 89       	ld.ub	r9,r9[0x0]
800032ba:	f2 08 00 08 	add	r8,r9,r8
800032be:	e0 69 0b 08 	mov	r9,2824
				else if(x == LENGTH-1)
800032c2:	20 28       	sub	r8,2
800032c4:	f3 68 0f 80 	st.b	r9[3968],r8
800032c8:	c0 e8       	rjmp	800032e4 <handler_MonomeGridKey+0xf90>
800032ca:	f4 09 18 00 	cp.b	r9,r10
					w.series_start = y-2+scroll_pos;
800032ce:	c0 b1       	brne	800032e4 <handler_MonomeGridKey+0xf90>
800032d0:	e0 69 1a c3 	mov	r9,6851
800032d4:	13 89       	ld.ub	r9,r9[0x0]
800032d6:	f2 08 00 08 	add	r8,r9,r8
800032da:	e0 69 0b 08 	mov	r9,2824
				else if(x == LENGTH)
800032de:	20 28       	sub	r8,2
800032e0:	f3 68 0f 81 	st.b	r9[3969],r8
					w.series_end = y-2+scroll_pos;
800032e4:	e0 68 0b 08 	mov	r8,2824
800032e8:	f1 39 0f 80 	ld.ub	r9,r8[3968]
800032ec:	f1 3a 0f 81 	ld.ub	r10,r8[3969]
800032f0:	f2 0a 18 00 	cp.b	r10,r9

				if(w.series_end < w.series_start)
800032f4:	c6 f2       	brcc	800033d2 <handler_MonomeGridKey+0x107e>
800032f6:	f1 69 0f 81 	st.b	r8[3969],r9
800032fa:	c6 c8       	rjmp	800033d2 <handler_MonomeGridKey+0x107e>
800032fc:	e0 68 0a f8 	mov	r8,2808
80003300:	11 8a       	ld.ub	r10,r8[0x0]
80003302:	f4 09 00 1a 	add	r10,r10,r9<<0x1
					w.series_end = w.series_start;
80003306:	20 1a       	sub	r10,1
80003308:	b0 8a       	st.b	r8[0x0],r10
			}
			else {
				keycount_series += z*2-1;
8000330a:	30 09       	mov	r9,0
8000330c:	f2 0a 18 00 	cp.b	r10,r9
80003310:	c0 24       	brge	80003314 <handler_MonomeGridKey+0xfc0>
80003312:	b0 89       	st.b	r8[0x0],r9
80003314:	30 08       	mov	r8,0
				if(keycount_series < 0)
80003316:	1b 99       	ld.ub	r9,sp[0x1]
80003318:	f0 09 18 00 	cp.b	r9,r8
8000331c:	c5 b0       	breq	800033d2 <handler_MonomeGridKey+0x107e>
					keycount_series = 0;
8000331e:	e0 68 1a c3 	mov	r8,6851

				if(z) {
80003322:	11 88       	ld.ub	r8,r8[0x0]
80003324:	1b aa       	ld.ub	r10,sp[0x2]
80003326:	10 0a       	add	r10,r8
80003328:	e0 68 0b 08 	mov	r8,2824
					count = 0;
					for(i1=0;i1<16;i1++)
						count += (w.series_list[y-2+scroll_pos] >> i1) & 1;
8000332c:	f4 c9 f8 82 	sub	r9,r10,-1918
80003330:	20 2a       	sub	r10,2
80003332:	f0 09 04 1b 	ld.sh	r11,r8[r9<<0x1]
80003336:	30 08       	mov	r8,0
80003338:	f9 db c0 10 	bfextu	r12,r11,0x0,0x10
8000333c:	10 99       	mov	r9,r8
8000333e:	f8 08 08 4e 	asr	lr,r12,r8
80003342:	2f f8       	sub	r8,-1
80003344:	fd de c0 01 	bfextu	lr,lr,0x0,0x1
80003348:	fc 09 00 09 	add	r9,lr,r9
8000334c:	5c 59       	castu.b	r9
8000334e:	59 08       	cp.w	r8,16
80003350:	cf 71       	brne	8000333e <handler_MonomeGridKey+0xfea>
80003352:	30 18       	mov	r8,1
80003354:	e0 6c 0a f8 	mov	r12,2808
				if(keycount_series < 0)
					keycount_series = 0;

				if(z) {
					count = 0;
					for(i1=0;i1<16;i1++)
80003358:	f0 09 18 00 	cp.b	r9,r8
						count += (w.series_list[y-2+scroll_pos] >> i1) & 1;

					// single press toggle
					if(keycount_series == 1 && count < 2) {
8000335c:	5f 8e       	srls	lr
8000335e:	19 87       	ld.ub	r7,r12[0x0]
80003360:	f0 07 18 00 	cp.b	r7,r8
80003364:	5f 0c       	sreq	r12
80003366:	fd ec 00 0c 	and	r12,lr,r12
8000336a:	30 0e       	mov	lr,0
8000336c:	fc 0c 18 00 	cp.b	r12,lr
80003370:	c0 c0       	breq	80003388 <handler_MonomeGridKey+0x1034>
80003372:	1b b8       	ld.ub	r8,sp[0x3]
80003374:	f4 ca f8 80 	sub	r10,r10,-1920
						w.series_list[y-2+scroll_pos] = (1<<x);
80003378:	30 19       	mov	r9,1
8000337a:	f2 08 09 49 	lsl	r9,r9,r8
8000337e:	e0 68 0b 08 	mov	r8,2824
80003382:	f0 0a 0a 19 	st.h	r8[r10<<0x1],r9
80003386:	c2 68       	rjmp	800033d2 <handler_MonomeGridKey+0x107e>
80003388:	f0 07 18 00 	cp.b	r7,r8
					}
					// multi-select
					else if(keycount_series > 1 || count > 1) {
8000338c:	5f 9e       	srgt	lr
8000338e:	f0 09 18 00 	cp.b	r9,r8
80003392:	5f b8       	srhi	r8
80003394:	1c 48       	or	r8,lr
80003396:	f8 08 18 00 	cp.b	r8,r12
8000339a:	c1 c0       	breq	800033d2 <handler_MonomeGridKey+0x107e>
8000339c:	f4 c9 f8 80 	sub	r9,r10,-1920
						w.series_list[y-2+scroll_pos] ^= (1<<x);
800033a0:	30 1c       	mov	r12,1
800033a2:	1b ba       	ld.ub	r10,sp[0x3]
800033a4:	f8 0a 09 4a 	lsl	r10,r12,r10
800033a8:	14 5b       	eor	r11,r10
800033aa:	e0 68 0b 08 	mov	r8,2824
800033ae:	f0 09 0a 1b 	st.h	r8[r9<<0x1],r11
800033b2:	1b ab       	ld.ub	r11,sp[0x2]

						// ensure not fully clear
						if(!w.series_list[y-2+scroll_pos])
800033b4:	e0 69 1a c3 	mov	r9,6851
800033b8:	13 89       	ld.ub	r9,r9[0x0]
800033ba:	f6 09 00 09 	add	r9,r11,r9
800033be:	30 0b       	mov	r11,0
800033c0:	f2 c9 f8 82 	sub	r9,r9,-1918
800033c4:	f0 09 04 1c 	ld.sh	r12,r8[r9<<0x1]
800033c8:	f6 0c 19 00 	cp.h	r12,r11
800033cc:	c0 31       	brne	800033d2 <handler_MonomeGridKey+0x107e>
							w.series_list[y-2+scroll_pos] = (1<<x);
800033ce:	f0 09 0a 1a 	st.h	r8[r9<<0x1],r10
					}
				}
			}

			monomeFrameDirty++;
800033d2:	e0 68 07 65 	mov	r8,1893
800033d6:	11 89       	ld.ub	r9,r8[0x0]
800033d8:	2f f9       	sub	r9,-1
		}
	}
}
800033da:	b0 89       	st.b	r8[0x0],r9
800033dc:	2f fd       	sub	sp,-4
800033de:	d8 22       	popm	r4-r7,pc

800033e0 <handler_MonomeRefresh>:
800033e0:	d4 21       	pushm	r4-r7,lr
800033e2:	e0 68 07 65 	mov	r8,1893
800033e6:	11 89       	ld.ub	r9,r8[0x0]
800033e8:	30 08       	mov	r8,0
800033ea:	f0 09 18 00 	cp.b	r9,r8
800033ee:	c4 60       	breq	8000347a <handler_MonomeRefresh+0x9a>
800033f0:	e0 69 1a 90 	mov	r9,6800
800033f4:	13 89       	ld.ub	r9,r9[0x0]
800033f6:	f0 09 18 00 	cp.b	r9,r8
800033fa:	c0 61       	brne	80003406 <handler_MonomeRefresh+0x26>
}

static void handler_MonomePoll(s32 data) { monome_read_serial(); }
static void handler_MonomeRefresh(s32 data) {
	if(monomeFrameDirty) {
		if(preset_mode == 0) (*re)(); //refresh_mono();
800033fc:	e0 68 0a fc 	mov	r8,2812
80003400:	70 08       	ld.w	r8,r8[0x0]

static void refresh_preset() {
	u8 i1,i2;

	for(i1=0;i1<128;i1++)
		monomeLedBuffer[i1] = 0;
80003402:	5d 18       	icall	r8
80003404:	c3 78       	rjmp	80003472 <handler_MonomeRefresh+0x92>


static void refresh_preset() {
	u8 i1,i2;

	for(i1=0;i1<128;i1++)
80003406:	30 08       	mov	r8,0
		monomeLedBuffer[i1] = 0;
80003408:	e0 6c 1b 1c 	mov	r12,6940
8000340c:	10 9b       	mov	r11,r8


static void refresh_preset() {
	u8 i1,i2;

	for(i1=0;i1<128;i1++)
8000340e:	38 0a       	mov	r10,-128
80003410:	f8 08 0b 0b 	st.b	r12[r8],r11
80003414:	e0 69 1b 1c 	mov	r9,6940
		monomeLedBuffer[i1] = 0;

	monomeLedBuffer[preset_select * 16] = 11;
80003418:	2f f8       	sub	r8,-1
8000341a:	5c 58       	castu.b	r8
8000341c:	f4 08 18 00 	cp.b	r8,r10

	for(i1=0;i1<8;i1++)
		for(i2=0;i2<8;i2++)
			if(glyph[i1] & (1<<i2))
				monomeLedBuffer[i1*16+i2+8] = 11;
80003420:	cf 81       	brne	80003410 <handler_MonomeRefresh+0x30>
	u8 i1,i2;

	for(i1=0;i1<128;i1++)
		monomeLedBuffer[i1] = 0;

	monomeLedBuffer[preset_select * 16] = 11;
80003422:	30 b8       	mov	r8,11
80003424:	e0 6a 0b 00 	mov	r10,2816
80003428:	15 8a       	ld.ub	r10,r10[0x0]
	// monome_set_quadrant_flag(1);
	timers_set_monome();
}

static void handler_MonomePoll(s32 data) { monome_read_serial(); }
static void handler_MonomeRefresh(s32 data) {
8000342a:	a5 6a       	lsl	r10,0x4
8000342c:	10 9e       	mov	lr,r8
8000342e:	f2 0a 0b 08 	st.b	r9[r10],r8

	monomeLedBuffer[preset_select * 16] = 11;

	for(i1=0;i1<8;i1++)
		for(i2=0;i2<8;i2++)
			if(glyph[i1] & (1<<i2))
80003432:	12 97       	mov	r7,r9
80003434:	e0 68 1a ac 	mov	r8,6828
80003438:	30 8a       	mov	r10,8
8000343a:	f0 0a 00 0c 	add	r12,r8,r10
				monomeLedBuffer[i1*16+i2+8] = 11;
8000343e:	c0 f8       	rjmp	8000345c <handler_MonomeRefresh+0x7c>
80003440:	ec 09 08 45 	asr	r5,r6,r9
		monomeLedBuffer[i1] = 0;

	monomeLedBuffer[preset_select * 16] = 11;

	for(i1=0;i1<8;i1++)
		for(i2=0;i2<8;i2++)
80003444:	eb d5 c0 01 	bfextu	r5,r5,0x0,0x1
80003448:	c0 20       	breq	8000344c <handler_MonomeRefresh+0x6c>
	for(i1=0;i1<128;i1++)
		monomeLedBuffer[i1] = 0;

	monomeLedBuffer[preset_select * 16] = 11;

	for(i1=0;i1<8;i1++)
8000344a:	b6 8e       	st.b	r11[0x0],lr
8000344c:	2f f9       	sub	r9,-1
		for(i2=0;i2<8;i2++)
			if(glyph[i1] & (1<<i2))
8000344e:	2f fb       	sub	r11,-1
80003450:	58 89       	cp.w	r9,8
80003452:	cf 71       	brne	80003440 <handler_MonomeRefresh+0x60>
80003454:	2f f8       	sub	r8,-1
80003456:	2f 0a       	sub	r10,-16
				monomeLedBuffer[i1*16+i2+8] = 11;

	monome_set_quadrant_flag(0);
80003458:	18 38       	cp.w	r8,r12
8000345a:	c0 60       	breq	80003466 <handler_MonomeRefresh+0x86>
8000345c:	11 86       	ld.ub	r6,r8[0x0]
	monome_set_quadrant_flag(1);
8000345e:	f4 07 00 0b 	add	r11,r10,r7
80003462:	30 09       	mov	r9,0
static void handler_MonomeRefresh(s32 data) {
	if(monomeFrameDirty) {
		if(preset_mode == 0) (*re)(); //refresh_mono();
		else refresh_preset();

		(*monome_refresh)();
80003464:	ce eb       	rjmp	80003440 <handler_MonomeRefresh+0x60>
80003466:	30 0c       	mov	r12,0
80003468:	e0 a0 11 70 	rcall	80005748 <monome_set_quadrant_flag>
8000346c:	30 1c       	mov	r12,1
8000346e:	e0 a0 11 6d 	rcall	80005748 <monome_set_quadrant_flag>
80003472:	e0 68 1b 10 	mov	r8,6928
80003476:	70 08       	ld.w	r8,r8[0x0]
80003478:	5d 18       	icall	r8
8000347a:	d8 22       	popm	r4-r7,pc

8000347c <refresh_mono>:
8000347c:	d4 31       	pushm	r0-r7,lr
8000347e:	20 5d       	sub	sp,20
80003480:	e0 68 1b 1c 	mov	r8,6940
80003484:	30 09       	mov	r9,0
80003486:	f0 ca ff f0 	sub	r10,r8,-16
8000348a:	b0 89       	st.b	r8[0x0],r9
	u8 i1,i2;

	// clear top, cut, pattern, prob
	for(i1=0;i1<16;i1++) {
		monomeLedBuffer[i1] = 0;
		monomeLedBuffer[16+i1] = 0;
8000348c:	f1 69 00 10 	st.b	r8[16],r9
		monomeLedBuffer[32+i1] = 0;
80003490:	f1 69 00 20 	st.b	r8[32],r9
		monomeLedBuffer[48+i1] = 0;
80003494:	f1 69 00 30 	st.b	r8[48],r9
// application grid redraw without varibright
static void refresh_mono() {
	u8 i1,i2;

	// clear top, cut, pattern, prob
	for(i1=0;i1<16;i1++) {
80003498:	2f f8       	sub	r8,-1
8000349a:	14 38       	cp.w	r8,r10
		monomeLedBuffer[32+i1] = 0;
		monomeLedBuffer[48+i1] = 0;
	}

	// show mode
	if(edit_mode == mTrig) {
8000349c:	cf 71       	brne	8000348a <refresh_mono+0xe>
8000349e:	e0 68 1a c8 	mov	r8,6856
800034a2:	70 09       	ld.w	r9,r8[0x0]
		monomeLedBuffer[0] = 11;
800034a4:	58 09       	cp.w	r9,0
800034a6:	c0 91       	brne	800034b8 <refresh_mono+0x3c>
		monomeLedBuffer[1] = 11;
		monomeLedBuffer[2] = 11;
		monomeLedBuffer[3] = 11;
800034a8:	e0 68 1b 1c 	mov	r8,6940
	}

	// show mode
	if(edit_mode == mTrig) {
		monomeLedBuffer[0] = 11;
		monomeLedBuffer[1] = 11;
800034ac:	30 ba       	mov	r10,11
		monomeLedBuffer[2] = 11;
800034ae:	b0 ba       	st.b	r8[0x3],r10
800034b0:	b0 8a       	st.b	r8[0x0],r10
		monomeLedBuffer[3] = 11;
	}
	else if(edit_mode == mMap) {
800034b2:	b0 9a       	st.b	r8[0x1],r10
800034b4:	b0 aa       	st.b	r8[0x2],r10
		if(SIZE==16) {
800034b6:	c2 b8       	rjmp	8000350c <refresh_mono+0x90>
800034b8:	58 19       	cp.w	r9,1
800034ba:	c1 d1       	brne	800034f4 <refresh_mono+0x78>
800034bc:	e0 68 0a f0 	mov	r8,2800
800034c0:	e0 6a 1b 1c 	mov	r10,6940
800034c4:	11 8c       	ld.ub	r12,r8[0x0]
			monomeLedBuffer[4+(edit_cv_ch*4)] = 11;
800034c6:	31 0b       	mov	r11,16
800034c8:	e0 68 1a b7 	mov	r8,6839
800034cc:	f6 0c 18 00 	cp.b	r12,r11
800034d0:	c0 d1       	brne	800034ea <refresh_mono+0x6e>
			monomeLedBuffer[5+(edit_cv_ch*4)] = 11;
800034d2:	11 8b       	ld.ub	r11,r8[0x0]
800034d4:	30 b8       	mov	r8,11
			monomeLedBuffer[6+(edit_cv_ch*4)] = 11;
			monomeLedBuffer[7+(edit_cv_ch*4)] = 11;
800034d6:	f6 cc ff ff 	sub	r12,r11,-1
	}
	else if(edit_mode == mMap) {
		if(SIZE==16) {
			monomeLedBuffer[4+(edit_cv_ch*4)] = 11;
			monomeLedBuffer[5+(edit_cv_ch*4)] = 11;
			monomeLedBuffer[6+(edit_cv_ch*4)] = 11;
800034da:	f4 0c 0b 28 	st.b	r10[r12<<0x2],r8
			monomeLedBuffer[7+(edit_cv_ch*4)] = 11;
		}
		else
			monomeLedBuffer[4+edit_cv_ch] = 11;
800034de:	f4 0b 00 2a 	add	r10,r10,r11<<0x2
800034e2:	b4 f8       	st.b	r10[0x7],r8
800034e4:	b4 d8       	st.b	r10[0x5],r8
800034e6:	b4 e8       	st.b	r10[0x6],r8
	}
	else if(edit_mode == mSeries) {
800034e8:	c1 28       	rjmp	8000350c <refresh_mono+0x90>
800034ea:	11 88       	ld.ub	r8,r8[0x0]
		monomeLedBuffer[LENGTH-1] = 11;
800034ec:	10 0a       	add	r10,r8
800034ee:	30 b8       	mov	r8,11
800034f0:	b4 c8       	st.b	r10[0x4],r8
800034f2:	c0 d8       	rjmp	8000350c <refresh_mono+0x90>
800034f4:	58 29       	cp.w	r9,2
800034f6:	c0 b1       	brne	8000350c <refresh_mono+0x90>
800034f8:	e0 6a 1b 1c 	mov	r10,6940
	}

	if(scroll) {
800034fc:	e0 68 0b 03 	mov	r8,2819
80003500:	11 88       	ld.ub	r8,r8[0x0]
80003502:	f4 08 00 08 	add	r8,r10,r8
		monomeLedBuffer[0] = 11 * w.tr_mute[0];
80003506:	30 ba       	mov	r10,11
80003508:	f1 6a ff ff 	st.b	r8[-1],r10
8000350c:	e0 68 1a b5 	mov	r8,6837
80003510:	11 85       	ld.ub	r5,r8[0x0]
80003512:	58 05       	cp.w	r5,0
80003514:	c5 40       	breq	800035bc <refresh_mono+0x140>
		monomeLedBuffer[1] = 11 * w.tr_mute[1];
80003516:	e0 6a 0b 08 	mov	r10,2824
	else if(edit_mode == mSeries) {
		monomeLedBuffer[LENGTH-1] = 11;
	}

	if(scroll) {
		monomeLedBuffer[0] = 11 * w.tr_mute[0];
8000351a:	f5 3e 0f 82 	ld.ub	lr,r10[3970]
		monomeLedBuffer[1] = 11 * w.tr_mute[1];
8000351e:	1c 9b       	mov	r11,lr
80003520:	fc 0e 00 2e 	add	lr,lr,lr<<0x2
80003524:	f6 0e 00 1b 	add	r11,r11,lr<<0x1
		monomeLedBuffer[2] = 11 * w.tr_mute[2];
80003528:	e0 68 1b 1c 	mov	r8,6940
8000352c:	f5 3c 0f 83 	ld.ub	r12,r10[3971]
80003530:	b0 8b       	st.b	r8[0x0],r11
80003532:	18 9b       	mov	r11,r12
80003534:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
		monomeLedBuffer[3] = 11 * w.tr_mute[3];
80003538:	f6 0c 00 1b 	add	r11,r11,r12<<0x1
8000353c:	f5 3e 0f 84 	ld.ub	lr,r10[3972]
80003540:	b0 9b       	st.b	r8[0x1],r11
80003542:	1c 9b       	mov	r11,lr
80003544:	fc 0e 00 2e 	add	lr,lr,lr<<0x2
80003548:	f6 0e 00 1b 	add	r11,r11,lr<<0x1

		if(SIZE == 16) {
8000354c:	f5 3c 0f 85 	ld.ub	r12,r10[3973]
80003550:	b0 ab       	st.b	r8[0x2],r11
80003552:	18 9b       	mov	r11,r12
80003554:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80003558:	f6 0c 00 1b 	add	r11,r11,r12<<0x1
			monomeLedBuffer[4] = 11 * w.cv_mute[0];
8000355c:	e0 6c 0a f0 	mov	r12,2800
80003560:	b0 bb       	st.b	r8[0x3],r11
80003562:	19 8e       	ld.ub	lr,r12[0x0]
80003564:	f5 3b 0f 87 	ld.ub	r11,r10[3975]
80003568:	31 0c       	mov	r12,16
			monomeLedBuffer[5] = 11 * w.cv_mute[0];
8000356a:	f5 3a 0f 86 	ld.ub	r10,r10[3974]
			monomeLedBuffer[6] = 11 * w.cv_mute[0];
			monomeLedBuffer[7] = 11 * w.cv_mute[0];
			monomeLedBuffer[8] = 11 * w.cv_mute[1];
8000356e:	f8 0e 18 00 	cp.b	lr,r12
80003572:	c1 91       	brne	800035a4 <refresh_mono+0x128>
80003574:	14 9c       	mov	r12,r10
80003576:	f4 0a 00 2a 	add	r10,r10,r10<<0x2
			monomeLedBuffer[9] = 11 * w.cv_mute[1];
			monomeLedBuffer[10] = 11 * w.cv_mute[1];
			monomeLedBuffer[11] = 11 * w.cv_mute[1];
8000357a:	f8 0a 00 1a 	add	r10,r12,r10<<0x1
		if(SIZE == 16) {
			monomeLedBuffer[4] = 11 * w.cv_mute[0];
			monomeLedBuffer[5] = 11 * w.cv_mute[0];
			monomeLedBuffer[6] = 11 * w.cv_mute[0];
			monomeLedBuffer[7] = 11 * w.cv_mute[0];
			monomeLedBuffer[8] = 11 * w.cv_mute[1];
8000357e:	b0 fa       	st.b	r8[0x7],r10
			monomeLedBuffer[9] = 11 * w.cv_mute[1];
80003580:	b0 ca       	st.b	r8[0x4],r10
80003582:	b0 da       	st.b	r8[0x5],r10
			monomeLedBuffer[10] = 11 * w.cv_mute[1];
80003584:	b0 ea       	st.b	r8[0x6],r10
80003586:	16 9a       	mov	r10,r11
80003588:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000358c:	f4 0b 00 1b 	add	r11,r10,r11<<0x1
80003590:	f1 6b 00 0b 	st.b	r8[11],r11
80003594:	f1 6b 00 08 	st.b	r8[8],r11
80003598:	f1 6b 00 09 	st.b	r8[9],r11
8000359c:	f1 6b 00 0a 	st.b	r8[10],r11
800035a0:	c0 e8       	rjmp	800035bc <refresh_mono+0x140>
800035a2:	d7 03       	nop
800035a4:	14 9c       	mov	r12,r10
800035a6:	f4 0a 00 2a 	add	r10,r10,r10<<0x2
			monomeLedBuffer[11] = 11 * w.cv_mute[1];
		} else {
			monomeLedBuffer[4] = 11 * w.cv_mute[0];
800035aa:	f8 0a 00 1c 	add	r12,r12,r10<<0x1
800035ae:	16 9a       	mov	r10,r11
800035b0:	b0 cc       	st.b	r8[0x4],r12
			monomeLedBuffer[5] = 11 * w.cv_mute[1];
800035b2:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
800035b6:	f4 0b 00 1a 	add	r10,r10,r11<<0x1
800035ba:	b0 da       	st.b	r8[0x5],r10
800035bc:	e0 68 1a 9d 	mov	r8,6813


	}

	// alt
	if(key_alt) monomeLedBuffer[LENGTH] = 11;
800035c0:	11 86       	ld.ub	r6,r8[0x0]
800035c2:	58 06       	cp.w	r6,0
800035c4:	c0 90       	breq	800035d6 <refresh_mono+0x15a>
800035c6:	e0 68 0b 03 	mov	r8,2819
800035ca:	30 bb       	mov	r11,11
800035cc:	11 88       	ld.ub	r8,r8[0x0]
800035ce:	e0 6a 1b 1c 	mov	r10,6940
800035d2:	f4 08 0b 0b 	st.b	r10[r8],r11

	// show position
	monomeLedBuffer[16+pos] = 15;
800035d6:	e0 68 0b 02 	mov	r8,2818
800035da:	e0 67 1b 1c 	mov	r7,6940
800035de:	30 fa       	mov	r10,15
800035e0:	11 81       	ld.ub	r1,r8[0x0]
800035e2:	f1 d1 b0 08 	bfexts	r8,r1,0x0,0x8
800035e6:	ee 08 00 08 	add	r8,r7,r8

	// show pattern
	monomeLedBuffer[32+pattern] = 11;
800035ea:	f1 6a 00 10 	st.b	r8[16],r10
800035ee:	30 bc       	mov	r12,11
800035f0:	e0 68 1a 9b 	mov	r8,6811
800035f4:	11 88       	ld.ub	r8,r8[0x0]

	// show step data
	if(edit_mode == mTrig) {
800035f6:	ee 08 00 0a 	add	r10,r7,r8
		if(edit_prob == 0) {
800035fa:	f5 6c 00 20 	st.b	r10[32],r12
800035fe:	58 09       	cp.w	r9,0
80003600:	c7 01       	brne	800036e0 <refresh_mono+0x264>
80003602:	e0 6a 1a c1 	mov	r10,6849
80003606:	15 8a       	ld.ub	r10,r10[0x0]
80003608:	58 0a       	cp.w	r10,0
8000360a:	c3 01       	brne	8000366a <refresh_mono+0x1ee>
8000360c:	f0 0a 15 04 	lsl	r10,r8,0x4
80003610:	f4 08 01 08 	sub	r8,r10,r8
			for(i1=0;i1<SIZE;i1++) {
	 			for(i2=0;i2<4;i2++) {
					if(w.wp[pattern].steps[i1] & (1<<i2)) monomeLedBuffer[(i2+4)*16+i1] = 11;
80003614:	e0 6a 0b 08 	mov	r10,2824
	// show pattern
	monomeLedBuffer[32+pattern] = 11;

	// show step data
	if(edit_mode == mTrig) {
		if(edit_prob == 0) {
80003618:	a5 68       	lsl	r8,0x4
	monome_set_quadrant_flag(1);
}


// application grid redraw without varibright
static void refresh_mono() {
8000361a:	2e 08       	sub	r8,-32
8000361c:	14 08       	add	r8,r10
8000361e:	e0 6a 0a f0 	mov	r10,2800
	// show step data
	if(edit_mode == mTrig) {
		if(edit_prob == 0) {
			for(i1=0;i1<SIZE;i1++) {
	 			for(i2=0;i2<4;i2++) {
					if(w.wp[pattern].steps[i1] & (1<<i2)) monomeLedBuffer[(i2+4)*16+i1] = 11;
80003622:	0e 94       	mov	r4,r7
80003624:	15 85       	ld.ub	r5,r10[0x0]
80003626:	2d 07       	sub	r7,-48
80003628:	2c 05       	sub	r5,-64
8000362a:	34 0a       	mov	r10,64
8000362c:	c1 68       	rjmp	80003658 <refresh_mono+0x1dc>
8000362e:	e6 0b 08 46 	asr	r6,r3,r11
					else monomeLedBuffer[(i2+4)*16+i1] = 0;
80003632:	ed d6 c0 01 	bfextu	r6,r6,0x0,0x1

	// show step data
	if(edit_mode == mTrig) {
		if(edit_prob == 0) {
			for(i1=0;i1<SIZE;i1++) {
	 			for(i2=0;i2<4;i2++) {
80003636:	f8 02 17 10 	movne	r2,r12
					if(w.wp[pattern].steps[i1] & (1<<i2)) monomeLedBuffer[(i2+4)*16+i1] = 11;
					else monomeLedBuffer[(i2+4)*16+i1] = 0;
				}

				// probs
				if(w.wp[pattern].step_probs[i1] > 0) monomeLedBuffer[48+i1] = 11;
8000363a:	ec 02 17 00 	moveq	r2,r6
8000363e:	bc 82       	st.b	lr[0x0],r2
80003640:	2f fb       	sub	r11,-1
80003642:	2f 0e       	sub	lr,-16
80003644:	58 4b       	cp.w	r11,4
80003646:	cf 41       	brne	8000362e <refresh_mono+0x1b2>
80003648:	11 8b       	ld.ub	r11,r8[0x0]
	monomeLedBuffer[32+pattern] = 11;

	// show step data
	if(edit_mode == mTrig) {
		if(edit_prob == 0) {
			for(i1=0;i1<SIZE;i1++) {
8000364a:	f2 0b 18 00 	cp.b	r11,r9
8000364e:	c0 20       	breq	80003652 <refresh_mono+0x1d6>
	 			for(i2=0;i2<4;i2++) {
					if(w.wp[pattern].steps[i1] & (1<<i2)) monomeLedBuffer[(i2+4)*16+i1] = 11;
80003650:	ae 8c       	st.b	r7[0x0],r12
80003652:	2f f8       	sub	r8,-1
80003654:	2f f7       	sub	r7,-1
80003656:	2f fa       	sub	r10,-1
80003658:	0a 3a       	cp.w	r10,r5
8000365a:	e0 80 01 f9 	breq	80003a4c <refresh_mono+0x5d0>

				// probs
				if(w.wp[pattern].step_probs[i1] > 0) monomeLedBuffer[48+i1] = 11;
			}
		}
		else if(edit_prob == 1) {
8000365e:	f1 33 ff f0 	ld.ub	r3,r8[-16]
80003662:	f4 04 00 0e 	add	lr,r10,r4
			for(i1=0;i1<SIZE;i1++) {
80003666:	30 0b       	mov	r11,0
80003668:	ce 3b       	rjmp	8000362e <refresh_mono+0x1b2>
8000366a:	30 1b       	mov	r11,1
8000366c:	f6 0a 18 00 	cp.b	r10,r11
80003670:	e0 81 01 ee 	brne	80003a4c <refresh_mono+0x5d0>
					monomeLedBuffer[48+i1] = 0;
					monomeLedBuffer[112+i1] = 11;
				}
				else if(w.wp[pattern].step_probs[i1]) {
					monomeLedBuffer[48+i1] = 11;
					monomeLedBuffer[64+16*(3-(w.wp[pattern].step_probs[i1]>>6))+i1] = 11;
80003674:	e0 6a 0a f0 	mov	r10,2800
				if(w.wp[pattern].step_probs[i1] > 0) monomeLedBuffer[48+i1] = 11;
			}
		}
		else if(edit_prob == 1) {
			for(i1=0;i1<SIZE;i1++) {
				monomeLedBuffer[64+i1] = 0;
80003678:	15 85       	ld.ub	r5,r10[0x0]
				// probs
				if(w.wp[pattern].step_probs[i1] > 0) monomeLedBuffer[48+i1] = 11;
			}
		}
		else if(edit_prob == 1) {
			for(i1=0;i1<SIZE;i1++) {
8000367a:	f0 0a 15 04 	lsl	r10,r8,0x4
8000367e:	f4 08 01 08 	sub	r8,r10,r8
80003682:	e0 6a 0b 08 	mov	r10,2824
80003686:	0e 94       	mov	r4,r7
				monomeLedBuffer[64+i1] = 0;
80003688:	a5 68       	lsl	r8,0x4
8000368a:	12 9b       	mov	r11,r9
				monomeLedBuffer[80+i1] = 0;
8000368c:	2e 08       	sub	r8,-32
8000368e:	3f f6       	mov	r6,-1
				monomeLedBuffer[96+i1] = 0;
80003690:	14 08       	add	r8,r10
80003692:	ee ca ff d0 	sub	r10,r7,-48
				monomeLedBuffer[112+i1] = 0;

				if(w.wp[pattern].step_probs[i1] == 255)
80003696:	29 07       	sub	r7,-112
80003698:	c1 f8       	rjmp	800036d6 <refresh_mono+0x25a>
8000369a:	f5 6b 00 10 	st.b	r10[16],r11
					monomeLedBuffer[48+i1] = 11;
8000369e:	f5 6b 00 20 	st.b	r10[32],r11
				else if(w.wp[pattern].step_probs[i1] == 0) {
800036a2:	f5 6b 00 30 	st.b	r10[48],r11
					monomeLedBuffer[48+i1] = 0;
800036a6:	ae 8b       	st.b	r7[0x0],r11
					monomeLedBuffer[112+i1] = 11;
800036a8:	11 8e       	ld.ub	lr,r8[0x0]
800036aa:	ec 0e 18 00 	cp.b	lr,r6
				}
				else if(w.wp[pattern].step_probs[i1]) {
					monomeLedBuffer[48+i1] = 11;
					monomeLedBuffer[64+16*(3-(w.wp[pattern].step_probs[i1]>>6))+i1] = 11;
800036ae:	c0 31       	brne	800036b4 <refresh_mono+0x238>
800036b0:	b4 8c       	st.b	r10[0x0],r12
800036b2:	c0 e8       	rjmp	800036ce <refresh_mono+0x252>
800036b4:	58 0e       	cp.w	lr,0
800036b6:	c0 41       	brne	800036be <refresh_mono+0x242>
800036b8:	b4 8e       	st.b	r10[0x0],lr
800036ba:	ae 8c       	st.b	r7[0x0],r12
800036bc:	c0 98       	rjmp	800036ce <refresh_mono+0x252>
800036be:	b4 8c       	st.b	r10[0x0],r12
800036c0:	a7 8e       	lsr	lr,0x6
800036c2:	fc 0e 11 07 	rsub	lr,lr,7
				// probs
				if(w.wp[pattern].step_probs[i1] > 0) monomeLedBuffer[48+i1] = 11;
			}
		}
		else if(edit_prob == 1) {
			for(i1=0;i1<SIZE;i1++) {
800036c6:	a5 6e       	lsl	lr,0x4
800036c8:	12 0e       	add	lr,r9
800036ca:	e8 0e 0b 0c 	st.b	r4[lr],r12
800036ce:	2f f9       	sub	r9,-1
800036d0:	2f fa       	sub	r10,-1
800036d2:	2f f7       	sub	r7,-1
800036d4:	2f f8       	sub	r8,-1
800036d6:	ea 09 18 00 	cp.b	r9,r5
800036da:	ce 03       	brcs	8000369a <refresh_mono+0x21e>
800036dc:	e0 8f 01 b8 	bral	80003a4c <refresh_mono+0x5d0>
800036e0:	58 19       	cp.w	r9,1
800036e2:	e0 81 01 2e 	brne	8000393e <refresh_mono+0x4c2>
800036e6:	e0 6a 1a c1 	mov	r10,6849
800036ea:	15 8a       	ld.ub	r10,r10[0x0]
800036ec:	58 0a       	cp.w	r10,0
800036ee:	e0 81 00 ea 	brne	800038c2 <refresh_mono+0x446>
			}
		}
	}

	// show map
	else if(edit_mode == mMap) {
800036f2:	e0 69 1a b7 	mov	r9,6839
		if(edit_prob == 0) {
800036f6:	e0 6b 0b 08 	mov	r11,2824
800036fa:	13 89       	ld.ub	r9,r9[0x0]
800036fc:	f0 0e 15 04 	lsl	lr,r8,0x4
			// CURVES
			if(w.wp[pattern].cv_mode[edit_cv_ch] == 0) {
80003700:	fc 08 01 08 	sub	r8,lr,r8
80003704:	f0 06 15 04 	lsl	r6,r8,0x4
80003708:	f6 06 00 05 	add	r5,r11,r6
8000370c:	12 05       	add	r5,r9
8000370e:	0b e5       	ld.ub	r5,r5[0x6]
80003710:	0a 94       	mov	r4,r5
80003712:	f4 05 18 00 	cp.b	r5,r10
80003716:	c4 61       	brne	800037a2 <refresh_mono+0x326>
80003718:	f2 08 00 08 	add	r8,r9,r8
8000371c:	a5 79       	lsl	r9,0x5
8000371e:	f2 06 00 06 	add	r6,r9,r6
80003722:	e0 69 0a f0 	mov	r9,2800
80003726:	ec c6 ff 70 	sub	r6,r6,-144
8000372a:	13 83       	ld.ub	r3,r9[0x0]
	monome_set_quadrant_flag(1);
}


// application grid redraw without varibright
static void refresh_mono() {
8000372c:	2c 07       	sub	r7,-64

	// show map
	else if(edit_mode == mMap) {
		if(edit_prob == 0) {
			// CURVES
			if(w.wp[pattern].cv_mode[edit_cv_ch] == 0) {
8000372e:	2f 38       	sub	r8,-13
80003730:	ee 03 00 03 	add	r3,r7,r3
80003734:	a5 68       	lsl	r8,0x4
80003736:	e0 64 01 ff 	mov	r4,511
	monome_set_quadrant_flag(1);
}


// application grid redraw without varibright
static void refresh_mono() {
8000373a:	16 08       	add	r8,r11

	// show map
	else if(edit_mode == mMap) {
		if(edit_prob == 0) {
			// CURVES
			if(w.wp[pattern].cv_mode[edit_cv_ch] == 0) {
8000373c:	e0 6e 09 ff 	mov	lr,2559
				for(i1=0;i1<SIZE;i1++) {
					// probs
					if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 11;

					monomeLedBuffer[112+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 511) * 11;
80003740:	ec 0b 00 0b 	add	r11,r6,r11
					monomeLedBuffer[96+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 1535) * 11;
					monomeLedBuffer[80+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 2559) * 11;
80003744:	e0 69 0d ff 	mov	r9,3583

	// show map
	else if(edit_mode == mMap) {
		if(edit_prob == 0) {
			// CURVES
			if(w.wp[pattern].cv_mode[edit_cv_ch] == 0) {
80003748:	e0 66 05 ff 	mov	r6,1535
					if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 11;

					monomeLedBuffer[112+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 511) * 11;
					monomeLedBuffer[96+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 1535) * 11;
					monomeLedBuffer[80+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 2559) * 11;
					monomeLedBuffer[64+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 3583) * 11;
8000374c:	c2 88       	rjmp	8000379c <refresh_mono+0x320>
8000374e:	11 8a       	ld.ub	r10,r8[0x0]
				for(i1=0;i1<SIZE;i1++) {
					// probs
					if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 11;

					monomeLedBuffer[112+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 511) * 11;
					monomeLedBuffer[96+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 1535) * 11;
80003750:	ea 0a 18 00 	cp.b	r10,r5
80003754:	c0 30       	breq	8000375a <refresh_mono+0x2de>
		if(edit_prob == 0) {
			// CURVES
			if(w.wp[pattern].cv_mode[edit_cv_ch] == 0) {
				for(i1=0;i1<SIZE;i1++) {
					// probs
					if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 11;
80003756:	ef 6c ff f0 	st.b	r7[-16],r12
8000375a:	17 1a       	ld.sh	r10,r11++
8000375c:	f4 04 19 00 	cp.h	r4,r10
80003760:	f9 b1 03 0b 	movlo	r1,11

					monomeLedBuffer[112+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 511) * 11;
80003764:	f9 b1 02 00 	movhs	r1,0
80003768:	f4 09 19 00 	cp.h	r9,r10
8000376c:	f9 b2 03 0b 	movlo	r2,11
					monomeLedBuffer[96+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 1535) * 11;
					monomeLedBuffer[80+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 2559) * 11;
					monomeLedBuffer[64+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 3583) * 11;
80003770:	f9 b2 02 00 	movhs	r2,0
80003774:	ef 61 00 30 	st.b	r7[48],r1
80003778:	2f f8       	sub	r8,-1
8000377a:	f4 06 19 00 	cp.h	r6,r10
			if(w.wp[pattern].cv_mode[edit_cv_ch] == 0) {
				for(i1=0;i1<SIZE;i1++) {
					// probs
					if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 11;

					monomeLedBuffer[112+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 511) * 11;
8000377e:	f9 b1 03 0b 	movlo	r1,11
					monomeLedBuffer[96+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 1535) * 11;
80003782:	f9 b1 02 00 	movhs	r1,0
80003786:	f4 0e 19 00 	cp.h	lr,r10
8000378a:	f9 ba 03 0b 	movlo	r10,11
					monomeLedBuffer[80+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 2559) * 11;
8000378e:	f9 ba 02 00 	movhs	r10,0
80003792:	ef 61 00 20 	st.b	r7[32],r1
80003796:	ef 6a 00 10 	st.b	r7[16],r10
				for(i1=0;i1<SIZE;i1++) {
					// probs
					if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 11;

					monomeLedBuffer[112+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 511) * 11;
					monomeLedBuffer[96+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 1535) * 11;
8000379a:	0e c2       	st.b	r7++,r2
8000379c:	06 37       	cp.w	r7,r3
					monomeLedBuffer[80+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 2559) * 11;
8000379e:	cd 81       	brne	8000374e <refresh_mono+0x2d2>
800037a0:	c5 69       	rjmp	80003a4c <refresh_mono+0x5d0>
					monomeLedBuffer[64+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 3583) * 11;
800037a2:	e0 66 1a c0 	mov	r6,6848
	// show map
	else if(edit_mode == mMap) {
		if(edit_prob == 0) {
			// CURVES
			if(w.wp[pattern].cv_mode[edit_cv_ch] == 0) {
				for(i1=0;i1<SIZE;i1++) {
800037a6:	0d 85       	ld.ub	r5,r6[0x0]
800037a8:	e0 66 0a f0 	mov	r6,2800
					monomeLedBuffer[64+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 3583) * 11;
				}
			}
			// MAP
			else {
				if(!scale_select) {
800037ac:	f4 05 18 00 	cp.b	r5,r10
800037b0:	c0 b0       	breq	800037c6 <refresh_mono+0x34a>
800037b2:	10 09       	add	r9,r8
800037b4:	2c 07       	sub	r7,-64
800037b6:	2f 39       	sub	r9,-13
800037b8:	0d 88       	ld.ub	r8,r6[0x0]
800037ba:	a5 69       	lsl	r9,0x4
	monome_set_quadrant_flag(1);
}


// application grid redraw without varibright
static void refresh_mono() {
800037bc:	ee 08 00 08 	add	r8,r7,r8
800037c0:	f2 0b 00 0b 	add	r11,r9,r11
					monomeLedBuffer[64+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 3583) * 11;
				}
			}
			// MAP
			else {
				if(!scale_select) {
800037c4:	c7 78       	rjmp	800038b2 <refresh_mono+0x436>
800037c6:	f0 0e 15 03 	lsl	lr,r8,0x3
						// clear edit row
						monomeLedBuffer[64+i1] = 0;

						// show current edit value, selected
						if(edit_cv_value != -1) {
							if((w.wp[pattern].cv_values[edit_cv_value] >> 8) >= i1)
800037ca:	0d 83       	ld.ub	r3,r6[0x0]
800037cc:	e0 66 1a a8 	mov	r6,6824

						// clear edit row
						monomeLedBuffer[64+i1] = 0;

						// show current edit value, selected
						if(edit_cv_value != -1) {
800037d0:	ee cc ff b0 	sub	r12,r7,-80
							monomeLedBuffer[80+i1] = 0;
							monomeLedBuffer[96+i1] = 0;
						}

						// show steps
						if(w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] & (1<<i1)) monomeLedBuffer[112+i1] = 11;
800037d4:	0d 84       	ld.ub	r4,r6[0x0]

						// clear edit row
						monomeLedBuffer[64+i1] = 0;

						// show current edit value, selected
						if(edit_cv_value != -1) {
800037d6:	f2 08 00 08 	add	r8,r9,r8
							monomeLedBuffer[80+i1] = 0;
							monomeLedBuffer[96+i1] = 0;
						}

						// show steps
						if(w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] & (1<<i1)) monomeLedBuffer[112+i1] = 11;
800037da:	e0 66 1a 9a 	mov	r6,6810
						// clear edit row
						monomeLedBuffer[64+i1] = 0;

						// show current edit value, selected
						if(edit_cv_value != -1) {
							if((w.wp[pattern].cv_values[edit_cv_value] >> 8) >= i1)
800037de:	08 92       	mov	r2,r4
							monomeLedBuffer[80+i1] = 0;
							monomeLedBuffer[96+i1] = 0;
						}

						// show steps
						if(w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] & (1<<i1)) monomeLedBuffer[112+i1] = 11;
800037e0:	0d 85       	ld.ub	r5,r6[0x0]
						// clear edit row
						monomeLedBuffer[64+i1] = 0;

						// show current edit value, selected
						if(edit_cv_value != -1) {
							if((w.wp[pattern].cv_values[edit_cv_value] >> 8) >= i1)
800037e2:	5c 62       	casts.b	r2
							monomeLedBuffer[80+i1] = 0;
							monomeLedBuffer[96+i1] = 0;
						}

						// show steps
						if(w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] & (1<<i1)) monomeLedBuffer[112+i1] = 11;
800037e4:	2f 38       	sub	r8,-13
						// clear edit row
						monomeLedBuffer[64+i1] = 0;

						// show current edit value, selected
						if(edit_cv_value != -1) {
							if((w.wp[pattern].cv_values[edit_cv_value] >> 8) >= i1)
800037e6:	fc 02 00 02 	add	r2,lr,r2
							monomeLedBuffer[80+i1] = 0;
							monomeLedBuffer[96+i1] = 0;
						}

						// show steps
						if(w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] & (1<<i1)) monomeLedBuffer[112+i1] = 11;
800037ea:	a5 68       	lsl	r8,0x4
800037ec:	f2 01 15 04 	lsl	r1,r9,0x4
						// clear edit row
						monomeLedBuffer[64+i1] = 0;

						// show current edit value, selected
						if(edit_cv_value != -1) {
							if((w.wp[pattern].cv_values[edit_cv_value] >> 8) >= i1)
800037f0:	2e 82       	sub	r2,-24
							monomeLedBuffer[80+i1] = 0;
							monomeLedBuffer[96+i1] = 0;
						}

						// show steps
						if(w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] & (1<<i1)) monomeLedBuffer[112+i1] = 11;
800037f2:	1c 01       	add	r1,lr
800037f4:	f0 0b 00 0b 	add	r11,r8,r11
800037f8:	0a 01       	add	r1,r5
800037fa:	ee ce ff 90 	sub	lr,r7,-112
800037fe:	2d 81       	sub	r1,-40
80003800:	2a 07       	sub	r7,-96
80003802:	c3 78       	rjmp	80003870 <refresh_mono+0x3f4>
			// MAP
			else {
				if(!scale_select) {
					for(i1=0;i1<SIZE;i1++) {
						// probs
						if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 11;
80003804:	17 86       	ld.ub	r6,r11[0x0]
80003806:	30 08       	mov	r8,0
80003808:	f0 06 18 00 	cp.b	r6,r8
8000380c:	c0 40       	breq	80003814 <refresh_mono+0x398>
8000380e:	30 b8       	mov	r8,11
80003810:	ef 68 ff d0 	st.b	r7[-48],r8

						// clear edit row
						monomeLedBuffer[64+i1] = 0;
80003814:	30 08       	mov	r8,0
80003816:	ef 68 ff e0 	st.b	r7[-32],r8

						// show current edit value, selected
						if(edit_cv_value != -1) {
8000381a:	3f f6       	mov	r6,-1
8000381c:	08 90       	mov	r0,r4
8000381e:	ec 04 18 00 	cp.b	r4,r6
80003822:	c1 50       	breq	8000384c <refresh_mono+0x3d0>
							if((w.wp[pattern].cv_values[edit_cv_value] >> 8) >= i1)
80003824:	e0 66 0b 08 	mov	r6,2824
80003828:	ec 02 04 16 	ld.sh	r6,r6[r2<<0x1]
8000382c:	e1 d6 c1 08 	bfextu	r0,r6,0x8,0x8
80003830:	f4 00 19 00 	cp.h	r0,r10
								monomeLedBuffer[80+i1] = 11;
80003834:	c0 23       	brcs	80003838 <refresh_mono+0x3bc>
							else
								monomeLedBuffer[80+i1] = 0;
80003836:	30 b8       	mov	r8,11

							if(((w.wp[pattern].cv_values[edit_cv_value] >> 4) & 0xf) >= i1)
80003838:	b8 88       	st.b	r12[0x0],r8
8000383a:	ed d6 c0 84 	bfextu	r6,r6,0x4,0x4
8000383e:	14 36       	cp.w	r6,r10
								monomeLedBuffer[96+i1] = 11;
80003840:	c0 35       	brlt	80003846 <refresh_mono+0x3ca>
80003842:	30 b8       	mov	r8,11
							else
								monomeLedBuffer[96+i1] = 0;
80003844:	c0 58       	rjmp	8000384e <refresh_mono+0x3d2>
80003846:	30 08       	mov	r8,0
80003848:	c0 38       	rjmp	8000384e <refresh_mono+0x3d2>
8000384a:	d7 03       	nop
8000384c:	b8 88       	st.b	r12[0x0],r8
8000384e:	ae 88       	st.b	r7[0x0],r8
80003850:	e0 68 0b 08 	mov	r8,2824
80003854:	f0 01 05 18 	ld.uh	r8,r8[r1<<0x1]
80003858:	f0 0a 08 48 	asr	r8,r8,r10
8000385c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003860:	c0 20       	breq	80003864 <refresh_mono+0x3e8>
80003862:	30 b8       	mov	r8,11
						}
						else {
							monomeLedBuffer[80+i1] = 0;
80003864:	bc 88       	st.b	lr[0x0],r8
							monomeLedBuffer[96+i1] = 0;
80003866:	2f fa       	sub	r10,-1
						}

						// show steps
						if(w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] & (1<<i1)) monomeLedBuffer[112+i1] = 11;
80003868:	2f fe       	sub	lr,-1
8000386a:	2f f7       	sub	r7,-1
8000386c:	2f fc       	sub	r12,-1
8000386e:	2f fb       	sub	r11,-1
80003870:	e6 0a 18 00 	cp.b	r10,r3
80003874:	cc 83       	brcs	80003804 <refresh_mono+0x388>
80003876:	e0 6a 1b 1c 	mov	r10,6940
						else monomeLedBuffer[112+i1] = 0;
8000387a:	30 b8       	mov	r8,11
8000387c:	f4 05 00 05 	add	r5,r10,r5
80003880:	eb 68 00 40 	st.b	r5[64],r8
80003884:	e0 6b 1a 98 	mov	r11,6808
				}
			}
			// MAP
			else {
				if(!scale_select) {
					for(i1=0;i1<SIZE;i1++) {
80003888:	f6 09 07 09 	ld.ub	r9,r11[r9]
						if(w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] & (1<<i1)) monomeLedBuffer[112+i1] = 11;
						else monomeLedBuffer[112+i1] = 0;
					}

					// show edit position
					monomeLedBuffer[64+edit_cv_step] = 11;
8000388c:	12 0a       	add	r10,r9
8000388e:	f5 68 00 70 	st.b	r10[112],r8
80003892:	cd d8       	rjmp	80003a4c <refresh_mono+0x5d0>
80003894:	17 89       	ld.ub	r9,r11[0x0]
80003896:	f4 09 18 00 	cp.b	r9,r10
					// show playing note
					monomeLedBuffer[112+cv_chosen[edit_cv_ch]] = 11;
8000389a:	c0 30       	breq	800038a0 <refresh_mono+0x424>
8000389c:	ef 6c ff f0 	st.b	r7[-16],r12
800038a0:	ae 8a       	st.b	r7[0x0],r10
800038a2:	ef 6a 00 10 	st.b	r7[16],r10
				}
				else {
					for(i1=0;i1<SIZE;i1++) {
						// probs
						if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 11;
800038a6:	ef 6a 00 20 	st.b	r7[32],r10
800038aa:	ef 6a 00 30 	st.b	r7[48],r10
800038ae:	2f fb       	sub	r11,-1
800038b0:	2f f7       	sub	r7,-1

						monomeLedBuffer[64+i1] = 0;						
800038b2:	10 37       	cp.w	r7,r8
						monomeLedBuffer[80+i1] = 0;						
800038b4:	cf 01       	brne	80003894 <refresh_mono+0x418>
800038b6:	30 b9       	mov	r9,11
						monomeLedBuffer[96+i1] = 0;						
800038b8:	e0 68 1b 1c 	mov	r8,6940
						monomeLedBuffer[112+i1] = 0;
800038bc:	f1 69 00 70 	st.b	r8[112],r9
800038c0:	cc 68       	rjmp	80003a4c <refresh_mono+0x5d0>
800038c2:	f2 0a 18 00 	cp.b	r10,r9
					monomeLedBuffer[64+edit_cv_step] = 11;
					// show playing note
					monomeLedBuffer[112+cv_chosen[edit_cv_ch]] = 11;
				}
				else {
					for(i1=0;i1<SIZE;i1++) {
800038c6:	e0 81 00 c3 	brne	80003a4c <refresh_mono+0x5d0>
						monomeLedBuffer[80+i1] = 0;						
						monomeLedBuffer[96+i1] = 0;						
						monomeLedBuffer[112+i1] = 0;
					}

					monomeLedBuffer[112] = 11;
800038ca:	e0 69 0a f0 	mov	r9,2800
800038ce:	13 85       	ld.ub	r5,r9[0x0]
800038d0:	e0 69 1a b7 	mov	r9,6839
				}

			}
		}
		else if(edit_prob == 1) {
800038d4:	13 8e       	ld.ub	lr,r9[0x0]
800038d6:	f0 09 15 04 	lsl	r9,r8,0x4
			for(i1=0;i1<SIZE;i1++) {
800038da:	f2 08 01 08 	sub	r8,r9,r8
800038de:	e0 69 0b 08 	mov	r9,2824
800038e2:	10 0e       	add	lr,r8
800038e4:	0e 94       	mov	r4,r7
800038e6:	2f 3e       	sub	lr,-13
800038e8:	ee c8 ff d0 	sub	r8,r7,-48
800038ec:	a5 6e       	lsl	lr,0x4
					monomeLedBuffer[48+i1] = 0;
					monomeLedBuffer[112+i1] = 11;
				}
				else if(w.wp[pattern].cv_probs[edit_cv_ch][i1]) {
					monomeLedBuffer[48+i1] = 11;
					monomeLedBuffer[64+16*(3-(w.wp[pattern].cv_probs[edit_cv_ch][i1]>>6))+i1] = 11;
800038ee:	29 07       	sub	r7,-112
				}

			}
		}
		else if(edit_prob == 1) {
			for(i1=0;i1<SIZE;i1++) {
800038f0:	12 0e       	add	lr,r9
800038f2:	3f f6       	mov	r6,-1
800038f4:	30 09       	mov	r9,0
800038f6:	12 9a       	mov	r10,r9
800038f8:	c1 f8       	rjmp	80003936 <refresh_mono+0x4ba>
800038fa:	f1 6a 00 10 	st.b	r8[16],r10
800038fe:	f1 6a 00 20 	st.b	r8[32],r10
				monomeLedBuffer[64+i1] = 0;
80003902:	f1 6a 00 30 	st.b	r8[48],r10
80003906:	ae 8a       	st.b	r7[0x0],r10
				monomeLedBuffer[80+i1] = 0;
80003908:	1d 8b       	ld.ub	r11,lr[0x0]
8000390a:	ec 0b 18 00 	cp.b	r11,r6
				monomeLedBuffer[96+i1] = 0;
8000390e:	c0 31       	brne	80003914 <refresh_mono+0x498>
				monomeLedBuffer[112+i1] = 0;
80003910:	b0 8c       	st.b	r8[0x0],r12

				if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 255)
80003912:	c0 e8       	rjmp	8000392e <refresh_mono+0x4b2>
80003914:	58 0b       	cp.w	r11,0
80003916:	c0 41       	brne	8000391e <refresh_mono+0x4a2>
80003918:	b0 8b       	st.b	r8[0x0],r11
					monomeLedBuffer[48+i1] = 11;
8000391a:	ae 8c       	st.b	r7[0x0],r12
8000391c:	c0 98       	rjmp	8000392e <refresh_mono+0x4b2>
				else if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 0) {
8000391e:	b0 8c       	st.b	r8[0x0],r12
80003920:	a7 8b       	lsr	r11,0x6
					monomeLedBuffer[48+i1] = 0;
80003922:	f6 0b 11 07 	rsub	r11,r11,7
					monomeLedBuffer[112+i1] = 11;
80003926:	a5 6b       	lsl	r11,0x4
				}
				else if(w.wp[pattern].cv_probs[edit_cv_ch][i1]) {
					monomeLedBuffer[48+i1] = 11;
80003928:	12 0b       	add	r11,r9
					monomeLedBuffer[64+16*(3-(w.wp[pattern].cv_probs[edit_cv_ch][i1]>>6))+i1] = 11;
8000392a:	e8 0b 0b 0c 	st.b	r4[r11],r12
8000392e:	2f f9       	sub	r9,-1
80003930:	2f f8       	sub	r8,-1
80003932:	2f f7       	sub	r7,-1
80003934:	2f fe       	sub	lr,-1
80003936:	ea 09 18 00 	cp.b	r9,r5
8000393a:	ce 03       	brcs	800038fa <refresh_mono+0x47e>
8000393c:	c8 88       	rjmp	80003a4c <refresh_mono+0x5d0>
8000393e:	58 29       	cp.w	r9,2
				}

			}
		}
		else if(edit_prob == 1) {
			for(i1=0;i1<SIZE;i1++) {
80003940:	e0 81 00 86 	brne	80003a4c <refresh_mono+0x5d0>
80003944:	e0 6a 0b 08 	mov	r10,2824
		}

	}

	// series
	else if(edit_mode == mSeries) {
80003948:	e0 68 0a f0 	mov	r8,2800
8000394c:	f5 3b 0f 80 	ld.ub	r11,r10[3968]
		for(i1 = 0;i1<6;i1++) {
			for(i2=0;i2<SIZE;i2++) {
80003950:	e0 69 0b 03 	mov	r9,2819
				// start/end bars, clear
				if((scroll || key_alt) && (i1+scroll_pos == w.series_start || i1+scroll_pos == w.series_end)) monomeLedBuffer[32+i1*16+i2] = 11;
80003954:	13 89       	ld.ub	r9,r9[0x0]
80003956:	2e 09       	sub	r9,-32
80003958:	11 80       	ld.ub	r0,r8[0x0]
8000395a:	f2 07 00 07 	add	r7,r9,r7
8000395e:	e0 68 1a c3 	mov	r8,6851
80003962:	50 3b       	stdsp	sp[0xc],r11
80003964:	11 88       	ld.ub	r8,r8[0x0]
80003966:	30 09       	mov	r9,0
80003968:	f0 ce f8 80 	sub	lr,r8,-1920
8000396c:	32 0b       	mov	r11,32
8000396e:	f4 0e 00 1e 	add	lr,r10,lr<<0x1
80003972:	f5 3a 0f 81 	ld.ub	r10,r10[3969]
80003976:	50 2a       	stdsp	sp[0x8],r10
80003978:	c4 08       	rjmp	800039f8 <refresh_mono+0x57c>
8000397a:	58 05       	cp.w	r5,0
8000397c:	c0 31       	brne	80003982 <refresh_mono+0x506>
8000397e:	58 06       	cp.w	r6,0
80003980:	c0 a0       	breq	80003994 <refresh_mono+0x518>
80003982:	40 49       	lddsp	r9,sp[0x10]
80003984:	40 38       	lddsp	r8,sp[0xc]
80003986:	10 39       	cp.w	r9,r8
80003988:	c0 40       	breq	80003990 <refresh_mono+0x514>
8000398a:	40 28       	lddsp	r8,sp[0x8]
8000398c:	10 39       	cp.w	r9,r8
8000398e:	c0 31       	brne	80003994 <refresh_mono+0x518>
80003990:	a8 8c       	st.b	r4[0x0],r12
80003992:	c0 38       	rjmp	80003998 <refresh_mono+0x51c>
80003994:	30 09       	mov	r9,0
80003996:	a6 89       	st.b	r3[0x0],r9
80003998:	2f f2       	sub	r2,-1
8000399a:	2f f4       	sub	r4,-1
8000399c:	5c 52       	castu.b	r2
8000399e:	2f f3       	sub	r3,-1
800039a0:	e0 02 18 00 	cp.b	r2,r0
800039a4:	ce b3       	brcs	8000397a <refresh_mono+0x4fe>
800039a6:	40 09       	lddsp	r9,sp[0x0]
800039a8:	40 18       	lddsp	r8,sp[0x4]
800039aa:	58 05       	cp.w	r5,0
800039ac:	c0 31       	brne	800039b2 <refresh_mono+0x536>
800039ae:	58 06       	cp.w	r6,0
800039b0:	c0 f0       	breq	800039ce <refresh_mono+0x552>
800039b2:	f2 08 00 04 	add	r4,r9,r8
				else monomeLedBuffer[32+i1*16+i2] = 0;
800039b6:	40 33       	lddsp	r3,sp[0xc]
	}

	// series
	else if(edit_mode == mSeries) {
		for(i1 = 0;i1<6;i1++) {
			for(i2=0;i2<SIZE;i2++) {
800039b8:	06 34       	cp.w	r4,r3
800039ba:	e0 8a 00 0a 	brle	800039ce <refresh_mono+0x552>
800039be:	40 22       	lddsp	r2,sp[0x8]
800039c0:	04 34       	cp.w	r4,r2
800039c2:	c0 64       	brge	800039ce <refresh_mono+0x552>
800039c4:	e0 64 1b 1c 	mov	r4,6940
800039c8:	e8 0b 0b 0c 	st.b	r4[r11],r12

			// scroll position helper
			// monomeLedBuffer[32+i1*16+((scroll_pos+i1)/(64/SIZE))] = 4;
			
			// sidebar selection indicators
			if((scroll || key_alt) && i1+scroll_pos > w.series_start && i1+scroll_pos < w.series_end) {
800039cc:	ae 8c       	st.b	r7[0x0],r12
800039ce:	30 04       	mov	r4,0
800039d0:	c0 a8       	rjmp	800039e4 <refresh_mono+0x568>
800039d2:	9c 83       	ld.uh	r3,lr[0x0]
800039d4:	e6 04 08 43 	asr	r3,r3,r4
800039d8:	ed b3 00 00 	bld	r3,0x0
800039dc:	c0 21       	brne	800039e0 <refresh_mono+0x564>
800039de:	b4 8c       	st.b	r10[0x0],r12
800039e0:	2f f4       	sub	r4,-1
800039e2:	2f fa       	sub	r10,-1
				monomeLedBuffer[32+i1*16] = 11;
800039e4:	08 93       	mov	r3,r4
800039e6:	e0 04 18 00 	cp.b	r4,r0
				monomeLedBuffer[32+i1*16+LENGTH] = 11;
800039ea:	cf 43       	brcs	800039d2 <refresh_mono+0x556>
800039ec:	2f f9       	sub	r9,-1
800039ee:	2f 0b       	sub	r11,-16
			}

			for(i2=0;i2<SIZE;i2++) {
				// show possible states
				if((w.series_list[i1+scroll_pos] >> i2) & 1)
800039f0:	2f ee       	sub	lr,-2
800039f2:	2f 07       	sub	r7,-16
800039f4:	58 69       	cp.w	r9,6
800039f6:	c1 00       	breq	80003a16 <refresh_mono+0x59a>
800039f8:	e0 62 1b 1c 	mov	r2,6940
					monomeLedBuffer[32+(i1*16)+i2] = 11;
800039fc:	30 04       	mov	r4,0
800039fe:	f6 02 00 0a 	add	r10,r11,r2
			if((scroll || key_alt) && i1+scroll_pos > w.series_start && i1+scroll_pos < w.series_end) {
				monomeLedBuffer[32+i1*16] = 11;
				monomeLedBuffer[32+i1*16+LENGTH] = 11;
			}

			for(i2=0;i2<SIZE;i2++) {
80003a02:	50 14       	stdsp	sp[0x4],r4
80003a04:	f2 08 00 02 	add	r2,r9,r8
80003a08:	14 93       	mov	r3,r10
80003a0a:	50 42       	stdsp	sp[0x10],r2
80003a0c:	14 94       	mov	r4,r10
80003a0e:	40 12       	lddsp	r2,sp[0x4]
80003a10:	50 09       	stdsp	sp[0x0],r9

	}

	// series
	else if(edit_mode == mSeries) {
		for(i1 = 0;i1<6;i1++) {
80003a12:	50 18       	stdsp	sp[0x4],r8
80003a14:	cc 6b       	rjmp	800039a0 <refresh_mono+0x524>
80003a16:	e0 69 0b 01 	mov	r9,2817
80003a1a:	13 89       	ld.ub	r9,r9[0x0]
80003a1c:	f0 09 18 00 	cp.b	r9,r8
			for(i2=0;i2<SIZE;i2++) {
				// start/end bars, clear
				if((scroll || key_alt) && (i1+scroll_pos == w.series_start || i1+scroll_pos == w.series_end)) monomeLedBuffer[32+i1*16+i2] = 11;
80003a20:	c1 63       	brcs	80003a4c <refresh_mono+0x5d0>
80003a22:	f0 ca ff fb 	sub	r10,r8,-5
80003a26:	12 3a       	cp.w	r10,r9

	}

	// series
	else if(edit_mode == mSeries) {
		for(i1 = 0;i1<6;i1++) {
80003a28:	c1 25       	brlt	80003a4c <refresh_mono+0x5d0>
80003a2a:	e3 d1 c0 01 	bfextu	r1,r1,0x0,0x1
80003a2e:	c0 f0       	breq	80003a4c <refresh_mono+0x5d0>
80003a30:	2f e9       	sub	r9,-2
			}

		}

		// highlight playhead
		if(series_pos >= scroll_pos && series_pos < scroll_pos+6 && (pos & 1)) {
80003a32:	f2 08 01 08 	sub	r8,r9,r8
80003a36:	e0 69 1a d0 	mov	r9,6864
80003a3a:	13 8a       	ld.ub	r10,r9[0x0]
80003a3c:	e0 69 1b 1c 	mov	r9,6940
80003a40:	a5 68       	lsl	r8,0x4
80003a42:	14 08       	add	r8,r10
80003a44:	f2 08 00 08 	add	r8,r9,r8
80003a48:	30 09       	mov	r9,0
			monomeLedBuffer[32+(series_pos-scroll_pos)*16+series_playing] = 0;
80003a4a:	b0 89       	st.b	r8[0x0],r9
80003a4c:	30 0c       	mov	r12,0
80003a4e:	e0 a0 0e 7d 	rcall	80005748 <monome_set_quadrant_flag>
80003a52:	30 1c       	mov	r12,1
80003a54:	e0 a0 0e 7a 	rcall	80005748 <monome_set_quadrant_flag>
80003a58:	2f bd       	sub	sp,-20
80003a5a:	d8 32       	popm	r0-r7,pc

80003a5c <refresh>:
80003a5c:	d4 31       	pushm	r0-r7,lr
80003a5e:	20 7d       	sub	sp,28
80003a60:	e0 69 1b 1c 	mov	r9,6940
		}
	}

	monome_set_quadrant_flag(0);
80003a64:	30 0a       	mov	r10,0
80003a66:	f2 cb ff f0 	sub	r11,r9,-16
	monome_set_quadrant_flag(1);
80003a6a:	30 48       	mov	r8,4
80003a6c:	b2 8a       	st.b	r9[0x0],r10
}
80003a6e:	f3 6a 00 10 	st.b	r9[16],r10
80003a72:	f3 68 00 20 	st.b	r9[32],r8
80003a76:	f3 6a 00 30 	st.b	r9[48],r10
80003a7a:	2f f9       	sub	r9,-1
80003a7c:	16 39       	cp.w	r9,r11
80003a7e:	cf 71       	brne	80003a6c <refresh+0x10>
80003a80:	e0 69 1a c8 	mov	r9,6856
		monomeLedBuffer[32+i1] = 4;
		monomeLedBuffer[48+i1] = 0;
	}

	// dim mode
	if(edit_mode == mTrig) {
80003a84:	72 09       	ld.w	r9,r9[0x0]
		monomeLedBuffer[0] = 4;
80003a86:	58 09       	cp.w	r9,0
		monomeLedBuffer[1] = 4;
		monomeLedBuffer[2] = 4;
		monomeLedBuffer[3] = 4;
80003a88:	c0 81       	brne	80003a98 <refresh+0x3c>
		monomeLedBuffer[48+i1] = 0;
	}

	// dim mode
	if(edit_mode == mTrig) {
		monomeLedBuffer[0] = 4;
80003a8a:	e0 6a 1b 1c 	mov	r10,6940
		monomeLedBuffer[1] = 4;
		monomeLedBuffer[2] = 4;
80003a8e:	b4 b8       	st.b	r10[0x3],r8
80003a90:	b4 88       	st.b	r10[0x0],r8
		monomeLedBuffer[3] = 4;
	}
	else if(edit_mode == mMap) {
80003a92:	b4 98       	st.b	r10[0x1],r8
80003a94:	b4 a8       	st.b	r10[0x2],r8
		if(SIZE==16) {
80003a96:	c2 98       	rjmp	80003ae8 <refresh+0x8c>
80003a98:	58 19       	cp.w	r9,1
80003a9a:	c1 b1       	brne	80003ad0 <refresh+0x74>
80003a9c:	e0 6a 0a f0 	mov	r10,2800
80003aa0:	e0 6b 1b 1c 	mov	r11,6940
80003aa4:	15 8e       	ld.ub	lr,r10[0x0]
			monomeLedBuffer[4+(edit_cv_ch*4)] = 4;
80003aa6:	31 0c       	mov	r12,16
80003aa8:	e0 6a 1a b7 	mov	r10,6839
80003aac:	f8 0e 18 00 	cp.b	lr,r12
			monomeLedBuffer[5+(edit_cv_ch*4)] = 4;
80003ab0:	c0 c1       	brne	80003ac8 <refresh+0x6c>
80003ab2:	15 8a       	ld.ub	r10,r10[0x0]
			monomeLedBuffer[6+(edit_cv_ch*4)] = 4;
			monomeLedBuffer[7+(edit_cv_ch*4)] = 4;
80003ab4:	f4 cc ff ff 	sub	r12,r10,-1
	}
	else if(edit_mode == mMap) {
		if(SIZE==16) {
			monomeLedBuffer[4+(edit_cv_ch*4)] = 4;
			monomeLedBuffer[5+(edit_cv_ch*4)] = 4;
			monomeLedBuffer[6+(edit_cv_ch*4)] = 4;
80003ab8:	f6 0c 0b 28 	st.b	r11[r12<<0x2],r8
			monomeLedBuffer[7+(edit_cv_ch*4)] = 4;
		}
		else
			monomeLedBuffer[4+edit_cv_ch] = 4;
80003abc:	f6 0a 00 2b 	add	r11,r11,r10<<0x2
80003ac0:	b6 f8       	st.b	r11[0x7],r8
80003ac2:	b6 d8       	st.b	r11[0x5],r8
	}
	else if(edit_mode == mSeries) {
80003ac4:	b6 e8       	st.b	r11[0x6],r8
80003ac6:	c1 18       	rjmp	80003ae8 <refresh+0x8c>
		monomeLedBuffer[LENGTH-1] = 7;
80003ac8:	15 8a       	ld.ub	r10,r10[0x0]
80003aca:	14 0b       	add	r11,r10
80003acc:	b6 c8       	st.b	r11[0x4],r8
80003ace:	c0 d8       	rjmp	80003ae8 <refresh+0x8c>
80003ad0:	58 29       	cp.w	r9,2
80003ad2:	c0 b1       	brne	80003ae8 <refresh+0x8c>
80003ad4:	e0 6a 1b 1c 	mov	r10,6940
	}

	// alt
	monomeLedBuffer[LENGTH] = 4;
80003ad8:	e0 68 0b 03 	mov	r8,2819
80003adc:	11 88       	ld.ub	r8,r8[0x0]
80003ade:	f4 08 00 08 	add	r8,r10,r8
80003ae2:	30 7a       	mov	r10,7
	if(key_alt) monomeLedBuffer[LENGTH] = 11;
80003ae4:	f1 6a ff ff 	st.b	r8[-1],r10
80003ae8:	e0 68 0b 03 	mov	r8,2819
80003aec:	30 4a       	mov	r10,4
80003aee:	11 84       	ld.ub	r4,r8[0x0]
80003af0:	e0 68 1b 1c 	mov	r8,6940
80003af4:	f0 04 0b 0a 	st.b	r8[r4],r10

	// show mutes or on steps
	if(scroll) {
80003af8:	e0 6a 1a 9d 	mov	r10,6813
80003afc:	15 8b       	ld.ub	r11,r10[0x0]
80003afe:	30 0a       	mov	r10,0
80003b00:	f4 0b 18 00 	cp.b	r11,r10
		if(w.tr_mute[0]) monomeLedBuffer[0] = 11;
80003b04:	c0 40       	breq	80003b0c <refresh+0xb0>
80003b06:	30 ba       	mov	r10,11
80003b08:	f0 04 0b 0a 	st.b	r8[r4],r10
80003b0c:	e0 68 1a b5 	mov	r8,6837
80003b10:	11 8b       	ld.ub	r11,r8[0x0]
80003b12:	30 08       	mov	r8,0
		if(w.tr_mute[1]) monomeLedBuffer[1] = 11;
80003b14:	f0 0b 18 00 	cp.b	r11,r8
80003b18:	c3 20       	breq	80003b7c <refresh+0x120>
80003b1a:	e0 6a 0b 08 	mov	r10,2824
80003b1e:	f5 3a 0f 82 	ld.ub	r10,r10[3970]
80003b22:	f0 0a 18 00 	cp.b	r10,r8
80003b26:	c0 50       	breq	80003b30 <refresh+0xd4>
		if(w.tr_mute[2]) monomeLedBuffer[2] = 11;
80003b28:	30 ba       	mov	r10,11
80003b2a:	e0 68 1b 1c 	mov	r8,6940
80003b2e:	b0 8a       	st.b	r8[0x0],r10
80003b30:	e0 68 0b 08 	mov	r8,2824
80003b34:	f1 3a 0f 83 	ld.ub	r10,r8[3971]
80003b38:	30 08       	mov	r8,0
80003b3a:	f0 0a 18 00 	cp.b	r10,r8
		if(w.tr_mute[3]) monomeLedBuffer[3] = 11;
80003b3e:	c0 50       	breq	80003b48 <refresh+0xec>
80003b40:	30 ba       	mov	r10,11
80003b42:	e0 68 1b 1c 	mov	r8,6940
80003b46:	b0 9a       	st.b	r8[0x1],r10
80003b48:	e0 68 0b 08 	mov	r8,2824
80003b4c:	f1 3a 0f 84 	ld.ub	r10,r8[3972]
80003b50:	30 08       	mov	r8,0
80003b52:	f0 0a 18 00 	cp.b	r10,r8
80003b56:	c0 50       	breq	80003b60 <refresh+0x104>
80003b58:	30 ba       	mov	r10,11
80003b5a:	e0 68 1b 1c 	mov	r8,6940
80003b5e:	b0 aa       	st.b	r8[0x2],r10
80003b60:	e0 68 0b 08 	mov	r8,2824
80003b64:	f1 3a 0f 85 	ld.ub	r10,r8[3973]
80003b68:	30 08       	mov	r8,0
80003b6a:	f0 0a 18 00 	cp.b	r10,r8
80003b6e:	e0 80 00 8d 	breq	80003c88 <refresh+0x22c>
80003b72:	30 ba       	mov	r10,11
	}
	else if(triggered) {
80003b74:	e0 68 1b 1c 	mov	r8,6940
80003b78:	b0 ba       	st.b	r8[0x3],r10
80003b7a:	c8 78       	rjmp	80003c88 <refresh+0x22c>
80003b7c:	e0 68 1a b9 	mov	r8,6841
		if(triggered & 0x1 && w.tr_mute[0]) monomeLedBuffer[0] = 11 - 4 * w.wp[pattern].tr_mode;
80003b80:	11 88       	ld.ub	r8,r8[0x0]
80003b82:	58 08       	cp.w	r8,0
80003b84:	e0 80 03 f2 	breq	80004368 <refresh+0x90c>
80003b88:	5c 58       	castu.b	r8
80003b8a:	ed b8 00 00 	bld	r8,0x0
80003b8e:	c1 c1       	brne	80003bc6 <refresh+0x16a>
80003b90:	e0 6a 0b 08 	mov	r10,2824
80003b94:	f5 3c 0f 82 	ld.ub	r12,r10[3970]
80003b98:	f6 0c 18 00 	cp.b	r12,r11
80003b9c:	c1 50       	breq	80003bc6 <refresh+0x16a>
80003b9e:	e0 6b 1a 9b 	mov	r11,6811
80003ba2:	17 8b       	ld.ub	r11,r11[0x0]
80003ba4:	f6 0c 15 04 	lsl	r12,r11,0x4
80003ba8:	f8 0b 01 0b 	sub	r11,r12,r11
80003bac:	a1 7b       	lsl	r11,0x1
80003bae:	2f fb       	sub	r11,-1
80003bb0:	f4 0b 07 3a 	ld.ub	r10,r10[r11<<0x3]
80003bb4:	f4 0b 15 06 	lsl	r11,r10,0x6
		if(triggered & 0x2 && w.tr_mute[1]) monomeLedBuffer[1] = 11 - 4 * w.wp[pattern].tr_mode;
80003bb8:	f6 0a 01 0a 	sub	r10,r11,r10
80003bbc:	e0 6b 1b 1c 	mov	r11,6940
80003bc0:	a3 6a       	lsl	r10,0x2
80003bc2:	2f 5a       	sub	r10,-11
80003bc4:	b6 8a       	st.b	r11[0x0],r10
80003bc6:	ed b8 00 01 	bld	r8,0x1
80003bca:	c1 d1       	brne	80003c04 <refresh+0x1a8>
80003bcc:	e0 6a 0b 08 	mov	r10,2824
80003bd0:	30 0b       	mov	r11,0
80003bd2:	f5 3c 0f 83 	ld.ub	r12,r10[3971]
80003bd6:	f6 0c 18 00 	cp.b	r12,r11
80003bda:	c1 50       	breq	80003c04 <refresh+0x1a8>
80003bdc:	e0 6b 1a 9b 	mov	r11,6811
80003be0:	17 8b       	ld.ub	r11,r11[0x0]
80003be2:	f6 0c 15 04 	lsl	r12,r11,0x4
80003be6:	f8 0b 01 0b 	sub	r11,r12,r11
80003bea:	a1 7b       	lsl	r11,0x1
80003bec:	2f fb       	sub	r11,-1
		if(triggered & 0x4 && w.tr_mute[2]) monomeLedBuffer[2] = 11 - 4 * w.wp[pattern].tr_mode;
80003bee:	f4 0b 07 3a 	ld.ub	r10,r10[r11<<0x3]
80003bf2:	f4 0b 15 06 	lsl	r11,r10,0x6
80003bf6:	f6 0a 01 0a 	sub	r10,r11,r10
80003bfa:	e0 6b 1b 1c 	mov	r11,6940
80003bfe:	a3 6a       	lsl	r10,0x2
80003c00:	2f 5a       	sub	r10,-11
80003c02:	b6 9a       	st.b	r11[0x1],r10
80003c04:	ed b8 00 02 	bld	r8,0x2
80003c08:	c1 d1       	brne	80003c42 <refresh+0x1e6>
80003c0a:	e0 6a 0b 08 	mov	r10,2824
80003c0e:	30 0b       	mov	r11,0
80003c10:	f5 3c 0f 84 	ld.ub	r12,r10[3972]
80003c14:	f6 0c 18 00 	cp.b	r12,r11
80003c18:	c1 50       	breq	80003c42 <refresh+0x1e6>
80003c1a:	e0 6b 1a 9b 	mov	r11,6811
80003c1e:	17 8b       	ld.ub	r11,r11[0x0]
80003c20:	f6 0c 15 04 	lsl	r12,r11,0x4
80003c24:	f8 0b 01 0b 	sub	r11,r12,r11
		if(triggered & 0x8 && w.tr_mute[3]) monomeLedBuffer[3] = 11 - 4 * w.wp[pattern].tr_mode;
80003c28:	a1 7b       	lsl	r11,0x1
80003c2a:	2f fb       	sub	r11,-1
80003c2c:	f4 0b 07 3a 	ld.ub	r10,r10[r11<<0x3]
80003c30:	f4 0b 15 06 	lsl	r11,r10,0x6
80003c34:	f6 0a 01 0a 	sub	r10,r11,r10
80003c38:	e0 6b 1b 1c 	mov	r11,6940
80003c3c:	a3 6a       	lsl	r10,0x2
80003c3e:	2f 5a       	sub	r10,-11
80003c40:	b6 aa       	st.b	r11[0x2],r10
80003c42:	ed b8 00 03 	bld	r8,0x3
80003c46:	e0 81 03 91 	brne	80004368 <refresh+0x90c>
80003c4a:	e0 68 0b 08 	mov	r8,2824
80003c4e:	30 0a       	mov	r10,0
80003c50:	f1 3b 0f 85 	ld.ub	r11,r8[3973]
80003c54:	f4 0b 18 00 	cp.b	r11,r10
80003c58:	e0 80 03 88 	breq	80004368 <refresh+0x90c>
80003c5c:	e0 6a 1a 9b 	mov	r10,6811
80003c60:	15 8a       	ld.ub	r10,r10[0x0]
80003c62:	f4 0b 15 04 	lsl	r11,r10,0x4
	}

	// cv indication
	if(scroll) {
		if(SIZE==16) {
80003c66:	f6 0a 01 0a 	sub	r10,r11,r10
80003c6a:	a1 7a       	lsl	r10,0x1
80003c6c:	2f fa       	sub	r10,-1
80003c6e:	f0 0a 07 38 	ld.ub	r8,r8[r10<<0x3]
80003c72:	f0 0a 15 06 	lsl	r10,r8,0x6
			if(w.cv_mute[0]) {
80003c76:	f4 08 01 08 	sub	r8,r10,r8
80003c7a:	e0 6a 1b 1c 	mov	r10,6940
80003c7e:	a3 68       	lsl	r8,0x2
				monomeLedBuffer[4] = 11;
80003c80:	2f 58       	sub	r8,-11
80003c82:	b4 b8       	st.b	r10[0x3],r8
				monomeLedBuffer[5] = 11;
				monomeLedBuffer[6] = 11;
				monomeLedBuffer[7] = 11;
80003c84:	e0 8f 03 72 	bral	80004368 <refresh+0x90c>
	// cv indication
	if(scroll) {
		if(SIZE==16) {
			if(w.cv_mute[0]) {
				monomeLedBuffer[4] = 11;
				monomeLedBuffer[5] = 11;
80003c88:	e0 68 0a f0 	mov	r8,2800
				monomeLedBuffer[6] = 11;
				monomeLedBuffer[7] = 11;
			}
			if(w.cv_mute[1]) {
80003c8c:	31 0a       	mov	r10,16
80003c8e:	11 8b       	ld.ub	r11,r8[0x0]
80003c90:	e0 68 0b 08 	mov	r8,2824
80003c94:	f4 0b 18 00 	cp.b	r11,r10
80003c98:	c2 21       	brne	80003cdc <refresh+0x280>
				monomeLedBuffer[8] = 11;
80003c9a:	f1 3a 0f 86 	ld.ub	r10,r8[3974]
				monomeLedBuffer[9] = 11;
				monomeLedBuffer[10] = 11;
				monomeLedBuffer[11] = 11;
80003c9e:	30 08       	mov	r8,0
80003ca0:	f0 0a 18 00 	cp.b	r10,r8
				monomeLedBuffer[5] = 11;
				monomeLedBuffer[6] = 11;
				monomeLedBuffer[7] = 11;
			}
			if(w.cv_mute[1]) {
				monomeLedBuffer[8] = 11;
80003ca4:	c0 80       	breq	80003cb4 <refresh+0x258>
				monomeLedBuffer[9] = 11;
80003ca6:	e0 68 1b 1c 	mov	r8,6940
				monomeLedBuffer[10] = 11;
80003caa:	30 ba       	mov	r10,11
80003cac:	b0 fa       	st.b	r8[0x7],r10
80003cae:	b0 ca       	st.b	r8[0x4],r10
80003cb0:	b0 da       	st.b	r8[0x5],r10
80003cb2:	b0 ea       	st.b	r8[0x6],r10
80003cb4:	e0 68 0b 08 	mov	r8,2824
80003cb8:	f1 3a 0f 87 	ld.ub	r10,r8[3975]
80003cbc:	30 08       	mov	r8,0
80003cbe:	f0 0a 18 00 	cp.b	r10,r8
80003cc2:	c3 50       	breq	80003d2c <refresh+0x2d0>
				monomeLedBuffer[11] = 11;
			}
		}
		else {
			if(w.cv_mute[0])
80003cc4:	e0 68 1b 1c 	mov	r8,6940
80003cc8:	30 ba       	mov	r10,11
80003cca:	f1 6a 00 0b 	st.b	r8[11],r10
80003cce:	f1 6a 00 08 	st.b	r8[8],r10
				monomeLedBuffer[4] = 11;
80003cd2:	f1 6a 00 09 	st.b	r8[9],r10
			if(w.cv_mute[1])
80003cd6:	f1 6a 00 0a 	st.b	r8[10],r10
80003cda:	c2 98       	rjmp	80003d2c <refresh+0x2d0>
80003cdc:	f1 3a 0f 86 	ld.ub	r10,r8[3974]
80003ce0:	30 08       	mov	r8,0
80003ce2:	f0 0a 18 00 	cp.b	r10,r8
				monomeLedBuffer[5] = 11;
80003ce6:	c0 50       	breq	80003cf0 <refresh+0x294>
80003ce8:	30 ba       	mov	r10,11
80003cea:	e0 68 1b 1c 	mov	r8,6940
		}

	}
	else if(SIZE==16) {
		monomeLedBuffer[cv0 / 1024 + 4] = 11;
80003cee:	b0 ca       	st.b	r8[0x4],r10
80003cf0:	e0 68 0b 08 	mov	r8,2824
80003cf4:	f1 3a 0f 87 	ld.ub	r10,r8[3975]
80003cf8:	30 08       	mov	r8,0
80003cfa:	f0 0a 18 00 	cp.b	r10,r8
		monomeLedBuffer[cv1 / 1024 + 8] = 11;
80003cfe:	c1 70       	breq	80003d2c <refresh+0x2d0>
80003d00:	30 ba       	mov	r10,11
80003d02:	e0 68 1b 1c 	mov	r8,6940
80003d06:	b0 da       	st.b	r8[0x5],r10
	}

	// show pos loop dim
	if(w.wp[pattern].loop_dir) {	
80003d08:	c1 28       	rjmp	80003d2c <refresh+0x2d0>
80003d0a:	e0 6a 1b 1c 	mov	r10,6940
80003d0e:	30 b8       	mov	r8,11
80003d10:	e0 6b 1a 96 	mov	r11,6806
80003d14:	96 8b       	ld.uh	r11,r11[0x0]
80003d16:	ab 8b       	lsr	r11,0xa
80003d18:	f4 0b 00 0b 	add	r11,r10,r11
80003d1c:	b6 c8       	st.b	r11[0x4],r8
80003d1e:	e0 6b 1a aa 	mov	r11,6826
		for(i1=0;i1<SIZE;i1++) {
80003d22:	96 8b       	ld.uh	r11,r11[0x0]
80003d24:	ab 8b       	lsr	r11,0xa
80003d26:	16 0a       	add	r10,r11
80003d28:	f5 68 00 08 	st.b	r10[8],r8
			if(w.wp[pattern].loop_dir == 1 && i1 >= w.wp[pattern].loop_start && i1 <= w.wp[pattern].loop_end)
				monomeLedBuffer[16+i1] = 4;
			else if(w.wp[pattern].loop_dir == 2 && (i1 <= w.wp[pattern].loop_end || i1 >= w.wp[pattern].loop_start)) 
80003d2c:	e0 68 1a 9b 	mov	r8,6811
				monomeLedBuffer[16+i1] = 4;
80003d30:	11 8c       	ld.ub	r12,r8[0x0]
	}

	// show pos loop dim
	if(w.wp[pattern].loop_dir) {	
		for(i1=0;i1<SIZE;i1++) {
			if(w.wp[pattern].loop_dir == 1 && i1 >= w.wp[pattern].loop_start && i1 <= w.wp[pattern].loop_end)
80003d32:	e0 68 0b 08 	mov	r8,2824
80003d36:	f8 0b 15 04 	lsl	r11,r12,0x4
80003d3a:	18 1b       	sub	r11,r12
80003d3c:	a5 6b       	lsl	r11,0x4
80003d3e:	f0 0b 00 0b 	add	r11,r8,r11
80003d42:	17 be       	ld.ub	lr,r11[0x3]
80003d44:	58 0e       	cp.w	lr,0
80003d46:	c2 c0       	breq	80003d9e <refresh+0x342>
80003d48:	e0 68 0a f0 	mov	r8,2800
				monomeLedBuffer[16+i1] = 4;
			else if(w.wp[pattern].loop_dir == 2 && (i1 <= w.wp[pattern].loop_end || i1 >= w.wp[pattern].loop_start)) 
80003d4c:	e0 6a 1b 1c 	mov	r10,6940
80003d50:	11 83       	ld.ub	r3,r8[0x0]
80003d52:	2f 0a       	sub	r10,-16
80003d54:	30 08       	mov	r8,0
80003d56:	30 15       	mov	r5,1
80003d58:	30 26       	mov	r6,2
80003d5a:	30 47       	mov	r7,4
80003d5c:	c1 e8       	rjmp	80003d98 <refresh+0x33c>
80003d5e:	ea 0e 18 00 	cp.b	lr,r5
80003d62:	c0 b1       	brne	80003d78 <refresh+0x31c>
				monomeLedBuffer[16+i1] = 4;
80003d64:	17 82       	ld.ub	r2,r11[0x0]
		monomeLedBuffer[cv1 / 1024 + 8] = 11;
	}

	// show pos loop dim
	if(w.wp[pattern].loop_dir) {	
		for(i1=0;i1<SIZE;i1++) {
80003d66:	f0 02 18 00 	cp.b	r2,r8
80003d6a:	e0 8b 00 14 	brhi	80003d92 <refresh+0x336>
80003d6e:	17 92       	ld.ub	r2,r11[0x1]
80003d70:	f0 02 18 00 	cp.b	r2,r8
				monomeLedBuffer[16+i1] = 4;
		}
	}

	// show position and next cut
	if(cut_pos) monomeLedBuffer[16+next_pos] = 7;
80003d74:	c0 f3       	brcs	80003d92 <refresh+0x336>
80003d76:	c0 d8       	rjmp	80003d90 <refresh+0x334>
80003d78:	ec 0e 18 00 	cp.b	lr,r6
80003d7c:	c0 b1       	brne	80003d92 <refresh+0x336>
80003d7e:	17 92       	ld.ub	r2,r11[0x1]
80003d80:	f0 02 18 00 	cp.b	r2,r8
80003d84:	c0 62       	brcc	80003d90 <refresh+0x334>
80003d86:	17 82       	ld.ub	r2,r11[0x0]
80003d88:	f0 02 18 00 	cp.b	r2,r8
80003d8c:	e0 8b 00 03 	brhi	80003d92 <refresh+0x336>
	monomeLedBuffer[16+pos] = 15;
80003d90:	b4 87       	st.b	r10[0x0],r7
80003d92:	2f f8       	sub	r8,-1
80003d94:	2f fa       	sub	r10,-1
80003d96:	5c 58       	castu.b	r8
80003d98:	e6 08 18 00 	cp.b	r8,r3
80003d9c:	ce 13       	brcs	80003d5e <refresh+0x302>
80003d9e:	e0 68 1a c2 	mov	r8,6850

	// show pattern
	monomeLedBuffer[32+pattern] = 11;
80003da2:	11 8a       	ld.ub	r10,r8[0x0]
80003da4:	30 08       	mov	r8,0
80003da6:	f0 0a 18 00 	cp.b	r10,r8
80003daa:	c0 c0       	breq	80003dc2 <refresh+0x366>
	if(pattern != next_pattern) monomeLedBuffer[32+next_pattern] = 7;
80003dac:	e0 6a 1b 1c 	mov	r10,6940
80003db0:	e0 68 1a 93 	mov	r8,6803
80003db4:	f1 28 00 00 	ld.sb	r8,r8[0]
80003db8:	f4 08 00 08 	add	r8,r10,r8
80003dbc:	30 7a       	mov	r10,7

	// show step data
	if(edit_mode == mTrig) {
80003dbe:	f1 6a 00 10 	st.b	r8[16],r10
80003dc2:	e0 6a 1b 1c 	mov	r10,6940
		if(edit_prob == 0) {
80003dc6:	30 fe       	mov	lr,15
80003dc8:	e0 68 0b 02 	mov	r8,2818
80003dcc:	f1 28 00 00 	ld.sb	r8,r8[0]
			for(i1=0;i1<SIZE;i1++) {
80003dd0:	f4 08 00 0b 	add	r11,r10,r8
	 			for(i2=0;i2<4;i2++) {
					if((w.wp[pattern].steps[i1] & (1<<i2)) && i1 == pos && (triggered & 1<<i2) && w.tr_mute[i2]) monomeLedBuffer[(i2+4)*16+i1] = 11;
80003dd4:	f7 6e 00 10 	st.b	r11[16],lr
80003dd8:	f4 0c 00 0b 	add	r11,r10,r12
80003ddc:	30 be       	mov	lr,11
80003dde:	f7 6e 00 20 	st.b	r11[32],lr
80003de2:	e0 6b 1a c5 	mov	r11,6853
					else if(w.wp[pattern].steps[i1] & (1<<i2) && (w.wp[pattern].step_choice & 1<<i1)) monomeLedBuffer[(i2+4)*16+i1] = 4;
80003de6:	17 8b       	ld.ub	r11,r11[0x0]
80003de8:	f6 0c 18 00 	cp.b	r12,r11
	// show step data
	if(edit_mode == mTrig) {
		if(edit_prob == 0) {
			for(i1=0;i1<SIZE;i1++) {
	 			for(i2=0;i2<4;i2++) {
					if((w.wp[pattern].steps[i1] & (1<<i2)) && i1 == pos && (triggered & 1<<i2) && w.tr_mute[i2]) monomeLedBuffer[(i2+4)*16+i1] = 11;
80003dec:	c0 50       	breq	80003df6 <refresh+0x39a>
80003dee:	16 0a       	add	r10,r11
80003df0:	30 7b       	mov	r11,7
80003df2:	f5 6b 00 20 	st.b	r10[32],r11
80003df6:	58 09       	cp.w	r9,0
80003df8:	e0 81 00 be 	brne	80003f74 <refresh+0x518>
80003dfc:	e0 6a 1a c1 	mov	r10,6849
80003e00:	15 8a       	ld.ub	r10,r10[0x0]
80003e02:	58 0a       	cp.w	r10,0
80003e04:	c7 81       	brne	80003ef4 <refresh+0x498>
80003e06:	e0 6a 0a f0 	mov	r10,2800
80003e0a:	15 8a       	ld.ub	r10,r10[0x0]
80003e0c:	50 2a       	stdsp	sp[0x8],r10
80003e0e:	e0 6a 1a b9 	mov	r10,6841
80003e12:	f5 2a 00 00 	ld.sb	r10,r10[0]
80003e16:	50 3a       	stdsp	sp[0xc],r10
80003e18:	f8 0a 15 04 	lsl	r10,r12,0x4
80003e1c:	f4 0c 01 0c 	sub	r12,r10,r12
80003e20:	f8 0a 15 02 	lsl	r10,r12,0x2
80003e24:	2f fa       	sub	r10,-1
80003e26:	50 6a       	stdsp	sp[0x18],r10
80003e28:	e0 6a 0b 08 	mov	r10,2824
80003e2c:	e0 6b 1b 1c 	mov	r11,6940
80003e30:	a5 6c       	lsl	r12,0x4
80003e32:	16 95       	mov	r5,r11
80003e34:	2e 0c       	sub	r12,-32
80003e36:	14 0c       	add	r12,r10
80003e38:	f0 ca ff c0 	sub	r10,r8,-64
80003e3c:	f6 0a 00 0a 	add	r10,r11,r10
80003e40:	2d 0b       	sub	r11,-48
80003e42:	50 5a       	stdsp	sp[0x14],r10
80003e44:	c3 e8       	rjmp	80003ec0 <refresh+0x464>
80003e46:	d7 03       	nop
80003e48:	40 4b       	lddsp	r11,sp[0x10]
80003e4a:	f6 0a 08 43 	asr	r3,r11,r10
80003e4e:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
80003e52:	c1 e0       	breq	80003e8e <refresh+0x432>
80003e54:	10 39       	cp.w	r9,r8
80003e56:	c0 e1       	brne	80003e72 <refresh+0x416>
80003e58:	40 30       	lddsp	r0,sp[0xc]
80003e5a:	e0 0a 08 43 	asr	r3,r0,r10
80003e5e:	ed b3 00 00 	bld	r3,0x0
					else if(w.wp[pattern].steps[i1] & (1<<i2) && (w.wp[pattern].step_choice & 1<<i1)) monomeLedBuffer[(i2+4)*16+i1] = 4;
80003e62:	c0 81       	brne	80003e72 <refresh+0x416>
80003e64:	0d 83       	ld.ub	r3,r6[0x0]
80003e66:	e4 03 18 00 	cp.b	r3,r2
80003e6a:	c0 40       	breq	80003e72 <refresh+0x416>
80003e6c:	30 bb       	mov	r11,11
80003e6e:	bc 8b       	st.b	lr[0x0],r11
80003e70:	c1 48       	rjmp	80003e98 <refresh+0x43c>
80003e72:	40 60       	lddsp	r0,sp[0x18]
80003e74:	e0 6b 0b 08 	mov	r11,2824
80003e78:	f6 00 05 23 	ld.uh	r3,r11[r0<<0x2]
					else if(w.wp[pattern].steps[i1] & (1<<i2)) monomeLedBuffer[(i2+4)*16+i1] = 7;
					else if(i1 == pos) monomeLedBuffer[(i2+4)*16+i1] = 4;
80003e7c:	40 10       	lddsp	r0,sp[0x4]
80003e7e:	e1 e3 00 03 	and	r3,r0,r3
80003e82:	e2 00 17 00 	moveq	r0,r1
					else monomeLedBuffer[(i2+4)*16+i1] = 0;
80003e86:	e8 00 17 10 	movne	r0,r4
80003e8a:	ae 80       	st.b	r7[0x0],r0
80003e8c:	c0 68       	rjmp	80003e98 <refresh+0x43c>

	// show step data
	if(edit_mode == mTrig) {
		if(edit_prob == 0) {
			for(i1=0;i1<SIZE;i1++) {
	 			for(i2=0;i2<4;i2++) {
80003e8e:	10 39       	cp.w	r9,r8
80003e90:	c0 31       	brne	80003e96 <refresh+0x43a>
80003e92:	bc 84       	st.b	lr[0x0],r4
					else if(i1 == pos) monomeLedBuffer[(i2+4)*16+i1] = 4;
					else monomeLedBuffer[(i2+4)*16+i1] = 0;
				}

				// probs
				if(w.wp[pattern].step_probs[i1] == 255) monomeLedBuffer[48+i1] = 11;
80003e94:	c0 28       	rjmp	80003e98 <refresh+0x43c>
80003e96:	ae 83       	st.b	r7[0x0],r3
80003e98:	2f fa       	sub	r10,-1
80003e9a:	2f 0e       	sub	lr,-16
80003e9c:	2f 07       	sub	r7,-16
80003e9e:	2f f6       	sub	r6,-1
80003ea0:	58 4a       	cp.w	r10,4
				else if(w.wp[pattern].step_probs[i1] > 0) monomeLedBuffer[48+i1] = 4;
80003ea2:	cd 31       	brne	80003e48 <refresh+0x3ec>
80003ea4:	40 0b       	lddsp	r11,sp[0x0]
80003ea6:	19 8e       	ld.ub	lr,r12[0x0]
80003ea8:	3f f7       	mov	r7,-1
80003eaa:	ee 0e 18 00 	cp.b	lr,r7
	if(pattern != next_pattern) monomeLedBuffer[32+next_pattern] = 7;

	// show step data
	if(edit_mode == mTrig) {
		if(edit_prob == 0) {
			for(i1=0;i1<SIZE;i1++) {
80003eae:	c0 31       	brne	80003eb4 <refresh+0x458>
80003eb0:	30 ba       	mov	r10,11
80003eb2:	c0 38       	rjmp	80003eb8 <refresh+0x45c>
80003eb4:	58 0e       	cp.w	lr,0
80003eb6:	c0 20       	breq	80003eba <refresh+0x45e>
	 			for(i2=0;i2<4;i2++) {
					if((w.wp[pattern].steps[i1] & (1<<i2)) && i1 == pos && (triggered & 1<<i2) && w.tr_mute[i2]) monomeLedBuffer[(i2+4)*16+i1] = 11;
80003eb8:	b6 8a       	st.b	r11[0x0],r10
80003eba:	2f f9       	sub	r9,-1
80003ebc:	2f fb       	sub	r11,-1
80003ebe:	2f fc       	sub	r12,-1
80003ec0:	40 2e       	lddsp	lr,sp[0x8]
80003ec2:	fc 09 18 00 	cp.b	r9,lr
80003ec6:	e0 82 02 49 	brhs	80004358 <refresh+0x8fc>
80003eca:	30 11       	mov	r1,1
80003ecc:	e2 09 09 41 	lsl	r1,r1,r9
80003ed0:	f9 33 ff f0 	ld.ub	r3,r12[-16]
80003ed4:	e0 66 0b 08 	mov	r6,2824
					else if(w.wp[pattern].steps[i1] & (1<<i2) && (w.wp[pattern].step_choice & 1<<i1)) monomeLedBuffer[(i2+4)*16+i1] = 4;
					else if(w.wp[pattern].steps[i1] & (1<<i2)) monomeLedBuffer[(i2+4)*16+i1] = 7;
80003ed8:	f2 c7 ff c0 	sub	r7,r9,-64
	// show step data
	if(edit_mode == mTrig) {
		if(edit_prob == 0) {
			for(i1=0;i1<SIZE;i1++) {
	 			for(i2=0;i2<4;i2++) {
					if((w.wp[pattern].steps[i1] & (1<<i2)) && i1 == pos && (triggered & 1<<i2) && w.tr_mute[i2]) monomeLedBuffer[(i2+4)*16+i1] = 11;
80003edc:	30 0a       	mov	r10,0
80003ede:	50 11       	stdsp	sp[0x4],r1
				// probs
				if(w.wp[pattern].step_probs[i1] == 255) monomeLedBuffer[48+i1] = 11;
				else if(w.wp[pattern].step_probs[i1] > 0) monomeLedBuffer[48+i1] = 4;
			}
		}
		else if(edit_prob == 1) {
80003ee0:	0a 07       	add	r7,r5
80003ee2:	50 43       	stdsp	sp[0x10],r3
80003ee4:	40 5e       	lddsp	lr,sp[0x14]
80003ee6:	ec c6 f0 7e 	sub	r6,r6,-3970
			for(i1=0;i1<SIZE;i1++) {
80003eea:	30 44       	mov	r4,4
80003eec:	30 71       	mov	r1,7
80003eee:	14 92       	mov	r2,r10
80003ef0:	50 0b       	stdsp	sp[0x0],r11
80003ef2:	ca bb       	rjmp	80003e48 <refresh+0x3ec>
80003ef4:	30 18       	mov	r8,1
80003ef6:	f0 0a 18 00 	cp.b	r10,r8
80003efa:	e0 81 02 2f 	brne	80004358 <refresh+0x8fc>
80003efe:	e0 68 0a f0 	mov	r8,2800
80003f02:	11 84       	ld.ub	r4,r8[0x0]
				monomeLedBuffer[64+i1] = 4;
				monomeLedBuffer[80+i1] = 4;
				monomeLedBuffer[96+i1] = 4;
				monomeLedBuffer[112+i1] = 4;

				if(w.wp[pattern].step_probs[i1] == 255)
80003f04:	f8 08 15 04 	lsl	r8,r12,0x4
				if(w.wp[pattern].step_probs[i1] == 255) monomeLedBuffer[48+i1] = 11;
				else if(w.wp[pattern].step_probs[i1] > 0) monomeLedBuffer[48+i1] = 4;
			}
		}
		else if(edit_prob == 1) {
			for(i1=0;i1<SIZE;i1++) {
80003f08:	f0 0c 01 0c 	sub	r12,r8,r12
80003f0c:	e0 68 0b 08 	mov	r8,2824
				monomeLedBuffer[80+i1] = 4;
				monomeLedBuffer[96+i1] = 4;
				monomeLedBuffer[112+i1] = 4;

				if(w.wp[pattern].step_probs[i1] == 255)
					monomeLedBuffer[48+i1] = 11;
80003f10:	e0 6b 1b 1c 	mov	r11,6940
				else if(w.wp[pattern].step_probs[i1] > 0) monomeLedBuffer[48+i1] = 4;
			}
		}
		else if(edit_prob == 1) {
			for(i1=0;i1<SIZE;i1++) {
				monomeLedBuffer[64+i1] = 4;
80003f14:	a5 6c       	lsl	r12,0x4
				monomeLedBuffer[80+i1] = 4;
80003f16:	16 93       	mov	r3,r11
80003f18:	2e 0c       	sub	r12,-32
				monomeLedBuffer[96+i1] = 4;
80003f1a:	30 4a       	mov	r10,4
80003f1c:	10 0c       	add	r12,r8
				monomeLedBuffer[112+i1] = 4;
80003f1e:	3f f5       	mov	r5,-1

				if(w.wp[pattern].step_probs[i1] == 255)
80003f20:	f6 c8 ff d0 	sub	r8,r11,-48
80003f24:	30 77       	mov	r7,7
80003f26:	29 0b       	sub	r11,-112
					monomeLedBuffer[48+i1] = 11;
80003f28:	30 b6       	mov	r6,11
80003f2a:	c1 f8       	rjmp	80003f68 <refresh+0x50c>
				else if(w.wp[pattern].step_probs[i1] == 0) {
80003f2c:	f1 6a 00 10 	st.b	r8[16],r10
					monomeLedBuffer[48+i1] = 0;
80003f30:	f1 6a 00 20 	st.b	r8[32],r10
					monomeLedBuffer[112+i1] = 7;
80003f34:	f1 6a 00 30 	st.b	r8[48],r10
				}
				else if(w.wp[pattern].step_probs[i1]) {
					monomeLedBuffer[48+i1] = 4;
					monomeLedBuffer[64+16*(3-(w.wp[pattern].step_probs[i1]>>6))+i1] = 7;
80003f38:	b6 8a       	st.b	r11[0x0],r10
80003f3a:	19 8e       	ld.ub	lr,r12[0x0]
80003f3c:	ea 0e 18 00 	cp.b	lr,r5
80003f40:	c0 31       	brne	80003f46 <refresh+0x4ea>
80003f42:	b0 86       	st.b	r8[0x0],r6
80003f44:	c0 e8       	rjmp	80003f60 <refresh+0x504>
80003f46:	58 0e       	cp.w	lr,0
80003f48:	c0 41       	brne	80003f50 <refresh+0x4f4>
80003f4a:	b0 8e       	st.b	r8[0x0],lr
80003f4c:	b6 87       	st.b	r11[0x0],r7
				if(w.wp[pattern].step_probs[i1] == 255) monomeLedBuffer[48+i1] = 11;
				else if(w.wp[pattern].step_probs[i1] > 0) monomeLedBuffer[48+i1] = 4;
			}
		}
		else if(edit_prob == 1) {
			for(i1=0;i1<SIZE;i1++) {
80003f4e:	c0 98       	rjmp	80003f60 <refresh+0x504>
80003f50:	b0 8a       	st.b	r8[0x0],r10
80003f52:	a7 8e       	lsr	lr,0x6
80003f54:	fc 0e 11 07 	rsub	lr,lr,7
80003f58:	a5 6e       	lsl	lr,0x4
80003f5a:	12 0e       	add	lr,r9
80003f5c:	e6 0e 0b 07 	st.b	r3[lr],r7
80003f60:	2f f9       	sub	r9,-1
80003f62:	2f f8       	sub	r8,-1
80003f64:	2f fb       	sub	r11,-1
80003f66:	2f fc       	sub	r12,-1
			}
		}
	}

	// show map
	else if(edit_mode == mMap) {
80003f68:	08 90       	mov	r0,r4
80003f6a:	e8 09 18 00 	cp.b	r9,r4
		if(edit_prob == 0) {
80003f6e:	cd f3       	brcs	80003f2c <refresh+0x4d0>
80003f70:	e0 8f 01 f4 	bral	80004358 <refresh+0x8fc>
80003f74:	58 19       	cp.w	r9,1
80003f76:	e0 81 01 7b 	brne	8000426c <refresh+0x810>
			// CURVES
			if(w.wp[pattern].cv_mode[edit_cv_ch] == 0) {
80003f7a:	e0 6a 1a c1 	mov	r10,6849
80003f7e:	15 8a       	ld.ub	r10,r10[0x0]
80003f80:	58 0a       	cp.w	r10,0
80003f82:	e0 81 01 32 	brne	800041e6 <refresh+0x78a>
80003f86:	e0 69 1a b7 	mov	r9,6839
80003f8a:	e0 66 0b 08 	mov	r6,2824
80003f8e:	13 87       	ld.ub	r7,r9[0x0]
80003f90:	f8 09 15 04 	lsl	r9,r12,0x4
80003f94:	f2 0c 01 0c 	sub	r12,r9,r12
				for(i1=0;i1<SIZE;i1++) {
80003f98:	f8 0b 15 04 	lsl	r11,r12,0x4
80003f9c:	ec 0b 00 0e 	add	lr,r6,r11
80003fa0:	0e 0e       	add	lr,r7
80003fa2:	1d e1       	ld.ub	r1,lr[0x6]
80003fa4:	f4 01 18 00 	cp.b	r1,r10
80003fa8:	c7 01       	brne	80004088 <refresh+0x62c>
80003faa:	e0 6e 0a f0 	mov	lr,2800
80003fae:	ee 0c 00 0c 	add	r12,r7,r12
80003fb2:	e0 69 1b 1c 	mov	r9,6940
80003fb6:	2f 3c       	sub	r12,-13
					// probs
					if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 255) monomeLedBuffer[48+i1] = 11;
					else if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 7;
80003fb8:	1d 82       	ld.ub	r2,lr[0x0]
		if(edit_prob == 0) {
			// CURVES
			if(w.wp[pattern].cv_mode[edit_cv_ch] == 0) {
				for(i1=0;i1<SIZE;i1++) {
					// probs
					if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 255) monomeLedBuffer[48+i1] = 11;
80003fba:	a5 6c       	lsl	r12,0x4
					else if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 7;

					monomeLedBuffer[112+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 1023) * 7;
80003fbc:	ee 0e 15 05 	lsl	lr,r7,0x5
					monomeLedBuffer[96+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 2047) * 7;
80003fc0:	0c 0c       	add	r12,r6
80003fc2:	16 0e       	add	lr,r11
80003fc4:	2d 09       	sub	r9,-48
80003fc6:	fc ce ff 70 	sub	lr,lr,-144
		if(edit_prob == 0) {
			// CURVES
			if(w.wp[pattern].cv_mode[edit_cv_ch] == 0) {
				for(i1=0;i1<SIZE;i1++) {
					// probs
					if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 255) monomeLedBuffer[48+i1] = 11;
80003fca:	3f f3       	mov	r3,-1
80003fcc:	0c 0e       	add	lr,r6
80003fce:	30 74       	mov	r4,7
80003fd0:	30 b5       	mov	r5,11
80003fd2:	e0 66 03 ff 	mov	r6,1023
					else if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 7;
80003fd6:	e0 67 07 ff 	mov	r7,2047

					monomeLedBuffer[112+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 1023) * 7;
					monomeLedBuffer[96+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 2047) * 7;
					monomeLedBuffer[80+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 3071) * 7;
					monomeLedBuffer[64+i1] = 0;
80003fda:	50 18       	stdsp	sp[0x4],r8
80003fdc:	c3 68       	rjmp	80004048 <refresh+0x5ec>
				for(i1=0;i1<SIZE;i1++) {
					// probs
					if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 255) monomeLedBuffer[48+i1] = 11;
					else if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 7;

					monomeLedBuffer[112+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 1023) * 7;
80003fde:	19 8b       	ld.ub	r11,r12[0x0]
80003fe0:	e6 0b 18 00 	cp.b	r11,r3
80003fe4:	c0 31       	brne	80003fea <refresh+0x58e>
80003fe6:	b2 85       	st.b	r9[0x0],r5
80003fe8:	c0 48       	rjmp	80003ff0 <refresh+0x594>
80003fea:	58 0b       	cp.w	r11,0
80003fec:	c0 20       	breq	80003ff0 <refresh+0x594>
80003fee:	b2 84       	st.b	r9[0x0],r4
					monomeLedBuffer[96+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 2047) * 7;
80003ff0:	f3 61 00 10 	st.b	r9[16],r1
80003ff4:	1d 1b       	ld.sh	r11,lr++
80003ff6:	f6 06 19 00 	cp.h	r6,r11
80003ffa:	f9 b0 03 07 	movlo	r0,7
					monomeLedBuffer[80+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 3071) * 7;
80003ffe:	f9 b0 02 00 	movhs	r0,0
					// probs
					if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 255) monomeLedBuffer[48+i1] = 11;
					else if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 7;

					monomeLedBuffer[112+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 1023) * 7;
					monomeLedBuffer[96+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 2047) * 7;
80004002:	f3 60 00 40 	st.b	r9[64],r0
					monomeLedBuffer[80+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1] > 3071) * 7;
80004006:	f6 07 19 00 	cp.h	r7,r11
8000400a:	f9 b0 03 07 	movlo	r0,7
8000400e:	f9 b0 02 00 	movhs	r0,0
80004012:	e0 68 0b ff 	mov	r8,3071
					monomeLedBuffer[64+i1] = 0;
					monomeLedBuffer[64+16*(3-(w.wp[pattern].cv_curves[edit_cv_ch][i1]>>10))+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1]>>7) & 0x7;
80004016:	f3 60 00 30 	st.b	r9[48],r0
8000401a:	f6 08 19 00 	cp.h	r8,r11
8000401e:	f9 b0 03 07 	movlo	r0,7
80004022:	f9 b0 02 00 	movhs	r0,0
80004026:	f3 60 00 20 	st.b	r9[32],r0
8000402a:	5c 7b       	castu.h	r11
8000402c:	e0 68 1b 1c 	mov	r8,6940
	// show map
	else if(edit_mode == mMap) {
		if(edit_prob == 0) {
			// CURVES
			if(w.wp[pattern].cv_mode[edit_cv_ch] == 0) {
				for(i1=0;i1<SIZE;i1++) {
80004030:	e1 db c0 e3 	bfextu	r0,r11,0x7,0x3
80004034:	2f f9       	sub	r9,-1
80004036:	ab 8b       	lsr	r11,0xa
					monomeLedBuffer[64+i1] = 0;
					monomeLedBuffer[64+16*(3-(w.wp[pattern].cv_curves[edit_cv_ch][i1]>>10))+i1] = (w.wp[pattern].cv_curves[edit_cv_ch][i1]>>7) & 0x7;
				}

				// play step highlight
				monomeLedBuffer[64+pos] += 4;
80004038:	2f fc       	sub	r12,-1
8000403a:	f6 0b 11 07 	rsub	r11,r11,7
8000403e:	a5 6b       	lsl	r11,0x4
80004040:	14 0b       	add	r11,r10
80004042:	2f fa       	sub	r10,-1
80004044:	f0 0b 0b 00 	st.b	r8[r11],r0
				monomeLedBuffer[80+pos] += 4;
80004048:	e4 0a 18 00 	cp.b	r10,r2
8000404c:	cc 93       	brcs	80003fde <refresh+0x582>
8000404e:	40 18       	lddsp	r8,sp[0x4]
80004050:	f0 ca ff c0 	sub	r10,r8,-64
80004054:	e0 69 1b 1c 	mov	r9,6940
				monomeLedBuffer[96+pos] += 4;
80004058:	f2 0a 07 0b 	ld.ub	r11,r9[r10]
8000405c:	2f cb       	sub	r11,-4
8000405e:	f2 0a 0b 0b 	st.b	r9[r10],r11
80004062:	f0 ca ff b0 	sub	r10,r8,-80
				monomeLedBuffer[112+pos] += 4;
80004066:	f2 0a 07 0b 	ld.ub	r11,r9[r10]
8000406a:	2f cb       	sub	r11,-4
8000406c:	f2 0a 0b 0b 	st.b	r9[r10],r11
			}
			// MAP
			else {
				if(!scale_select) {
80004070:	f0 ca ff a0 	sub	r10,r8,-96
80004074:	29 08       	sub	r8,-112
80004076:	f2 0a 07 0b 	ld.ub	r11,r9[r10]
8000407a:	2f cb       	sub	r11,-4
					monomeLedBuffer[64+edit_cv_step] = 11;
					// show playing note
					monomeLedBuffer[112+cv_chosen[edit_cv_ch]] = 11;
				}
				else {
					for(i1=0;i1<SIZE;i1++) {
8000407c:	f2 0a 0b 0b 	st.b	r9[r10],r11
80004080:	f2 08 07 0a 	ld.ub	r10,r9[r8]
80004084:	2f ca       	sub	r10,-4
80004086:	c6 79       	rjmp	80004354 <refresh+0x8f8>
80004088:	e0 6b 1a c0 	mov	r11,6848
						// probs
						if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 255) monomeLedBuffer[48+i1] = 11;
8000408c:	e0 65 0a f0 	mov	r5,2800
80004090:	17 8e       	ld.ub	lr,r11[0x0]
						else if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 7;

						monomeLedBuffer[64+i1] = (i1<8) * 4;						
						monomeLedBuffer[80+i1] = (i1<8) * 4;						
						monomeLedBuffer[96+i1] = (i1<8) * 4;						
						monomeLedBuffer[112+i1] = 0;
80004092:	e0 6b 1b 1c 	mov	r11,6940
						// clear edit select line
						monomeLedBuffer[64+i1] = 4;

						// show current edit value, selected
						if(edit_cv_value != -1) {
							if((w.wp[pattern].cv_values[edit_cv_value] >> 8) >= i1)
80004096:	f4 0e 18 00 	cp.b	lr,r10

						// clear edit select line
						monomeLedBuffer[64+i1] = 4;

						// show current edit value, selected
						if(edit_cv_value != -1) {
8000409a:	c0 e0       	breq	800040b6 <refresh+0x65a>
							monomeLedBuffer[80+i1] = 0;
							monomeLedBuffer[96+i1] = 0;
						}

						// show steps
						if(w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] & (1<<i1)) monomeLedBuffer[112+i1] = 7;
8000409c:	ee 0c 00 0c 	add	r12,r7,r12
800040a0:	2f 3c       	sub	r12,-13
800040a2:	a5 6c       	lsl	r12,0x4

						// clear edit select line
						monomeLedBuffer[64+i1] = 4;

						// show current edit value, selected
						if(edit_cv_value != -1) {
800040a4:	0b 85       	ld.ub	r5,r5[0x0]
				monomeLedBuffer[112+pos] += 4;
			}
			// MAP
			else {
				if(!scale_select) {
					for(i1=0;i1<SIZE;i1++) {
800040a6:	f8 06 00 06 	add	r6,r12,r6
						// clear edit select line
						monomeLedBuffer[64+i1] = 4;

						// show current edit value, selected
						if(edit_cv_value != -1) {
							if((w.wp[pattern].cv_values[edit_cv_value] >> 8) >= i1)
800040aa:	2d 0b       	sub	r11,-48
800040ac:	3f f7       	mov	r7,-1
							monomeLedBuffer[80+i1] = 0;
							monomeLedBuffer[96+i1] = 0;
						}

						// show steps
						if(w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] & (1<<i1)) monomeLedBuffer[112+i1] = 7;
800040ae:	30 78       	mov	r8,7
						// clear edit select line
						monomeLedBuffer[64+i1] = 4;

						// show current edit value, selected
						if(edit_cv_value != -1) {
							if((w.wp[pattern].cv_values[edit_cv_value] >> 8) >= i1)
800040b0:	30 be       	mov	lr,11
800040b2:	14 9c       	mov	r12,r10
							monomeLedBuffer[80+i1] = 0;
							monomeLedBuffer[96+i1] = 0;
						}

						// show steps
						if(w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] & (1<<i1)) monomeLedBuffer[112+i1] = 7;
800040b4:	c9 08       	rjmp	800041d4 <refresh+0x778>
800040b6:	f8 09 15 03 	lsl	r9,r12,0x3
800040ba:	e0 6e 1a a8 	mov	lr,6824
800040be:	ee 0c 00 0c 	add	r12,r7,r12
800040c2:	2f 3c       	sub	r12,-13
800040c4:	a5 6c       	lsl	r12,0x4
800040c6:	1d 82       	ld.ub	r2,lr[0x0]
800040c8:	0b 81       	ld.ub	r1,r5[0x0]
800040ca:	e0 6e 1a 9a 	mov	lr,6810
800040ce:	e1 d2 b0 08 	bfexts	r0,r2,0x0,0x8
			// MAP
			else {
				if(!scale_select) {
					for(i1=0;i1<SIZE;i1++) {
						// probs
						if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 255) monomeLedBuffer[48+i1] = 11;
800040d2:	1d 83       	ld.ub	r3,lr[0x0]
800040d4:	f2 00 00 00 	add	r0,r9,r0
800040d8:	f8 06 00 06 	add	r6,r12,r6
800040dc:	f6 c5 ff b0 	sub	r5,r11,-80
800040e0:	ee 0c 15 04 	lsl	r12,r7,0x4
800040e4:	2e 80       	sub	r0,-24
800040e6:	12 0c       	add	r12,r9
800040e8:	f6 c4 ff 90 	sub	r4,r11,-112
800040ec:	06 0c       	add	r12,r3
800040ee:	f6 c9 ff a0 	sub	r9,r11,-96
800040f2:	2d 8c       	sub	r12,-40
800040f4:	c3 c8       	rjmp	8000416c <refresh+0x710>
800040f6:	0d 8b       	ld.ub	r11,r6[0x0]
800040f8:	3f fe       	mov	lr,-1
800040fa:	fc 0b 18 00 	cp.b	r11,lr
800040fe:	c0 31       	brne	80004104 <refresh+0x6a8>
						else if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 7;
80004100:	30 bb       	mov	r11,11
80004102:	c0 48       	rjmp	8000410a <refresh+0x6ae>
80004104:	58 0b       	cp.w	r11,0
80004106:	c0 40       	breq	8000410e <refresh+0x6b2>
80004108:	30 7b       	mov	r11,7

						// clear edit select line
						monomeLedBuffer[64+i1] = 4;
8000410a:	f3 6b ff d0 	st.b	r9[-48],r11
8000410e:	30 4b       	mov	r11,4

						// show current edit value, selected
						if(edit_cv_value != -1) {
80004110:	f3 6b ff e0 	st.b	r9[-32],r11
80004114:	3f fb       	mov	r11,-1
80004116:	f6 02 18 00 	cp.b	r2,r11
							if((w.wp[pattern].cv_values[edit_cv_value] >> 8) >= i1)
8000411a:	c1 60       	breq	80004146 <refresh+0x6ea>
8000411c:	e0 6b 0b 08 	mov	r11,2824
80004120:	f6 00 04 1b 	ld.sh	r11,r11[r0<<0x1]
80004124:	fd db c1 08 	bfextu	lr,r11,0x8,0x8
								monomeLedBuffer[80+i1] = 7;
80004128:	f4 0e 19 00 	cp.h	lr,r10
							else
								monomeLedBuffer[80+i1] = 0;
8000412c:	c0 33       	brcs	80004132 <refresh+0x6d6>
8000412e:	30 7e       	mov	lr,7

							if(((w.wp[pattern].cv_values[edit_cv_value] >> 4) & 0xf) >= i1)
80004130:	c0 28       	rjmp	80004134 <refresh+0x6d8>
80004132:	30 0e       	mov	lr,0
80004134:	aa 8e       	st.b	r5[0x0],lr
80004136:	f7 db c0 84 	bfextu	r11,r11,0x4,0x4
								monomeLedBuffer[96+i1] = 4;
8000413a:	14 3b       	cp.w	r11,r10
							else
								monomeLedBuffer[96+i1] = 0;
8000413c:	c0 35       	brlt	80004142 <refresh+0x6e6>
8000413e:	30 4b       	mov	r11,4
						}
						else {
							monomeLedBuffer[80+i1] = 0;
80004140:	c0 58       	rjmp	8000414a <refresh+0x6ee>
80004142:	30 0b       	mov	r11,0
							monomeLedBuffer[96+i1] = 0;
80004144:	c0 38       	rjmp	8000414a <refresh+0x6ee>
						}

						// show steps
						if(w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] & (1<<i1)) monomeLedBuffer[112+i1] = 7;
80004146:	30 0b       	mov	r11,0
80004148:	aa 8b       	st.b	r5[0x0],r11
8000414a:	b2 8b       	st.b	r9[0x0],r11
8000414c:	e0 6b 0b 08 	mov	r11,2824
80004150:	f6 0c 05 1b 	ld.uh	r11,r11[r12<<0x1]
80004154:	f6 0a 08 4b 	asr	r11,r11,r10
						else monomeLedBuffer[112+i1] = 0;
80004158:	f7 db c0 01 	bfextu	r11,r11,0x0,0x1
8000415c:	c0 20       	breq	80004160 <refresh+0x704>
8000415e:	30 7b       	mov	r11,7
80004160:	a8 8b       	st.b	r4[0x0],r11
80004162:	2f fa       	sub	r10,-1
				monomeLedBuffer[112+pos] += 4;
			}
			// MAP
			else {
				if(!scale_select) {
					for(i1=0;i1<SIZE;i1++) {
80004164:	2f f4       	sub	r4,-1
80004166:	2f f9       	sub	r9,-1
80004168:	2f f5       	sub	r5,-1
						if(w.wp[pattern].cv_steps[edit_cv_ch][edit_cv_step] & (1<<i1)) monomeLedBuffer[112+i1] = 7;
						else monomeLedBuffer[112+i1] = 0;
					}

					// show play position
					monomeLedBuffer[64+pos] = 7;
8000416a:	2f f6       	sub	r6,-1
8000416c:	e2 0a 18 00 	cp.b	r10,r1
80004170:	cc 33       	brcs	800040f6 <refresh+0x69a>
80004172:	e0 69 1b 1c 	mov	r9,6940
					// show edit position
					monomeLedBuffer[64+edit_cv_step] = 11;
80004176:	30 7a       	mov	r10,7
80004178:	f2 08 00 08 	add	r8,r9,r8
8000417c:	f1 6a 00 40 	st.b	r8[64],r10
					// show playing note
					monomeLedBuffer[112+cv_chosen[edit_cv_ch]] = 11;
80004180:	f2 03 00 03 	add	r3,r9,r3
80004184:	30 b8       	mov	r8,11
80004186:	e7 68 00 40 	st.b	r3[64],r8
8000418a:	e0 6a 1a 98 	mov	r10,6808
				}
				else {
					for(i1=0;i1<SIZE;i1++) {
						// probs
						if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 255) monomeLedBuffer[48+i1] = 11;
8000418e:	f4 07 07 0a 	ld.ub	r10,r10[r7]
80004192:	14 09       	add	r9,r10
80004194:	f3 68 00 70 	st.b	r9[112],r8
80004198:	ce 08       	rjmp	80004358 <refresh+0x8fc>
						else if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 7;
8000419a:	0d 89       	ld.ub	r9,r6[0x0]
8000419c:	ee 09 18 00 	cp.b	r9,r7
					monomeLedBuffer[64+edit_cv_step] = 11;
					// show playing note
					monomeLedBuffer[112+cv_chosen[edit_cv_ch]] = 11;
				}
				else {
					for(i1=0;i1<SIZE;i1++) {
800041a0:	c0 31       	brne	800041a6 <refresh+0x74a>
800041a2:	b6 8e       	st.b	r11[0x0],lr
						// probs
						if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 255) monomeLedBuffer[48+i1] = 11;
						else if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 7;

						monomeLedBuffer[64+i1] = (i1<8) * 4;						
800041a4:	c0 48       	rjmp	800041ac <refresh+0x750>
800041a6:	58 09       	cp.w	r9,0
800041a8:	c0 20       	breq	800041ac <refresh+0x750>
800041aa:	b6 88       	st.b	r11[0x0],r8
800041ac:	f4 c9 ff ff 	sub	r9,r10,-1
						monomeLedBuffer[80+i1] = (i1<8) * 4;						
						monomeLedBuffer[96+i1] = (i1<8) * 4;						
						monomeLedBuffer[112+i1] = 0;
800041b0:	f4 08 18 00 	cp.b	r8,r10
						if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 255) monomeLedBuffer[48+i1] = 11;
						else if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 7;

						monomeLedBuffer[64+i1] = (i1<8) * 4;						
						monomeLedBuffer[80+i1] = (i1<8) * 4;						
						monomeLedBuffer[96+i1] = (i1<8) * 4;						
800041b4:	f9 ba 02 04 	movhs	r10,4
					for(i1=0;i1<SIZE;i1++) {
						// probs
						if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 255) monomeLedBuffer[48+i1] = 11;
						else if(w.wp[pattern].cv_probs[edit_cv_ch][i1] > 0) monomeLedBuffer[48+i1] = 7;

						monomeLedBuffer[64+i1] = (i1<8) * 4;						
800041b8:	f9 ba 03 00 	movlo	r10,0
						monomeLedBuffer[80+i1] = (i1<8) * 4;						
800041bc:	f7 6c 00 40 	st.b	r11[64],r12
					monomeLedBuffer[64+edit_cv_step] = 11;
					// show playing note
					monomeLedBuffer[112+cv_chosen[edit_cv_ch]] = 11;
				}
				else {
					for(i1=0;i1<SIZE;i1++) {
800041c0:	f7 6a 00 30 	st.b	r11[48],r10
800041c4:	f7 6a 00 10 	st.b	r11[16],r10
800041c8:	f7 6a 00 20 	st.b	r11[32],r10
800041cc:	2f f6       	sub	r6,-1
						monomeLedBuffer[80+i1] = (i1<8) * 4;						
						monomeLedBuffer[96+i1] = (i1<8) * 4;						
						monomeLedBuffer[112+i1] = 0;
					}

					monomeLedBuffer[112] = 7;
800041ce:	f5 d9 c0 08 	bfextu	r10,r9,0x0,0x8
800041d2:	2f fb       	sub	r11,-1
800041d4:	ea 0a 18 00 	cp.b	r10,r5
				}

			}
		}
		else if(edit_prob == 1) {
800041d8:	ce 11       	brne	8000419a <refresh+0x73e>
800041da:	30 79       	mov	r9,7
800041dc:	e0 68 1b 1c 	mov	r8,6940
			for(i1=0;i1<SIZE;i1++) {
800041e0:	f1 69 00 70 	st.b	r8[112],r9
800041e4:	cb a8       	rjmp	80004358 <refresh+0x8fc>
800041e6:	f2 0a 18 00 	cp.b	r10,r9
800041ea:	e0 81 00 b7 	brne	80004358 <refresh+0x8fc>
800041ee:	e0 68 0a f0 	mov	r8,2800
800041f2:	11 84       	ld.ub	r4,r8[0x0]
800041f4:	e0 68 1a b7 	mov	r8,6839
800041f8:	11 8e       	ld.ub	lr,r8[0x0]
800041fa:	f8 08 15 04 	lsl	r8,r12,0x4
				monomeLedBuffer[64+i1] = 4;
800041fe:	f0 0c 01 0c 	sub	r12,r8,r12
				monomeLedBuffer[80+i1] = 4;
				monomeLedBuffer[96+i1] = 4;
				monomeLedBuffer[112+i1] = 4;

				if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 255)
80004202:	e0 68 0b 08 	mov	r8,2824
				}

			}
		}
		else if(edit_prob == 1) {
			for(i1=0;i1<SIZE;i1++) {
80004206:	e0 6b 1b 1c 	mov	r11,6940
8000420a:	18 0e       	add	lr,r12
				monomeLedBuffer[80+i1] = 4;
				monomeLedBuffer[96+i1] = 4;
				monomeLedBuffer[112+i1] = 4;

				if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 255)
					monomeLedBuffer[48+i1] = 11;
8000420c:	16 93       	mov	r3,r11
8000420e:	2f 3e       	sub	lr,-13

			}
		}
		else if(edit_prob == 1) {
			for(i1=0;i1<SIZE;i1++) {
				monomeLedBuffer[64+i1] = 4;
80004210:	30 0a       	mov	r10,0
80004212:	a5 6e       	lsl	lr,0x4
				monomeLedBuffer[80+i1] = 4;
80004214:	30 49       	mov	r9,4
80004216:	10 0e       	add	lr,r8
				monomeLedBuffer[96+i1] = 4;
80004218:	3f f5       	mov	r5,-1
8000421a:	f6 c8 ff d0 	sub	r8,r11,-48
				monomeLedBuffer[112+i1] = 4;

				if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 255)
8000421e:	30 77       	mov	r7,7
80004220:	29 0b       	sub	r11,-112
80004222:	30 b6       	mov	r6,11
80004224:	c1 f8       	rjmp	80004262 <refresh+0x806>
					monomeLedBuffer[48+i1] = 11;
80004226:	f1 69 00 10 	st.b	r8[16],r9
				else if(w.wp[pattern].cv_probs[edit_cv_ch][i1] == 0) {
8000422a:	f1 69 00 20 	st.b	r8[32],r9
					monomeLedBuffer[48+i1] = 0;
8000422e:	f1 69 00 30 	st.b	r8[48],r9
					monomeLedBuffer[112+i1] = 7;
80004232:	b6 89       	st.b	r11[0x0],r9
				}
				else if(w.wp[pattern].cv_probs[edit_cv_ch][i1]) {
					monomeLedBuffer[48+i1] = 4;
80004234:	1d 8c       	ld.ub	r12,lr[0x0]
					monomeLedBuffer[64+16*(3-(w.wp[pattern].cv_probs[edit_cv_ch][i1]>>6))+i1] = 7;
80004236:	ea 0c 18 00 	cp.b	r12,r5
8000423a:	c0 31       	brne	80004240 <refresh+0x7e4>
8000423c:	b0 86       	st.b	r8[0x0],r6
8000423e:	c0 e8       	rjmp	8000425a <refresh+0x7fe>
80004240:	58 0c       	cp.w	r12,0
80004242:	c0 41       	brne	8000424a <refresh+0x7ee>
80004244:	b0 8c       	st.b	r8[0x0],r12
80004246:	b6 87       	st.b	r11[0x0],r7
80004248:	c0 98       	rjmp	8000425a <refresh+0x7fe>
8000424a:	b0 89       	st.b	r8[0x0],r9
				}

			}
		}
		else if(edit_prob == 1) {
			for(i1=0;i1<SIZE;i1++) {
8000424c:	a7 8c       	lsr	r12,0x6
8000424e:	f8 0c 11 07 	rsub	r12,r12,7
80004252:	a5 6c       	lsl	r12,0x4
80004254:	14 0c       	add	r12,r10
80004256:	e6 0c 0b 07 	st.b	r3[r12],r7
8000425a:	2f fa       	sub	r10,-1
8000425c:	2f f8       	sub	r8,-1
8000425e:	2f fb       	sub	r11,-1
80004260:	2f fe       	sub	lr,-1
80004262:	08 91       	mov	r1,r4
80004264:	e8 0a 18 00 	cp.b	r10,r4
80004268:	cd f3       	brcs	80004226 <refresh+0x7ca>
8000426a:	c7 78       	rjmp	80004358 <refresh+0x8fc>
		}

	}

	// series
	else if(edit_mode == mSeries) {
8000426c:	58 29       	cp.w	r9,2
8000426e:	c7 51       	brne	80004358 <refresh+0x8fc>
		for(i1 = 0;i1<6;i1++) {
			for(i2=0;i2<SIZE;i2++) {
80004270:	e0 68 0a f0 	mov	r8,2800
80004274:	e0 6a 0b 08 	mov	r10,2824
				// start/end bars, clear
				if(i1+scroll_pos == w.series_start || i1+scroll_pos == w.series_end) monomeLedBuffer[32+i1*16+i2] = 4;
80004278:	11 87       	ld.ub	r7,r8[0x0]
8000427a:	f5 30 0f 80 	ld.ub	r0,r10[3968]
8000427e:	e0 68 1a c3 	mov	r8,6851
80004282:	11 88       	ld.ub	r8,r8[0x0]
80004284:	f0 c6 f8 80 	sub	r6,r8,-1920
80004288:	f4 06 00 16 	add	r6,r10,r6<<0x1
8000428c:	f5 3a 0f 81 	ld.ub	r10,r10[3969]
80004290:	2e 04       	sub	r4,-32
				else monomeLedBuffer[32+i1*16+i2] = 0;
			}

			// scroll position helper
			monomeLedBuffer[32+i1*16+((scroll_pos+i1)/(64/SIZE))] = 4;
80004292:	e0 65 1b 1c 	mov	r5,6940
	// series
	else if(edit_mode == mSeries) {
		for(i1 = 0;i1<6;i1++) {
			for(i2=0;i2<SIZE;i2++) {
				// start/end bars, clear
				if(i1+scroll_pos == w.series_start || i1+scroll_pos == w.series_end) monomeLedBuffer[32+i1*16+i2] = 4;
80004296:	34 03       	mov	r3,64
80004298:	50 1a       	stdsp	sp[0x4],r10
				else monomeLedBuffer[32+i1*16+i2] = 0;
			}

			// scroll position helper
			monomeLedBuffer[32+i1*16+((scroll_pos+i1)/(64/SIZE))] = 4;
8000429a:	e6 07 0c 02 	divs	r2,r3,r7
	// series
	else if(edit_mode == mSeries) {
		for(i1 = 0;i1<6;i1++) {
			for(i2=0;i2<SIZE;i2++) {
				// start/end bars, clear
				if(i1+scroll_pos == w.series_start || i1+scroll_pos == w.series_end) monomeLedBuffer[32+i1*16+i2] = 4;
8000429e:	0a 04       	add	r4,r5
800042a0:	30 09       	mov	r9,0
800042a2:	50 22       	stdsp	sp[0x8],r2
800042a4:	32 0a       	mov	r10,32
800042a6:	30 4e       	mov	lr,4
800042a8:	c3 88       	rjmp	80004318 <refresh+0x8bc>
800042aa:	00 3b       	cp.w	r11,r0
800042ac:	c0 40       	breq	800042b4 <refresh+0x858>
800042ae:	40 18       	lddsp	r8,sp[0x4]
				else monomeLedBuffer[32+i1*16+i2] = 0;
800042b0:	10 3b       	cp.w	r11,r8
800042b2:	c0 31       	brne	800042b8 <refresh+0x85c>
	}

	// series
	else if(edit_mode == mSeries) {
		for(i1 = 0;i1<6;i1++) {
			for(i2=0;i2<SIZE;i2++) {
800042b4:	a6 8e       	st.b	r3[0x0],lr
800042b6:	c0 38       	rjmp	800042bc <refresh+0x860>
800042b8:	30 08       	mov	r8,0
800042ba:	a4 88       	st.b	r2[0x0],r8
800042bc:	2f f1       	sub	r1,-1
800042be:	2f f3       	sub	r3,-1
800042c0:	5c 51       	castu.b	r1
				if(i1+scroll_pos == w.series_start || i1+scroll_pos == w.series_end) monomeLedBuffer[32+i1*16+i2] = 4;
				else monomeLedBuffer[32+i1*16+i2] = 0;
			}

			// scroll position helper
			monomeLedBuffer[32+i1*16+((scroll_pos+i1)/(64/SIZE))] = 4;
800042c2:	2f f2       	sub	r2,-1
800042c4:	ee 01 18 00 	cp.b	r1,r7
800042c8:	cf 13       	brcs	800042aa <refresh+0x84e>
800042ca:	40 21       	lddsp	r1,sp[0x8]
800042cc:	f6 01 0c 02 	divs	r2,r11,r1
800042d0:	ea 0a 00 01 	add	r1,r5,r10
			
			// sidebar selection indicators
			if(i1+scroll_pos > w.series_start && i1+scroll_pos < w.series_end) {
800042d4:	e2 02 0b 0e 	st.b	r1[r2],lr
800042d8:	40 38       	lddsp	r8,sp[0xc]
800042da:	00 3b       	cp.w	r11,r0
800042dc:	e0 8a 00 08 	brle	800042ec <refresh+0x890>
				monomeLedBuffer[32+i1*16] = 4;
800042e0:	40 13       	lddsp	r3,sp[0x4]
				monomeLedBuffer[32+i1*16+LENGTH] = 4;
800042e2:	06 3b       	cp.w	r11,r3
800042e4:	c0 44       	brge	800042ec <refresh+0x890>
800042e6:	ea 0a 0b 0e 	st.b	r5[r10],lr
			}

			for(i2=0;i2<SIZE;i2++) {
				// show possible states
				if((w.series_list[i1+scroll_pos] >> i2) & 1)
800042ea:	a8 8e       	st.b	r4[0x0],lr
800042ec:	30 0b       	mov	r11,0
800042ee:	c0 b8       	rjmp	80004304 <refresh+0x8a8>
800042f0:	8c 83       	ld.uh	r3,r6[0x0]
800042f2:	e6 0b 08 43 	asr	r3,r3,r11
					monomeLedBuffer[32+(i1*16)+i2] = 7;
800042f6:	ed b3 00 00 	bld	r3,0x0
800042fa:	c0 31       	brne	80004300 <refresh+0x8a4>
			if(i1+scroll_pos > w.series_start && i1+scroll_pos < w.series_end) {
				monomeLedBuffer[32+i1*16] = 4;
				monomeLedBuffer[32+i1*16+LENGTH] = 4;
			}

			for(i2=0;i2<SIZE;i2++) {
800042fc:	30 71       	mov	r1,7
800042fe:	b8 81       	st.b	r12[0x0],r1
80004300:	2f fb       	sub	r11,-1
80004302:	2f fc       	sub	r12,-1
80004304:	0e 93       	mov	r3,r7
80004306:	ee 0b 18 00 	cp.b	r11,r7
8000430a:	cf 33       	brcs	800042f0 <refresh+0x894>

	}

	// series
	else if(edit_mode == mSeries) {
		for(i1 = 0;i1<6;i1++) {
8000430c:	2f f9       	sub	r9,-1
8000430e:	2f 0a       	sub	r10,-16
80004310:	2f e6       	sub	r6,-2
80004312:	2f 04       	sub	r4,-16
80004314:	58 69       	cp.w	r9,6
80004316:	c0 a0       	breq	8000432a <refresh+0x8ce>
80004318:	f4 05 00 0c 	add	r12,r10,r5
8000431c:	30 01       	mov	r1,0
8000431e:	18 92       	mov	r2,r12
80004320:	18 93       	mov	r3,r12
			}

		}

		// highlight playhead
		if(series_pos >= scroll_pos && series_pos < scroll_pos+6) {
80004322:	f2 08 00 0b 	add	r11,r9,r8
80004326:	50 38       	stdsp	sp[0xc],r8
80004328:	cc eb       	rjmp	800042c4 <refresh+0x868>
8000432a:	e0 69 0b 01 	mov	r9,2817
8000432e:	13 89       	ld.ub	r9,r9[0x0]
80004330:	f0 09 18 00 	cp.b	r9,r8
			monomeLedBuffer[32+(series_pos-scroll_pos)*16+series_playing] = 11;
80004334:	c1 23       	brcs	80004358 <refresh+0x8fc>
80004336:	f0 ca ff fb 	sub	r10,r8,-5
8000433a:	12 3a       	cp.w	r10,r9
8000433c:	c0 e5       	brlt	80004358 <refresh+0x8fc>
8000433e:	2f e9       	sub	r9,-2
80004340:	f2 08 01 08 	sub	r8,r9,r8
80004344:	e0 69 1a d0 	mov	r9,6864
80004348:	13 8a       	ld.ub	r10,r9[0x0]
		}
	}

	monome_set_quadrant_flag(0);
8000434a:	a5 68       	lsl	r8,0x4
8000434c:	e0 69 1b 1c 	mov	r9,6940
	monome_set_quadrant_flag(1);
80004350:	14 08       	add	r8,r10
80004352:	30 ba       	mov	r10,11
80004354:	f2 08 0b 0a 	st.b	r9[r8],r10
}
80004358:	30 0c       	mov	r12,0
			if(w.cv_mute[1])
				monomeLedBuffer[5] = 11;
		}

	}
	else if(SIZE==16) {
8000435a:	e0 a0 09 f7 	rcall	80005748 <monome_set_quadrant_flag>
8000435e:	30 1c       	mov	r12,1
80004360:	e0 a0 09 f4 	rcall	80005748 <monome_set_quadrant_flag>
80004364:	2f 9d       	sub	sp,-28
80004366:	d8 32       	popm	r0-r7,pc
80004368:	e0 68 0a f0 	mov	r8,2800
8000436c:	11 8a       	ld.ub	r10,r8[0x0]
8000436e:	31 08       	mov	r8,16
80004370:	f0 0a 18 00 	cp.b	r10,r8
80004374:	fe 91 fc dc 	brne	80003d2c <refresh+0x2d0>
80004378:	fe 9f fc c9 	bral	80003d0a <refresh+0x2ae>

8000437c <handler_MonomeConnect>:
8000437c:	d4 01       	pushm	lr
8000437e:	e0 69 1a d1 	mov	r9,6865
80004382:	30 08       	mov	r8,0
80004384:	b2 88       	st.b	r9[0x0],r8
80004386:	e0 69 1a a9 	mov	r9,6825
static void handler_MonomeConnect(s32 data) {
	u8 i1;
	// print_dbg("\r\n// monome connect /////////////////"); 
	keycount_pos = 0;
	key_count = 0;
	SIZE = monome_size_x();
8000438a:	b2 88       	st.b	r9[0x0],r8
8000438c:	e0 a0 09 e8 	rcall	8000575c <monome_size_x>
	LENGTH = SIZE - 1;
80004390:	e0 68 0a f0 	mov	r8,2800
80004394:	f8 c9 00 01 	sub	r9,r12,1
	// print_dbg("\r monome size: ");
	// print_dbg_ulong(SIZE);
	VARI = monome_is_vari();
80004398:	b0 8c       	st.b	r8[0x0],r12
8000439a:	e0 68 0b 03 	mov	r8,2819
8000439e:	b0 89       	st.b	r8[0x0],r9
800043a0:	e0 a0 09 e2 	rcall	80005764 <monome_is_vari>
	// print_dbg("\r monome vari: ");
	// print_dbg_ulong(VARI);

	if(VARI) re = &refresh;
800043a4:	e0 68 1a 91 	mov	r8,6801
800043a8:	b0 8c       	st.b	r8[0x0],r12
	else re = &refresh_mono;

	for(i1=0;i1<16;i1++)
		if(w.wp[i1].loop_end > LENGTH)
800043aa:	e0 68 0a fc 	mov	r8,2812
	timers_unset_monome();
	// event_t e = { .type = kEventMonomeDisconnect };
	// event_post(&e);
}

static void handler_MonomeConnect(s32 data) {
800043ae:	58 0c       	cp.w	r12,0
800043b0:	c0 d0       	breq	800043ca <handler_MonomeConnect+0x4e>

	if(VARI) re = &refresh;
	else re = &refresh_mono;

	for(i1=0;i1<16;i1++)
		if(w.wp[i1].loop_end > LENGTH)
800043b2:	fe c9 09 56 	sub	r9,pc,2390
800043b6:	91 09       	st.w	r8[0x0],r9
	VARI = monome_is_vari();
	// print_dbg("\r monome vari: ");
	// print_dbg_ulong(VARI);

	if(VARI) re = &refresh;
	else re = &refresh_mono;
800043b8:	e0 68 0b 08 	mov	r8,2824

	for(i1=0;i1<16;i1++)
		if(w.wp[i1].loop_end > LENGTH)
800043bc:	e0 69 0b 03 	mov	r9,2819
800043c0:	f0 ca f0 ff 	sub	r10,r8,-3841
800043c4:	13 89       	ld.ub	r9,r9[0x0]
			w.wp[i1].loop_end = LENGTH;
800043c6:	2f f8       	sub	r8,-1
800043c8:	c0 48       	rjmp	800043d0 <handler_MonomeConnect+0x54>
800043ca:	fe c9 0f 4e 	sub	r9,pc,3918
	// print_dbg_ulong(VARI);

	if(VARI) re = &refresh;
	else re = &refresh_mono;

	for(i1=0;i1<16;i1++)
800043ce:	cf 4b       	rjmp	800043b6 <handler_MonomeConnect+0x3a>
			w.wp[i1].loop_end = LENGTH;
	

	// monome_set_quadrant_flag(0);
	// monome_set_quadrant_flag(1);
	timers_set_monome();
800043d0:	11 8b       	ld.ub	r11,r8[0x0]
800043d2:	f2 0b 18 00 	cp.b	r11,r9
}
800043d6:	e0 88 00 03 	brls	800043dc <handler_MonomeConnect+0x60>
800043da:	b0 89       	st.b	r8[0x0],r9
800043dc:	f0 c8 ff 10 	sub	r8,r8,-240
800043e0:	14 38       	cp.w	r8,r10
800043e2:	cf 71       	brne	800043d0 <handler_MonomeConnect+0x54>
800043e4:	fe b0 ef a6 	rcall	80002330 <timers_set_monome>
800043e8:	d8 02       	popm	pc
800043ea:	d7 03       	nop

800043ec <handler_FtdiConnect>:
800043ec:	d4 01       	pushm	lr
800043ee:	e0 a0 0f 27 	rcall	8000623c <ftdi_setup>
800043f2:	d8 02       	popm	pc

800043f4 <handler_KeyTimer>:
800043f4:	d4 31       	pushm	r0-r7,lr
800043f6:	20 fd       	sub	sp,60
800043f8:	e0 67 1a 9e 	mov	r7,6814
800043fc:	0f 88       	ld.ub	r8,r7[0x0]
800043fe:	58 08       	cp.w	r8,0
80004400:	c1 60       	breq	8000442c <handler_KeyTimer+0x38>
80004402:	30 19       	mov	r9,1
80004404:	f2 08 18 00 	cp.b	r8,r9
	static u16 i1,x,n1;

	if(front_timer) {
		if(front_timer == 1) {
			static event_t e;
			e.type = kEventSaveFlash;
80004408:	c1 01       	brne	80004428 <handler_KeyTimer+0x34>
8000440a:	e0 68 05 b0 	mov	r8,1456
8000440e:	30 59       	mov	r9,5
			event_post(&e);
80004410:	10 9c       	mov	r12,r8
80004412:	91 09       	st.w	r8[0x0],r9

			preset_mode = 0;
			front_timer--;
80004414:	e0 a0 08 0c 	rcall	8000542c <event_post>
		if(front_timer == 1) {
			static event_t e;
			e.type = kEventSaveFlash;
			event_post(&e);

			preset_mode = 0;
80004418:	0f 88       	ld.ub	r8,r7[0x0]
			front_timer--;
8000441a:	20 18       	sub	r8,1
		if(front_timer == 1) {
			static event_t e;
			e.type = kEventSaveFlash;
			event_post(&e);

			preset_mode = 0;
8000441c:	30 09       	mov	r9,0
8000441e:	ae 88       	st.b	r7[0x0],r8
80004420:	e0 68 1a 90 	mov	r8,6800
			front_timer--;
		}
		else front_timer--;
80004424:	b0 89       	st.b	r8[0x0],r9
	}

	for(i1=0;i1<key_count;i1++) {
80004426:	c0 38       	rjmp	8000442c <handler_KeyTimer+0x38>
80004428:	20 18       	sub	r8,1
8000442a:	ae 88       	st.b	r7[0x0],r8
8000442c:	e0 68 05 92 	mov	r8,1426

					// print_dbg("\r\n saved pattern: ");
					// print_dbg_ulong(x);
				}
			}
			else if(preset_mode == 1) {
80004430:	30 09       	mov	r9,0
80004432:	e0 67 0b 08 	mov	r7,2824
		}
		else front_timer--;
	}

	for(i1=0;i1<key_count;i1++) {
		if(key_times[held_keys[i1]])
80004436:	10 94       	mov	r4,r8
80004438:	b0 09       	st.h	r8[0x0],r9
8000443a:	e0 65 1a 90 	mov	r5,6800
8000443e:	0e 96       	mov	r6,r7
80004440:	ce 88       	rjmp	80004610 <handler_KeyTimer+0x21c>
80004442:	5c 78       	castu.h	r8
80004444:	e0 6e 09 d0 	mov	lr,2512
80004448:	e0 6b 09 f0 	mov	r11,2544
		if(--key_times[held_keys[i1]]==0) {
8000444c:	fc 08 07 02 	ld.ub	r2,lr[r8]
80004450:	f6 02 07 08 	ld.ub	r8,r11[r2]
80004454:	58 08       	cp.w	r8,0
			if(edit_mode != mSeries && preset_mode == 0) {
80004456:	e0 80 00 da 	breq	8000460a <handler_KeyTimer+0x216>
8000445a:	20 18       	sub	r8,1
8000445c:	5c 58       	castu.b	r8
8000445e:	f6 02 0b 08 	st.b	r11[r2],r8
80004462:	e0 81 00 d4 	brne	8000460a <handler_KeyTimer+0x216>
80004466:	e0 6a 1a c8 	mov	r10,6856
				// preset copy
				if(held_keys[i1] / 16 == 2) {
8000446a:	74 09       	ld.w	r9,r10[0x0]
8000446c:	58 29       	cp.w	r9,2
8000446e:	e0 80 00 ba 	breq	800045e2 <handler_KeyTimer+0x1ee>
80004472:	0b 8a       	ld.ub	r10,r5[0x0]
80004474:	f0 0a 18 00 	cp.b	r10,r8
					x = held_keys[i1] % 16;
80004478:	e0 81 00 b5 	brne	800045e2 <handler_KeyTimer+0x1ee>
8000447c:	e4 ca 00 20 	sub	r10,r2,32
					for(n1=0;n1<16;n1++) {
						w.wp[x].steps[n1] = w.wp[pattern].steps[n1];
80004480:	30 f9       	mov	r9,15
80004482:	f2 0a 18 00 	cp.b	r10,r9
80004486:	e0 8b 00 c2 	brhi	8000460a <handler_KeyTimer+0x216>
8000448a:	e0 69 05 90 	mov	r9,1424
8000448e:	e5 d2 c0 04 	bfextu	r2,r2,0x0,0x4
80004492:	b2 02       	st.h	r9[0x0],r2
80004494:	e0 69 1a 9b 	mov	r9,6811
80004498:	13 8b       	ld.ub	r11,r9[0x0]
8000449a:	f6 09 15 04 	lsl	r9,r11,0x4
8000449e:	f9 d2 c0 10 	bfextu	r12,r2,0x0,0x10
						w.wp[x].step_probs[n1] = w.wp[pattern].step_probs[n1];
						w.wp[x].cv_values[n1] = w.wp[pattern].cv_values[n1];
800044a2:	50 19       	stdsp	sp[0x4],r9
			if(edit_mode != mSeries && preset_mode == 0) {
				// preset copy
				if(held_keys[i1] / 16 == 2) {
					x = held_keys[i1] % 16;
					for(n1=0;n1<16;n1++) {
						w.wp[x].steps[n1] = w.wp[pattern].steps[n1];
800044a4:	f8 00 15 04 	lsl	r0,r12,0x4
						w.wp[x].step_probs[n1] = w.wp[pattern].step_probs[n1];
						w.wp[x].cv_values[n1] = w.wp[pattern].cv_values[n1];
800044a8:	18 10       	sub	r0,r12
			if(edit_mode != mSeries && preset_mode == 0) {
				// preset copy
				if(held_keys[i1] / 16 == 2) {
					x = held_keys[i1] % 16;
					for(n1=0;n1<16;n1++) {
						w.wp[x].steps[n1] = w.wp[pattern].steps[n1];
800044aa:	e0 09 15 04 	lsl	r9,r0,0x4
						w.wp[x].step_probs[n1] = w.wp[pattern].step_probs[n1];
						w.wp[x].cv_values[n1] = w.wp[pattern].cv_values[n1];
800044ae:	ee 09 00 09 	add	r9,r7,r9
			if(edit_mode != mSeries && preset_mode == 0) {
				// preset copy
				if(held_keys[i1] / 16 == 2) {
					x = held_keys[i1] % 16;
					for(n1=0;n1<16;n1++) {
						w.wp[x].steps[n1] = w.wp[pattern].steps[n1];
800044b2:	f6 01 10 0f 	mul	r1,r11,15
		if(--key_times[held_keys[i1]]==0) {
			if(edit_mode != mSeries && preset_mode == 0) {
				// preset copy
				if(held_keys[i1] / 16 == 2) {
					x = held_keys[i1] % 16;
					for(n1=0;n1<16;n1++) {
800044b6:	50 c9       	stdsp	sp[0x30],r9
800044b8:	40 1e       	lddsp	lr,sp[0x4]
800044ba:	e2 09 15 04 	lsl	r9,r1,0x4
800044be:	16 1e       	sub	lr,r11
800044c0:	ee 09 00 09 	add	r9,r7,r9
800044c4:	50 ee       	stdsp	sp[0x38],lr
800044c6:	50 d9       	stdsp	sp[0x34],r9
800044c8:	50 0b       	stdsp	sp[0x0],r11
800044ca:	c3 08       	rjmp	8000452a <handler_KeyTimer+0x136>
800044cc:	f3 38 00 10 	ld.ub	r8,r9[16]
800044d0:	f5 68 00 10 	st.b	r10[16],r8
800044d4:	f3 38 00 20 	ld.ub	r8,r9[32]
800044d8:	f5 68 00 20 	st.b	r10[32],r8
800044dc:	40 3e       	lddsp	lr,sp[0xc]
800044de:	ee 0e 04 18 	ld.sh	r8,r7[lr<<0x1]
800044e2:	40 2e       	lddsp	lr,sp[0x8]
						w.wp[x].steps[n1] = w.wp[pattern].steps[n1];
800044e4:	ee 0e 0a 18 	st.h	r7[lr<<0x1],r8
800044e8:	40 5e       	lddsp	lr,sp[0x14]
800044ea:	ee 0e 04 18 	ld.sh	r8,r7[lr<<0x1]
						w.wp[x].step_probs[n1] = w.wp[pattern].step_probs[n1];
800044ee:	40 4e       	lddsp	lr,sp[0x10]
800044f0:	ee 0e 0a 18 	st.h	r7[lr<<0x1],r8
						w.wp[x].cv_values[n1] = w.wp[pattern].cv_values[n1];
800044f4:	40 7e       	lddsp	lr,sp[0x1c]
800044f6:	ee 0e 04 18 	ld.sh	r8,r7[lr<<0x1]
800044fa:	40 6e       	lddsp	lr,sp[0x18]
800044fc:	ee 0e 0a 18 	st.h	r7[lr<<0x1],r8
						w.wp[x].cv_steps[0][n1] = w.wp[pattern].cv_steps[0][n1];
80004500:	f3 38 00 d0 	ld.ub	r8,r9[208]
80004504:	f5 68 00 d0 	st.b	r10[208],r8
80004508:	40 9e       	lddsp	lr,sp[0x24]
8000450a:	ee 0e 04 18 	ld.sh	r8,r7[lr<<0x1]
						w.wp[x].cv_curves[0][n1] = w.wp[pattern].cv_curves[0][n1];
8000450e:	40 8e       	lddsp	lr,sp[0x20]
80004510:	ee 0e 0a 18 	st.h	r7[lr<<0x1],r8
80004514:	ee 0b 04 18 	ld.sh	r8,r7[r11<<0x1]
						w.wp[x].cv_probs[0][n1] = w.wp[pattern].cv_probs[0][n1];
80004518:	40 ab       	lddsp	r11,sp[0x28]
8000451a:	ee 0b 0a 18 	st.h	r7[r11<<0x1],r8
8000451e:	f1 d3 b0 10 	bfexts	r8,r3,0x0,0x10
						w.wp[x].cv_steps[1][n1] = w.wp[pattern].cv_steps[1][n1];
80004522:	f3 39 00 e0 	ld.ub	r9,r9[224]
80004526:	f5 69 00 e0 	st.b	r10[224],r9
8000452a:	40 eb       	lddsp	r11,sp[0x38]
						w.wp[x].cv_curves[1][n1] = w.wp[pattern].cv_curves[1][n1];
8000452c:	e7 d8 c0 10 	bfextu	r3,r8,0x0,0x10
80004530:	e6 0b 00 3e 	add	lr,r3,r11<<0x3
80004534:	fc cb ff e8 	sub	r11,lr,-24
						w.wp[x].cv_probs[1][n1] = w.wp[pattern].cv_probs[1][n1];
80004538:	40 ca       	lddsp	r10,sp[0x30]
8000453a:	40 d9       	lddsp	r9,sp[0x34]
8000453c:	06 0a       	add	r10,r3
8000453e:	06 09       	add	r9,r3
80004540:	50 3b       	stdsp	sp[0xc],r11
				if(held_keys[i1] / 16 == 2) {
					x = held_keys[i1] % 16;
					for(n1=0;n1<16;n1++) {
						w.wp[x].steps[n1] = w.wp[pattern].steps[n1];
						w.wp[x].step_probs[n1] = w.wp[pattern].step_probs[n1];
						w.wp[x].cv_values[n1] = w.wp[pattern].cv_values[n1];
80004542:	e6 00 00 33 	add	r3,r3,r0<<0x3
			if(edit_mode != mSeries && preset_mode == 0) {
				// preset copy
				if(held_keys[i1] / 16 == 2) {
					x = held_keys[i1] % 16;
					for(n1=0;n1<16;n1++) {
						w.wp[x].steps[n1] = w.wp[pattern].steps[n1];
80004546:	e6 cb ff e8 	sub	r11,r3,-24
						w.wp[x].step_probs[n1] = w.wp[pattern].step_probs[n1];
						w.wp[x].cv_values[n1] = w.wp[pattern].cv_values[n1];
8000454a:	50 2b       	stdsp	sp[0x8],r11
8000454c:	e6 cb ff d8 	sub	r11,r3,-40
			if(edit_mode != mSeries && preset_mode == 0) {
				// preset copy
				if(held_keys[i1] / 16 == 2) {
					x = held_keys[i1] % 16;
					for(n1=0;n1<16;n1++) {
						w.wp[x].steps[n1] = w.wp[pattern].steps[n1];
80004550:	50 4b       	stdsp	sp[0x10],r11
80004552:	fc cb ff d8 	sub	r11,lr,-40
80004556:	50 5b       	stdsp	sp[0x14],r11
						w.wp[x].step_probs[n1] = w.wp[pattern].step_probs[n1];
						w.wp[x].cv_values[n1] = w.wp[pattern].cv_values[n1];
80004558:	e6 cb ff b8 	sub	r11,r3,-72
8000455c:	50 6b       	stdsp	sp[0x18],r11
8000455e:	fc cb ff b8 	sub	r11,lr,-72
80004562:	50 7b       	stdsp	sp[0x1c],r11
						w.wp[x].cv_steps[0][n1] = w.wp[pattern].cv_steps[0][n1];
80004564:	e6 cb ff c8 	sub	r11,r3,-56
80004568:	2a 83       	sub	r3,-88
8000456a:	50 8b       	stdsp	sp[0x20],r11
8000456c:	50 a3       	stdsp	sp[0x28],r3
8000456e:	fc cb ff c8 	sub	r11,lr,-56
						w.wp[x].cv_curves[0][n1] = w.wp[pattern].cv_curves[0][n1];
80004572:	50 9b       	stdsp	sp[0x24],r11
80004574:	f0 c3 ff ff 	sub	r3,r8,-1
80004578:	fc cb ff a8 	sub	r11,lr,-88
						w.wp[x].cv_probs[0][n1] = w.wp[pattern].cv_probs[0][n1];
						w.wp[x].cv_steps[1][n1] = w.wp[pattern].cv_steps[1][n1];
8000457c:	30 fe       	mov	lr,15
8000457e:	fc 08 19 00 	cp.h	r8,lr
80004582:	fe 98 ff a5 	brls	800044cc <handler_KeyTimer+0xd8>
80004586:	f8 09 15 04 	lsl	r9,r12,0x4
8000458a:	a5 61       	lsl	r1,0x4
						w.wp[x].cv_curves[1][n1] = w.wp[pattern].cv_curves[1][n1];
						w.wp[x].cv_probs[1][n1] = w.wp[pattern].cv_probs[1][n1];
8000458c:	ec 01 00 01 	add	r1,r6,r1
						w.wp[x].cv_values[n1] = w.wp[pattern].cv_values[n1];
						w.wp[x].cv_steps[0][n1] = w.wp[pattern].cv_steps[0][n1];
						w.wp[x].cv_curves[0][n1] = w.wp[pattern].cv_curves[0][n1];
						w.wp[x].cv_probs[0][n1] = w.wp[pattern].cv_probs[0][n1];
						w.wp[x].cv_steps[1][n1] = w.wp[pattern].cv_steps[1][n1];
						w.wp[x].cv_curves[1][n1] = w.wp[pattern].cv_curves[1][n1];
80004590:	03 ea       	ld.ub	r10,r1[0x6]
80004592:	40 0b       	lddsp	r11,sp[0x0]
		if(--key_times[held_keys[i1]]==0) {
			if(edit_mode != mSeries && preset_mode == 0) {
				// preset copy
				if(held_keys[i1] / 16 == 2) {
					x = held_keys[i1] % 16;
					for(n1=0;n1<16;n1++) {
80004594:	f2 0c 01 0c 	sub	r12,r9,r12
80004598:	f8 09 15 04 	lsl	r9,r12,0x4
8000459c:	ec 09 00 09 	add	r9,r6,r9
						w.wp[x].cv_steps[1][n1] = w.wp[pattern].cv_steps[1][n1];
						w.wp[x].cv_curves[1][n1] = w.wp[pattern].cv_curves[1][n1];
						w.wp[x].cv_probs[1][n1] = w.wp[pattern].cv_probs[1][n1];
					}

					w.wp[x].cv_mode[0] = w.wp[pattern].cv_mode[0];
800045a0:	b2 ea       	st.b	r9[0x6],r10
800045a2:	40 1a       	lddsp	r10,sp[0x4]
800045a4:	12 9c       	mov	r12,r9
800045a6:	f4 0b 01 0b 	sub	r11,r10,r11
800045aa:	a5 6b       	lsl	r11,0x4
800045ac:	ec 0b 00 0b 	add	r11,r6,r11
800045b0:	17 fa       	ld.ub	r10,r11[0x7]
800045b2:	b8 fa       	st.b	r12[0x7],r10
800045b4:	e0 69 07 65 	mov	r9,1893
800045b8:	13 8a       	ld.ub	r10,r9[0x0]
					w.wp[x].cv_mode[1] = w.wp[pattern].cv_mode[1];
800045ba:	2f fa       	sub	r10,-1
800045bc:	b2 8a       	st.b	r9[0x0],r10
800045be:	17 89       	ld.ub	r9,r11[0x0]
800045c0:	b8 89       	st.b	r12[0x0],r9
800045c2:	e0 69 05 e0 	mov	r9,1504
800045c6:	b2 08       	st.h	r9[0x0],r8
800045c8:	17 98       	ld.ub	r8,r11[0x1]
800045ca:	b8 98       	st.b	r12[0x1],r8
					w.wp[x].loop_len = w.wp[pattern].loop_len;
					w.wp[x].loop_dir = w.wp[pattern].loop_dir;

					pattern = x;
					next_pattern = x;
					monomeFrameDirty++;
800045cc:	e0 68 1a 9b 	mov	r8,6811
800045d0:	b0 82       	st.b	r8[0x0],r2
800045d2:	17 a8       	ld.ub	r8,r11[0x2]
					}

					w.wp[x].cv_mode[0] = w.wp[pattern].cv_mode[0];
					w.wp[x].cv_mode[1] = w.wp[pattern].cv_mode[1];

					w.wp[x].loop_start = w.wp[pattern].loop_start;
800045d4:	b8 a8       	st.b	r12[0x2],r8
800045d6:	17 b8       	ld.ub	r8,r11[0x3]
		if(--key_times[held_keys[i1]]==0) {
			if(edit_mode != mSeries && preset_mode == 0) {
				// preset copy
				if(held_keys[i1] / 16 == 2) {
					x = held_keys[i1] % 16;
					for(n1=0;n1<16;n1++) {
800045d8:	b8 b8       	st.b	r12[0x3],r8
800045da:	e0 68 1a c5 	mov	r8,6853

					w.wp[x].cv_mode[0] = w.wp[pattern].cv_mode[0];
					w.wp[x].cv_mode[1] = w.wp[pattern].cv_mode[1];

					w.wp[x].loop_start = w.wp[pattern].loop_start;
					w.wp[x].loop_end = w.wp[pattern].loop_end;
800045de:	b0 82       	st.b	r8[0x0],r2
					w.wp[x].loop_len = w.wp[pattern].loop_len;
					w.wp[x].loop_dir = w.wp[pattern].loop_dir;

					pattern = x;
800045e0:	c1 58       	rjmp	8000460a <handler_KeyTimer+0x216>
800045e2:	0b 88       	ld.ub	r8,r5[0x0]
					w.wp[x].cv_mode[0] = w.wp[pattern].cv_mode[0];
					w.wp[x].cv_mode[1] = w.wp[pattern].cv_mode[1];

					w.wp[x].loop_start = w.wp[pattern].loop_start;
					w.wp[x].loop_end = w.wp[pattern].loop_end;
					w.wp[x].loop_len = w.wp[pattern].loop_len;
800045e4:	30 19       	mov	r9,1
800045e6:	f2 08 18 00 	cp.b	r8,r9
					w.wp[x].loop_dir = w.wp[pattern].loop_dir;
800045ea:	c1 01       	brne	8000460a <handler_KeyTimer+0x216>

					pattern = x;
					next_pattern = x;
800045ec:	e7 d2 c0 04 	bfextu	r3,r2,0x0,0x4
800045f0:	c0 d1       	brne	8000460a <handler_KeyTimer+0x216>

					// print_dbg("\r\n saved pattern: ");
					// print_dbg_ulong(x);
				}
			}
			else if(preset_mode == 1) {
800045f2:	e0 69 0b 00 	mov	r9,2816
800045f6:	e0 68 05 d8 	mov	r8,1496
800045fa:	a5 82       	lsr	r2,0x4
				if(held_keys[i1] % 16 == 0) {
800045fc:	b2 82       	st.b	r9[0x0],r2
800045fe:	30 59       	mov	r9,5
80004600:	10 9c       	mov	r12,r8
					preset_select = held_keys[i1] / 16;
80004602:	91 09       	st.w	r8[0x0],r9
					// flash_write();
					static event_t e;
					e.type = kEventSaveFlash;
80004604:	e0 a0 07 14 	rcall	8000542c <event_post>
					// print_dbg_ulong(x);
				}
			}
			else if(preset_mode == 1) {
				if(held_keys[i1] % 16 == 0) {
					preset_select = held_keys[i1] / 16;
80004608:	aa 83       	st.b	r5[0x0],r3
					// flash_write();
					static event_t e;
					e.type = kEventSaveFlash;
8000460a:	88 08       	ld.sh	r8,r4[0x0]
					event_post(&e);
8000460c:	2f f8       	sub	r8,-1
			else if(preset_mode == 1) {
				if(held_keys[i1] % 16 == 0) {
					preset_select = held_keys[i1] / 16;
					// flash_write();
					static event_t e;
					e.type = kEventSaveFlash;
8000460e:	a8 08       	st.h	r4[0x0],r8
					event_post(&e);
80004610:	e0 6e 1a a9 	mov	lr,6825
					preset_mode = 0;
80004614:	88 08       	ld.sh	r8,r4[0x0]
			front_timer--;
		}
		else front_timer--;
	}

	for(i1=0;i1<key_count;i1++) {
80004616:	1d 89       	ld.ub	r9,lr[0x0]
80004618:	f0 09 19 00 	cp.h	r9,r8
8000461c:	fe 9b ff 13 	brhi	80004442 <handler_KeyTimer+0x4e>
80004620:	2f 1d       	sub	sp,-60
80004622:	d8 32       	popm	r0-r7,pc

80004624 <adcTimer_callback>:
80004624:	d4 01       	pushm	lr
80004626:	30 39       	mov	r9,3
80004628:	e0 68 05 88 	mov	r8,1416

			// print_dbg("\rlong press: "); 
			// print_dbg_ulong(held_keys[i1]);
		}
	}
}
8000462c:	91 09       	st.w	r8[0x0],r9
8000462e:	30 09       	mov	r9,0
80004630:	10 9c       	mov	r12,r8
80004632:	91 19       	st.w	r8[0x4],r9
80004634:	e0 a0 06 fc 	rcall	8000542c <event_post>
80004638:	d8 02       	popm	pc
8000463a:	d7 03       	nop

8000463c <keyTimer_callback>:
8000463c:	d4 01       	pushm	lr
8000463e:	30 49       	mov	r9,4
80004640:	e0 68 05 d0 	mov	r8,1488
80004644:	91 09       	st.w	r8[0x0],r9
80004646:	30 09       	mov	r9,0
80004648:	10 9c       	mov	r12,r8
8000464a:	91 19       	st.w	r8[0x4],r9
8000464c:	e0 a0 06 f0 	rcall	8000542c <event_post>
static void keyTimer_callback(void* o) {  
	static event_t e;
	e.type = kEventKeyTimer;
	e.data = 0;
	event_post(&e);
}
80004650:	d8 02       	popm	pc
80004652:	d7 03       	nop

80004654 <monome_refresh_timer_callback>:
80004654:	d4 01       	pushm	lr
80004656:	e0 68 07 65 	mov	r8,1893
	ftdi_read();
}

// monome refresh callback
static void monome_refresh_timer_callback(void* obj) {
	if(monomeFrameDirty > 0) {
8000465a:	11 89       	ld.ub	r9,r8[0x0]
8000465c:	30 08       	mov	r8,0
8000465e:	f0 09 18 00 	cp.b	r9,r8
		static event_t e;
		e.type = kEventMonomeRefresh;
80004662:	c0 80       	breq	80004672 <monome_refresh_timer_callback+0x1e>
80004664:	e0 68 05 e4 	mov	r8,1508
80004668:	30 b9       	mov	r9,11
		event_post(&e);
8000466a:	10 9c       	mov	r12,r8
8000466c:	91 09       	st.w	r8[0x0],r9
8000466e:	e0 a0 06 df 	rcall	8000542c <event_post>
80004672:	d8 02       	popm	pc

80004674 <handler_PollADC>:
80004674:	d4 21       	pushm	r4-r7,lr
80004676:	e0 67 1a a0 	mov	r7,6816
8000467a:	0e 9c       	mov	r12,r7
	monomeFrameDirty++;
}

static void handler_PollADC(s32 data) {
	u16 i;
	adc_convert(&adc);
8000467c:	e0 a0 06 4a 	rcall	80005310 <adc_convert>

	// CLOCK POT INPUT
	i = adc[0];
	i = i>>2;
80004680:	e0 68 1a cc 	mov	r8,6860
80004684:	8e 87       	ld.uh	r7,r7[0x0]
	if(i != clock_temp) {
80004686:	90 08       	ld.sh	r8,r8[0x0]
80004688:	a3 87       	lsr	r7,0x2
8000468a:	ee 08 19 00 	cp.h	r8,r7
		// 1000ms - 24ms
		clock_time = 25000 / (i + 25);
8000468e:	c1 00       	breq	800046ae <handler_PollADC+0x3a>
80004690:	ee c9 ff e7 	sub	r9,r7,-25
80004694:	e0 68 61 a8 	mov	r8,25000
80004698:	f0 09 0c 08 	divs	r8,r8,r9
		// print_dbg("\r\nnew clock (ms): ");
		// print_dbg_ulong(clock_time);

		timer_set(&clockTimer, clock_time);
8000469c:	e0 69 1a c6 	mov	r9,6854
	// CLOCK POT INPUT
	i = adc[0];
	i = i>>2;
	if(i != clock_temp) {
		// 1000ms - 24ms
		clock_time = 25000 / (i + 25);
800046a0:	e0 6c 05 ec 	mov	r12,1516
		// print_dbg("\r\nnew clock (ms): ");
		// print_dbg_ulong(clock_time);

		timer_set(&clockTimer, clock_time);
800046a4:	f7 d8 c0 10 	bfextu	r11,r8,0x0,0x10
	}
	clock_temp = i;
800046a8:	b2 08       	st.h	r9[0x0],r8

	// PARAM POT INPUT
	if(param_accept && edit_prob) {
800046aa:	e0 a0 0d 0b 	rcall	800060c0 <timer_set>
800046ae:	e0 68 1a cc 	mov	r8,6860
800046b2:	b0 07       	st.h	r8[0x0],r7
800046b4:	30 09       	mov	r9,0
800046b6:	e0 68 1a b8 	mov	r8,6840
800046ba:	11 88       	ld.ub	r8,r8[0x0]
800046bc:	f2 08 18 00 	cp.b	r8,r9
800046c0:	c1 a0       	breq	800046f4 <handler_PollADC+0x80>
		*param_dest8 = adc[1] >> 4; // scale to 0-255;
800046c2:	e0 68 1a c1 	mov	r8,6849
800046c6:	11 8a       	ld.ub	r10,r8[0x0]
800046c8:	e0 68 1a a0 	mov	r8,6816
		// print_dbg_ulong(*param_dest8);
		// print_dbg("\t" );
		// print_dbg_ulong(adc[1]);
	}
	else if(param_accept) {
		*param_dest = adc[1];
800046cc:	f2 0a 18 00 	cp.b	r10,r9
800046d0:	c0 70       	breq	800046de <handler_PollADC+0x6a>
800046d2:	90 99       	ld.uh	r9,r8[0x2]
		monomeFrameDirty++;
800046d4:	e0 68 1a bc 	mov	r8,6844
800046d8:	a5 89       	lsr	r9,0x4
800046da:	70 08       	ld.w	r8,r8[0x0]
800046dc:	c0 a8       	rjmp	800046f0 <handler_PollADC+0x7c>
	}
	else if(scroll) {
800046de:	90 19       	ld.sh	r9,r8[0x2]
800046e0:	e0 68 0a f4 	mov	r8,2804
800046e4:	70 08       	ld.w	r8,r8[0x0]
800046e6:	b0 09       	st.h	r8[0x0],r9
		i = adc[1]>>6;
800046e8:	e0 68 07 65 	mov	r8,1893
800046ec:	11 89       	ld.ub	r9,r8[0x0]
800046ee:	2f f9       	sub	r9,-1
800046f0:	b0 89       	st.b	r8[0x0],r9
800046f2:	d8 22       	popm	r4-r7,pc
800046f4:	e0 69 1a b5 	mov	r9,6837
		if(i > 58) i = 58;
		if(i != scroll_pos) {
800046f8:	13 89       	ld.ub	r9,r9[0x0]
800046fa:	f0 09 18 00 	cp.b	r9,r8
800046fe:	c1 60       	breq	8000472a <handler_PollADC+0xb6>
80004700:	e0 68 1a a0 	mov	r8,6816
			scroll_pos = i;
			monomeFrameDirty++;
80004704:	90 99       	ld.uh	r9,r8[0x2]
80004706:	33 a8       	mov	r8,58
80004708:	a7 89       	lsr	r9,0x6
8000470a:	f2 08 19 00 	cp.h	r8,r9
8000470e:	f9 b9 03 3a 	movlo	r9,58
80004712:	e0 68 1a c3 	mov	r8,6851
80004716:	11 8a       	ld.ub	r10,r8[0x0]
80004718:	f2 0a 19 00 	cp.h	r10,r9
8000471c:	c0 70       	breq	8000472a <handler_PollADC+0xb6>
8000471e:	b0 89       	st.b	r8[0x0],r9
80004720:	e0 68 07 65 	mov	r8,1893
80004724:	11 89       	ld.ub	r9,r8[0x0]
80004726:	2f f9       	sub	r9,-1
80004728:	b0 89       	st.b	r8[0x0],r9
8000472a:	d8 22       	popm	r4-r7,pc

8000472c <main>:
8000472c:	d4 31       	pushm	r0-r7,lr
8000472e:	20 2d       	sub	sp,8
80004730:	e0 a0 21 c4 	rcall	80008ab8 <sysclk_init>
80004734:	e0 6c 87 00 	mov	r12,34560
80004738:	ea 1c 03 93 	orh	r12,0x393
8000473c:	e0 a0 1e 58 	rcall	800083ec <init_dbg_rs232>
80004740:	e0 a0 07 34 	rcall	800055a8 <init_gpio>
}


// assign event handlers
static inline void assign_main_event_handlers(void) {
	app_event_handlers[ kEventFront ]	= &handler_Front;
80004744:	fe c9 26 30 	sub	r9,pc,9776
80004748:	e0 68 1a d4 	mov	r8,6868
	// app_event_handlers[ kEventTimer ]	= &handler_Timer;
	app_event_handlers[ kEventPollADC ]	= &handler_PollADC;
8000474c:	91 19       	st.w	r8[0x4],r9
	app_event_handlers[ kEventKeyTimer ] = &handler_KeyTimer;
8000474e:	fe c9 00 da 	sub	r9,pc,218
	app_event_handlers[ kEventSaveFlash ] = &handler_SaveFlash;
80004752:	91 39       	st.w	r8[0xc],r9
80004754:	fe c9 03 60 	sub	r9,pc,864
	app_event_handlers[ kEventFtdiConnect ]	= &handler_FtdiConnect ;
80004758:	91 49       	st.w	r8[0x10],r9
	app_event_handlers[ kEventFtdiDisconnect ]	= &handler_FtdiDisconnect ;
8000475a:	fe c9 24 32 	sub	r9,pc,9266
	app_event_handlers[ kEventMonomeConnect ]	= &handler_MonomeConnect ;
8000475e:	91 59       	st.w	r8[0x14],r9
80004760:	fe c9 03 74 	sub	r9,pc,884
	app_event_handlers[ kEventMonomeDisconnect ]	= &handler_None ;
80004764:	91 69       	st.w	r8[0x18],r9
	app_event_handlers[ kEventMonomePoll ]	= &handler_MonomePoll ;
80004766:	fe c9 f4 e2 	sub	r9,pc,-2846
	app_event_handlers[ kEventMonomeRefresh ]	= &handler_MonomeRefresh ;
8000476a:	91 79       	st.w	r8[0x1c],r9
8000476c:	fe c9 03 f0 	sub	r9,pc,1008
	app_event_handlers[ kEventMonomeGridKey ]	= &handler_MonomeGridKey ;
80004770:	91 89       	st.w	r8[0x20],r9

	init_dbg_rs232(FMCK_HZ);

	init_gpio();
	assign_main_event_handlers();
	init_events();
80004772:	fe c9 26 9e 	sub	r9,pc,9886
	init_tc();
80004776:	91 99       	st.w	r8[0x24],r9
80004778:	fe c9 26 70 	sub	r9,pc,9840
	init_spi();
8000477c:	91 a9       	st.w	r8[0x28],r9
	init_adc();
8000477e:	fe c9 13 9e 	sub	r9,pc,5022

	irq_initialize_vectors();
80004782:	91 b9       	st.w	r8[0x2c],r9
80004784:	fe c9 24 30 	sub	r9,pc,9264
	register_interrupts();
80004788:	91 c9       	st.w	r8[0x30],r9
	cpu_irq_enable();
8000478a:	e0 a0 06 3f 	rcall	80005408 <init_events>

	init_usb_host();
8000478e:	e0 a0 06 f1 	rcall	80005570 <init_tc>
	init_monome();
80004792:	e0 a0 06 9f 	rcall	800054d0 <init_spi>


	print_dbg("\r\n\n// white whale //////////////////////////////// ");
80004796:	e0 a0 05 7f 	rcall	80005294 <init_adc>
	print_dbg_ulong(sizeof(flashy));
8000479a:	e0 a0 11 f5 	rcall	80006b84 <INTC_init_interrupts>
8000479e:	e0 a0 07 2d 	rcall	800055f8 <register_interrupts>

	print_dbg(" ");
800047a2:	d5 03       	csrf	0x10
800047a4:	e0 a0 06 92 	rcall	800054c8 <init_usb_host>
	print_dbg_ulong(sizeof(w));
800047a8:	e0 a0 07 ba 	rcall	8000571c <init_monome>
800047ac:	fe cc a8 68 	sub	r12,pc,-22424

	print_dbg(" ");
800047b0:	e0 a0 1d fc 	rcall	800083a8 <print_dbg>
800047b4:	e0 6c 7c 8c 	mov	r12,31884
	print_dbg_ulong(sizeof(glyph));
800047b8:	e0 a0 1d f2 	rcall	8000839c <print_dbg_ulong>

	if(flash_is_fresh()) {
800047bc:	fe cc a8 44 	sub	r12,pc,-22460
800047c0:	e0 a0 1d f4 	rcall	800083a8 <print_dbg>
800047c4:	e0 6c 0f 88 	mov	r12,3976
800047c8:	e0 a0 1d ea 	rcall	8000839c <print_dbg_ulong>
		print_dbg("\r\nfirst run.");
800047cc:	fe cc a8 54 	sub	r12,pc,-22444
		flash_unfresh();
800047d0:	e0 a0 1d ec 	rcall	800083a8 <print_dbg>
		flashc_memset8((void*)&(flashy.edit_mode), mTrig, 4, true);
800047d4:	30 8c       	mov	r12,8
800047d6:	e0 a0 1d e3 	rcall	8000839c <print_dbg_ulong>
800047da:	32 28       	mov	r8,34
800047dc:	49 57       	lddpc	r7,80004830 <main+0x104>
800047de:	0f 89       	ld.ub	r9,r7[0x0]
800047e0:	f0 09 18 00 	cp.b	r9,r8
		flashc_memset32((void*)&(flashy.preset_select), 0, 4, true);
800047e4:	e0 80 00 a6 	breq	80004930 <main+0x204>
800047e8:	fe cc a8 6c 	sub	r12,pc,-22420
800047ec:	e0 a0 1d de 	rcall	800083a8 <print_dbg>


		// clear out some reasonable defaults
		for(i1=0;i1<16;i1++) {
800047f0:	fe b0 ed 62 	rcall	800022b4 <flash_unfresh>

	if(flash_is_fresh()) {
		print_dbg("\r\nfirst run.");
		flash_unfresh();
		flashc_memset8((void*)&(flashy.edit_mode), mTrig, 4, true);
		flashc_memset32((void*)&(flashy.preset_select), 0, 4, true);
800047f4:	30 4a       	mov	r10,4
800047f6:	30 19       	mov	r9,1


		// clear out some reasonable defaults
		for(i1=0;i1<16;i1++) {
800047f8:	ee 0a 00 0c 	add	r12,r7,r10

	if(flash_is_fresh()) {
		print_dbg("\r\nfirst run.");
		flash_unfresh();
		flashc_memset8((void*)&(flashy.edit_mode), mTrig, 4, true);
		flashc_memset32((void*)&(flashy.preset_select), 0, 4, true);
800047fc:	30 0b       	mov	r11,0
800047fe:	e0 a0 10 89 	rcall	80006910 <flashc_memset8>


		// clear out some reasonable defaults
		for(i1=0;i1<16;i1++) {
			for(i2=0;i2<16;i2++) {
				w.wp[i1].steps[i2] = 0;
80004802:	ee cc ff f8 	sub	r12,r7,-8
80004806:	30 19       	mov	r9,1
				w.wp[i1].step_probs[i2] = 255;
				w.wp[i1].cv_probs[0][i2] = 255;
				w.wp[i1].cv_probs[1][i2] = 255;
				w.wp[i1].cv_curves[0][i2] = 0;
80004808:	30 4a       	mov	r10,4
8000480a:	30 0b       	mov	r11,0
8000480c:	e0 a0 10 70 	rcall	800068ec <flashc_memset32>
80004810:	fe c8 ab f8 	sub	r8,pc,-21512
80004814:	2c 08       	sub	r8,-64
80004816:	30 09       	mov	r9,0
80004818:	e0 63 0b 08 	mov	r3,2824
8000481c:	50 18       	stdsp	sp[0x4],r8
8000481e:	12 96       	mov	r6,r9
80004820:	e6 c5 ff fc 	sub	r5,r3,-4
80004824:	06 98       	mov	r8,r3
80004826:	12 97       	mov	r7,r9
80004828:	3f fe       	mov	lr,-1
8000482a:	12 90       	mov	r0,r9
8000482c:	12 91       	mov	r1,r9
8000482e:	c3 18       	rjmp	80004890 <main+0x164>
80004830:	80 03       	ld.sh	r3,r0[0x0]
80004832:	00 00       	add	r0,r0
80004834:	b8 87       	st.b	r12[0x0],r7
80004836:	f9 6e 00 10 	st.b	r12[16],lr
8000483a:	f9 6e 00 c0 	st.b	r12[192],lr
8000483e:	f9 6e 00 d0 	st.b	r12[208],lr
80004842:	30 18       	mov	r8,1
80004844:	f0 04 09 4a 	lsl	r10,r8,r4
80004848:	b6 06       	st.h	r11[0x0],r6
8000484a:	f7 5a ff e0 	st.h	r11[-32],r10
8000484e:	f7 5a ff c0 	st.h	r11[-64],r10
80004852:	f7 56 00 20 	st.h	r11[32],r6
80004856:	05 1a       	ld.sh	r10,r2++
80004858:	f7 5a ff a0 	st.h	r11[-96],r10
8000485c:	10 04       	add	r4,r8
8000485e:	10 0c       	add	r12,r8
80004860:	2f eb       	sub	r11,-2
80004862:	10 9a       	mov	r10,r8
80004864:	59 04       	cp.w	r4,16
80004866:	ce 71       	brne	80004834 <main+0x108>
80004868:	40 08       	lddsp	r8,sp[0x0]
8000486a:	30 fb       	mov	r11,15
8000486c:	aa 01       	st.h	r5[0x0],r1
8000486e:	b0 ab       	st.b	r8[0x2],r11
80004870:	b0 9b       	st.b	r8[0x1],r11
80004872:	b0 80       	st.b	r8[0x0],r0
80004874:	b0 b6       	st.b	r8[0x3],r6
80004876:	30 0b       	mov	r11,0
80004878:	91 3b       	st.w	r8[0xc],r11
8000487a:	aa a7       	st.b	r5[0x2],r7
8000487c:	b0 f7       	st.b	r8[0x7],r7
8000487e:	f1 67 00 08 	st.b	r8[8],r7
80004882:	14 09       	add	r9,r10
80004884:	ea c5 ff 10 	sub	r5,r5,-240
80004888:	f0 c8 ff 10 	sub	r8,r8,-240
8000488c:	59 09       	cp.w	r9,16
8000488e:	c1 20       	breq	800048b2 <main+0x186>
80004890:	e0 6a 0b 08 	mov	r10,2824


		// clear out some reasonable defaults
		for(i1=0;i1<16;i1++) {
			for(i2=0;i2<16;i2++) {
				w.wp[i1].steps[i2] = 0;
80004894:	f2 0c 15 04 	lsl	r12,r9,0x4
				w.wp[i1].step_probs[i2] = 255;
80004898:	40 12       	lddsp	r2,sp[0x4]
				w.wp[i1].cv_probs[0][i2] = 255;
8000489a:	12 1c       	sub	r12,r9
8000489c:	30 04       	mov	r4,0
				w.wp[i1].cv_probs[1][i2] = 255;
8000489e:	f8 0b 15 04 	lsl	r11,r12,0x4
				w.wp[i1].cv_curves[0][i2] = 0;
				w.wp[i1].cv_curves[1][i2] = 0;
				w.wp[i1].cv_values[i2] = SCALES[2][i2];
				w.wp[i1].cv_steps[0][i2] = 1<<i2;
800048a2:	50 08       	stdsp	sp[0x0],r8
800048a4:	f6 cb ff 70 	sub	r11,r11,-144
			for(i2=0;i2<16;i2++) {
				w.wp[i1].steps[i2] = 0;
				w.wp[i1].step_probs[i2] = 255;
				w.wp[i1].cv_probs[0][i2] = 255;
				w.wp[i1].cv_probs[1][i2] = 255;
				w.wp[i1].cv_curves[0][i2] = 0;
800048a8:	2f fc       	sub	r12,-1
				w.wp[i1].cv_curves[1][i2] = 0;
				w.wp[i1].cv_values[i2] = SCALES[2][i2];
				w.wp[i1].cv_steps[0][i2] = 1<<i2;
				w.wp[i1].cv_steps[1][i2] = 1<<i2;
800048aa:	14 0b       	add	r11,r10
800048ac:	a5 6c       	lsl	r12,0x4
				w.wp[i1].cv_probs[0][i2] = 255;
				w.wp[i1].cv_probs[1][i2] = 255;
				w.wp[i1].cv_curves[0][i2] = 0;
				w.wp[i1].cv_curves[1][i2] = 0;
				w.wp[i1].cv_values[i2] = SCALES[2][i2];
				w.wp[i1].cv_steps[0][i2] = 1<<i2;
800048ae:	14 0c       	add	r12,r10
800048b0:	cc 2b       	rjmp	80004834 <main+0x108>
				w.wp[i1].steps[i2] = 0;
				w.wp[i1].step_probs[i2] = 255;
				w.wp[i1].cv_probs[0][i2] = 255;
				w.wp[i1].cv_probs[1][i2] = 255;
				w.wp[i1].cv_curves[0][i2] = 0;
				w.wp[i1].cv_curves[1][i2] = 0;
800048b2:	e0 68 0b 08 	mov	r8,2824
				w.wp[i1].cv_values[i2] = SCALES[2][i2];
800048b6:	14 9b       	mov	r11,r10
800048b8:	f1 6a 0f 82 	st.b	r8[3970],r10
				w.wp[i1].cv_steps[0][i2] = 1<<i2;
				w.wp[i1].cv_steps[1][i2] = 1<<i2;
800048bc:	f1 6a 0f 83 	st.b	r8[3971],r10
800048c0:	f1 6a 0f 84 	st.b	r8[3972],r10
		flashc_memset32((void*)&(flashy.preset_select), 0, 4, true);


		// clear out some reasonable defaults
		for(i1=0;i1<16;i1++) {
			for(i2=0;i2<16;i2++) {
800048c4:	f1 6a 0f 85 	st.b	r8[3973],r10
800048c8:	f1 6a 0f 86 	st.b	r8[3974],r10
				w.wp[i1].cv_curves[1][i2] = 0;
				w.wp[i1].cv_values[i2] = SCALES[2][i2];
				w.wp[i1].cv_steps[0][i2] = 1<<i2;
				w.wp[i1].cv_steps[1][i2] = 1<<i2;
			}
			w.wp[i1].step_choice = 0;
800048cc:	f1 6a 0f 87 	st.b	r8[3975],r10
			w.wp[i1].loop_end = 15;
800048d0:	e6 c3 f0 80 	sub	r3,r3,-3968
			w.wp[i1].loop_len = 15;
			w.wp[i1].loop_start = 0;
			w.wp[i1].loop_dir = 0;
800048d4:	30 3a       	mov	r10,3
			w.wp[i1].step_mode = mForward;
800048d6:	f1 67 0f 80 	st.b	r8[3968],r7
			w.wp[i1].cv_mode[0] = 0;
800048da:	f0 c9 f1 00 	sub	r9,r8,-3840
			w.wp[i1].cv_mode[1] = 0;
			w.wp[i1].tr_mode = 0;
800048de:	f1 6a 0f 81 	st.b	r8[3969],r10
800048e2:	12 bb       	st.h	r9++,r11
800048e4:	06 39       	cp.w	r9,r3
800048e6:	cf e1       	brne	800048e2 <main+0x1b6>
800048e8:	49 16       	lddpc	r6,8000492c <main+0x200>
800048ea:	30 07       	mov	r7,0
		flashc_memset8((void*)&(flashy.edit_mode), mTrig, 4, true);
		flashc_memset32((void*)&(flashy.preset_select), 0, 4, true);


		// clear out some reasonable defaults
		for(i1=0;i1<16;i1++) {
800048ec:	ec c5 ff f7 	sub	r5,r6,-9
800048f0:	30 14       	mov	r4,1
800048f2:	2b 46       	sub	r6,-76
800048f4:	e0 63 1a ac 	mov	r3,6828
800048f8:	30 19       	mov	r9,1
800048fa:	e0 6a 0f 88 	mov	r10,3976
800048fe:	e0 6b 0b 08 	mov	r11,2824
80004902:	0c 9c       	mov	r12,r6
80004904:	e0 a0 10 0c 	rcall	8000691c <flashc_memcpy>
80004908:	e8 07 09 48 	lsl	r8,r4,r7
8000490c:	0a 9c       	mov	r12,r5
8000490e:	e6 07 0b 08 	st.b	r3[r7],r8
		w.tr_mute[3] = 1;
		w.cv_mute[0] = 1;
		w.cv_mute[1] = 1;

		for(i1=0;i1<64;i1++)
			w.series_list[i1] = 1;
80004912:	ec c6 f0 78 	sub	r6,r6,-3976
		}

		w.series_start = 0;
		w.series_end = 3;

		w.tr_mute[0] = 1;
80004916:	2f f7       	sub	r7,-1
		w.tr_mute[1] = 1;
80004918:	2f 85       	sub	r5,-8
8000491a:	30 19       	mov	r9,1
		w.tr_mute[2] = 1;
8000491c:	30 8a       	mov	r10,8
8000491e:	e0 6b 1a ac 	mov	r11,6828
		w.tr_mute[3] = 1;
80004922:	e0 a0 0f fd 	rcall	8000691c <flashc_memcpy>
		w.cv_mute[0] = 1;
80004926:	58 87       	cp.w	r7,8
		w.cv_mute[1] = 1;
80004928:	ce 81       	brne	800048f8 <main+0x1cc>
8000492a:	c1 b8       	rjmp	80004960 <main+0x234>
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
// main

int main(void)
8000492c:	80 03       	ld.sh	r3,r0[0x0]
8000492e:	00 00       	add	r0,r0
			w.wp[i1].cv_mode[1] = 0;
			w.wp[i1].tr_mode = 0;
		}

		w.series_start = 0;
		w.series_end = 3;
80004930:	ef 38 00 08 	ld.ub	r8,r7[8]
			w.wp[i1].cv_mode[0] = 0;
			w.wp[i1].cv_mode[1] = 0;
			w.wp[i1].tr_mode = 0;
		}

		w.series_start = 0;
80004934:	6e 19       	ld.w	r9,r7[0x4]
		w.tr_mute[0] = 1;
		w.tr_mute[1] = 1;
		w.tr_mute[2] = 1;
		w.tr_mute[3] = 1;
		w.cv_mute[0] = 1;
		w.cv_mute[1] = 1;
80004936:	e0 66 0b 00 	mov	r6,2816
			w.wp[i1].cv_mode[1] = 0;
			w.wp[i1].tr_mode = 0;
		}

		w.series_start = 0;
		w.series_end = 3;
8000493a:	ac 88       	st.b	r6[0x0],r8
8000493c:	e0 68 1a c8 	mov	r8,6856
		w.tr_mute[2] = 1;
		w.tr_mute[3] = 1;
		w.cv_mute[0] = 1;
		w.cv_mute[1] = 1;

		for(i1=0;i1<64;i1++)
80004940:	91 09       	st.w	r8[0x0],r9
80004942:	fe b0 ec 07 	rcall	80002150 <flash_read>
80004946:	0d 88       	ld.ub	r8,r6[0x0]
80004948:	2f f8       	sub	r8,-1
8000494a:	ee 08 00 37 	add	r7,r7,r8<<0x3
8000494e:	e0 68 1a ac 	mov	r8,6828
			w.series_list[i1] = 1;

		// save all presets, clear glyphs
		for(i1=0;i1<8;i1++) {
			flashc_memcpy((void *)&flashy.w[i1], &w, sizeof(w), true);
80004952:	2f f7       	sub	r7,-1
80004954:	f0 c9 ff f8 	sub	r9,r8,-8
80004958:	0f 3a       	ld.ub	r10,r7++
8000495a:	10 ca       	st.b	r8++,r10
8000495c:	12 38       	cp.w	r8,r9
8000495e:	cf d1       	brne	80004958 <main+0x22c>
			glyph[i1] = (1<<i1);
80004960:	30 f9       	mov	r9,15
80004962:	e0 68 0b 03 	mov	r8,2819
80004966:	b0 89       	st.b	r8[0x0],r9
80004968:	31 09       	mov	r9,16
			flashc_memcpy((void *)&flashy.glyph[i1], &glyph, sizeof(glyph), true);
8000496a:	e0 68 0a f0 	mov	r8,2800
8000496e:	b0 89       	st.b	r8[0x0],r9
80004970:	fe c9 0f 14 	sub	r9,pc,3860
80004974:	e0 68 0a fc 	mov	r8,2812
80004978:	91 09       	st.w	r8[0x0],r9
8000497a:	fe c9 ff 8e 	sub	r9,pc,-114

		for(i1=0;i1<64;i1++)
			w.series_list[i1] = 1;

		// save all presets, clear glyphs
		for(i1=0;i1<8;i1++) {
8000497e:	31 c8       	mov	r8,28
80004980:	32 9c       	mov	r12,41
80004982:	91 09       	st.w	r8[0x0],r9
80004984:	e0 a0 10 6d 	rcall	80006a5e <gpio_get_pin_value>
80004988:	e0 68 1b 0c 	mov	r8,6924
8000498c:	ec 1c 00 01 	eorl	r12,0x1
80004990:	30 09       	mov	r9,0
80004992:	b0 8c       	st.b	r8[0x0],r12
			flashc_memcpy((void *)&flashy.glyph[i1], &glyph, sizeof(glyph), true);
		}
	}
	else {
		// load from flash at startup
		preset_select = flashy.preset_select;
80004994:	fe ca 28 bc 	sub	r10,pc,10428
		edit_mode = flashy.edit_mode;
80004998:	37 8b       	mov	r11,120
			flashc_memcpy((void *)&flashy.glyph[i1], &glyph, sizeof(glyph), true);
		}
	}
	else {
		// load from flash at startup
		preset_select = flashy.preset_select;
8000499a:	e0 6c 05 ec 	mov	r12,1516
		edit_mode = flashy.edit_mode;
8000499e:	e0 a0 0b cd 	rcall	80006138 <timer_add>
		flash_read();
800049a2:	30 09       	mov	r9,0
800049a4:	fe ca 03 68 	sub	r10,pc,872
800049a8:	33 2b       	mov	r11,50
800049aa:	e0 6c 05 98 	mov	r12,1432
800049ae:	e0 a0 0b c5 	rcall	80006138 <timer_add>
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
// main

int main(void)
800049b2:	30 09       	mov	r9,0
800049b4:	fe ca 03 90 	sub	r10,pc,912
		// load from flash at startup
		preset_select = flashy.preset_select;
		edit_mode = flashy.edit_mode;
		flash_read();
		for(i1=0;i1<8;i1++)
			glyph[i1] = flashy.glyph[preset_select][i1];
800049b8:	36 4b       	mov	r11,100
	else {
		// load from flash at startup
		preset_select = flashy.preset_select;
		edit_mode = flashy.edit_mode;
		flash_read();
		for(i1=0;i1<8;i1++)
800049ba:	e0 6c 05 b8 	mov	r12,1464
			glyph[i1] = flashy.glyph[preset_select][i1];
	}

	LENGTH = 15;
800049be:	e0 a0 0b bd 	rcall	80006138 <timer_add>
800049c2:	e0 69 27 10 	mov	r9,10000
	SIZE = 16;
800049c6:	e0 68 1a cc 	mov	r8,6860

	re = &refresh;
800049ca:	e0 67 06 04 	mov	r7,1540
800049ce:	b0 09       	st.h	r8[0x0],r9

	clock_pulse = &clock;
800049d0:	e0 66 1a d4 	mov	r6,6868
	clock_external = !gpio_get_pin_value(B09);
800049d4:	e0 6c 06 04 	mov	r12,1540
800049d8:	e0 a0 05 52 	rcall	8000547c <event_next>
800049dc:	cf c0       	breq	800049d4 <main+0x2a8>
800049de:	6e 08       	ld.w	r8,r7[0x0]
800049e0:	6e 1c       	ld.w	r12,r7[0x4]

	timer_add(&clockTimer,120,&clockTimer_callback, NULL);
800049e2:	ec 08 03 28 	ld.w	r8,r6[r8<<0x2]
800049e6:	5d 18       	icall	r8
800049e8:	cf 6b       	rjmp	800049d4 <main+0x2a8>
800049ea:	d7 03       	nop

800049ec <clock>:
800049ec:	d4 21       	pushm	r4-r7,lr
800049ee:	18 97       	mov	r7,r12
	timer_add(&keyTimer,50,&keyTimer_callback, NULL);
800049f0:	58 0c       	cp.w	r12,0
800049f2:	e0 80 04 1e 	breq	8000522e <clock+0x842>
800049f6:	32 ac       	mov	r12,42
800049f8:	e0 a0 10 3e 	rcall	80006a74 <gpio_set_gpio_pin>
	timer_add(&adcTimer,100,&adcTimer_callback, NULL);
800049fc:	e0 68 1a b6 	mov	r8,6838
80004a00:	30 09       	mov	r9,0
80004a02:	11 8a       	ld.ub	r10,r8[0x0]
80004a04:	f2 0a 18 00 	cp.b	r10,r9
	clock_temp = 10000; // out of ADC range to force tempo
80004a08:	c1 40       	breq	80004a30 <clock+0x44>
80004a0a:	b0 89       	st.b	r8[0x0],r9
80004a0c:	e0 69 1a 9b 	mov	r9,6811
80004a10:	e0 68 1a c5 	mov	r8,6853
}

// app event loop
void check_events(void) {
	static event_t e;
	if( event_next(&e) ) {
80004a14:	11 88       	ld.ub	r8,r8[0x0]
80004a16:	b2 88       	st.b	r9[0x0],r8
80004a18:	f0 09 15 04 	lsl	r9,r8,0x4
		(app_event_handlers)[e.type](e.data);
80004a1c:	f2 08 01 08 	sub	r8,r9,r8
80004a20:	a5 68       	lsl	r8,0x4
80004a22:	e0 69 0b 08 	mov	r9,2824
80004a26:	f2 08 07 09 	ld.ub	r9,r9[r8]
80004a2a:	e0 68 1a 93 	mov	r8,6803
80004a2e:	b0 89       	st.b	r8[0x0],r9
80004a30:	e0 68 1a ce 	mov	r8,6862
80004a34:	11 89       	ld.ub	r9,r8[0x0]
80004a36:	30 08       	mov	r8,0
80004a38:	f0 09 18 00 	cp.b	r9,r8
80004a3c:	c6 f0       	breq	80004b1a <clock+0x12e>
80004a3e:	e0 6a 0b 01 	mov	r10,2817
80004a42:	e0 68 0b 04 	mov	r8,2820
80004a46:	11 89       	ld.ub	r9,r8[0x0]
80004a48:	b4 89       	st.b	r10[0x0],r9
80004a4a:	e0 6a 0b 08 	mov	r10,2824
80004a4e:	f5 3c 0f 81 	ld.ub	r12,r10[3969]
80004a52:	f2 0c 18 00 	cp.b	r12,r9
80004a56:	c0 41       	brne	80004a5e <clock+0x72>
80004a58:	f5 39 0f 80 	ld.ub	r9,r10[3968]
80004a5c:	c0 28       	rjmp	80004a60 <clock+0x74>
80004a5e:	2f f9       	sub	r9,-1
80004a60:	b0 89       	st.b	r8[0x0],r9
80004a62:	e0 68 0b 01 	mov	r8,2817
80004a66:	30 fc       	mov	r12,15
80004a68:	11 87       	ld.ub	r7,r8[0x0]
80004a6a:	e0 6b 0b 08 	mov	r11,2824
80004a6e:	30 08       	mov	r8,0
80004a70:	ee c7 f8 80 	sub	r7,r7,-1920
80004a74:	10 99       	mov	r9,r8
80004a76:	e0 6a 06 0c 	mov	r10,1548
80004a7a:	c1 28       	rjmp	80004a9e <clock+0xb2>
80004a7c:	f6 07 05 15 	ld.uh	r5,r11[r7<<0x1]
80004a80:	f0 ce ff ff 	sub	lr,r8,-1

			count = 0;
			for(i1=0;i1<16;i1++) {
				if((w.series_list[series_pos] >> i1) & 1) {
					found[count] = i1;
					count++;
80004a84:	f2 c6 ff ff 	sub	r6,r9,-1
			// print_dbg_ulong(series_next);
			// print_dbg(" pos ");
			// print_dbg_ulong(series_pos);

			count = 0;
			for(i1=0;i1<16;i1++) {
80004a88:	ea 08 08 45 	asr	r5,r5,r8
80004a8c:	ed b5 00 00 	bld	r5,0x0
80004a90:	c0 51       	brne	80004a9a <clock+0xae>
80004a92:	f4 09 0a 18 	st.h	r10[r9<<0x1],r8
80004a96:	f3 d6 c0 08 	bfextu	r9,r6,0x0,0x8
80004a9a:	f1 de c0 08 	bfextu	r8,lr,0x0,0x8
					found[count] = i1;
					count++;
				}
			}

			if(count == 1)
80004a9e:	f8 08 18 00 	cp.b	r8,r12
80004aa2:	fe 98 ff ed 	brls	80004a7c <clock+0x90>
				next_pattern = found[0];
80004aa6:	e0 65 05 6c 	mov	r5,1388
			else {

				next_pattern = found[rnd()%count];
80004aaa:	e0 6a 05 94 	mov	r10,1428
80004aae:	aa 89       	st.b	r5[0x0],r9
80004ab0:	b4 88       	st.b	r10[0x0],r8
80004ab2:	e0 66 1a c5 	mov	r6,6853
			}

			pattern = next_pattern;
80004ab6:	e0 67 06 0c 	mov	r7,1548
80004aba:	30 18       	mov	r8,1
80004abc:	f0 09 18 00 	cp.b	r9,r8
			series_playing = pattern;
80004ac0:	c0 31       	brne	80004ac6 <clock+0xda>
80004ac2:	8e 08       	ld.sh	r8,r7[0x0]
			if(w.wp[pattern].step_mode == mReverse)
80004ac4:	c0 88       	rjmp	80004ad4 <clock+0xe8>
80004ac6:	e0 a0 0b 77 	rcall	800061b4 <rnd>
80004aca:	0b 88       	ld.ub	r8,r5[0x0]
80004acc:	f8 08 0d 08 	divu	r8,r12,r8
80004ad0:	ee 09 04 18 	ld.sh	r8,r7[r9<<0x1]
80004ad4:	e0 69 1a 9b 	mov	r9,6811
80004ad8:	ac 88       	st.b	r6[0x0],r8
				next_pos = w.wp[pattern].loop_end;
80004ada:	e0 68 1a c5 	mov	r8,6853
80004ade:	11 88       	ld.ub	r8,r8[0x0]
80004ae0:	b2 88       	st.b	r9[0x0],r8
80004ae2:	e0 69 1a d0 	mov	r9,6864
80004ae6:	b2 88       	st.b	r9[0x0],r8
80004ae8:	f0 09 15 04 	lsl	r9,r8,0x4
80004aec:	f2 08 01 08 	sub	r8,r9,r8
80004af0:	a5 68       	lsl	r8,0x4
80004af2:	e0 69 0b 08 	mov	r9,2824
80004af6:	10 09       	add	r9,r8
80004af8:	e0 68 1a 93 	mov	r8,6803
80004afc:	72 3a       	ld.w	r10,r9[0xc]
80004afe:	58 1a       	cp.w	r10,1
80004b00:	c0 41       	brne	80004b08 <clock+0x11c>
80004b02:	13 99       	ld.ub	r9,r9[0x1]
80004b04:	c0 38       	rjmp	80004b0a <clock+0x11e>
80004b06:	d7 03       	nop
80004b08:	13 89       	ld.ub	r9,r9[0x0]
80004b0a:	b0 89       	st.b	r8[0x0],r9
80004b0c:	e0 69 1a ce 	mov	r9,6862
80004b10:	30 08       	mov	r8,0
80004b12:	b2 88       	st.b	r9[0x0],r8
80004b14:	e0 69 1a c4 	mov	r9,6852
			else
				next_pos = w.wp[pattern].loop_start;
80004b18:	b2 88       	st.b	r9[0x0],r8
80004b1a:	e0 68 1a 93 	mov	r8,6803

			series_jump = 0;
80004b1e:	11 89       	ld.ub	r9,r8[0x0]
80004b20:	e0 68 0b 02 	mov	r8,2818
			series_step = 0;
80004b24:	b0 89       	st.b	r8[0x0],r9
		}

		pos = next_pos;
80004b26:	e0 68 1a b8 	mov	r8,6840
80004b2a:	11 8a       	ld.ub	r10,r8[0x0]
80004b2c:	30 08       	mov	r8,0

		// live param record
		if(param_accept && live_in) {
80004b2e:	f0 0a 18 00 	cp.b	r10,r8
80004b32:	c2 80       	breq	80004b82 <clock+0x196>
80004b34:	e0 6a 1a 94 	mov	r10,6804
80004b38:	15 8a       	ld.ub	r10,r10[0x0]
80004b3a:	f0 0a 18 00 	cp.b	r10,r8
80004b3e:	c2 20       	breq	80004b82 <clock+0x196>
80004b40:	e0 6a 1a 9b 	mov	r10,6811
			param_dest = &w.wp[pattern].cv_curves[edit_cv_ch][pos];
80004b44:	15 8a       	ld.ub	r10,r10[0x0]
80004b46:	5c 69       	casts.b	r9
80004b48:	e0 68 0b 08 	mov	r8,2824
80004b4c:	f4 0b 15 04 	lsl	r11,r10,0x4
80004b50:	e0 67 0a f4 	mov	r7,2804
80004b54:	14 1b       	sub	r11,r10
80004b56:	e0 6a 1a b7 	mov	r10,6839
			w.wp[pattern].cv_curves[edit_cv_ch][pos] = adc[1];
80004b5a:	15 8a       	ld.ub	r10,r10[0x0]
80004b5c:	a5 6a       	lsl	r10,0x4

		pos = next_pos;

		// live param record
		if(param_accept && live_in) {
			param_dest = &w.wp[pattern].cv_curves[edit_cv_ch][pos];
80004b5e:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
80004b62:	a5 6b       	lsl	r11,0x4
80004b64:	12 0c       	add	r12,r9
80004b66:	f6 cb ff 70 	sub	r11,r11,-144
80004b6a:	f4 09 00 09 	add	r9,r10,r9
80004b6e:	10 0b       	add	r11,r8
80004b70:	f6 09 00 19 	add	r9,r11,r9<<0x1
			w.wp[pattern].cv_curves[edit_cv_ch][pos] = adc[1];
80004b74:	8f 09       	st.w	r7[0x0],r9
80004b76:	2b 8c       	sub	r12,-72
80004b78:	e0 69 1a a0 	mov	r9,6816
		}

		// calc next step
		if(w.wp[pattern].step_mode == mForward) { 		// FORWARD
80004b7c:	92 19       	ld.sh	r9,r9[0x2]
80004b7e:	f0 0c 0a 19 	st.h	r8[r12<<0x1],r9
80004b82:	e0 66 1a 9b 	mov	r6,6811
80004b86:	0d 88       	ld.ub	r8,r6[0x0]
80004b88:	f0 09 15 04 	lsl	r9,r8,0x4
80004b8c:	e0 67 0b 08 	mov	r7,2824
80004b90:	f2 08 01 08 	sub	r8,r9,r8
80004b94:	a5 68       	lsl	r8,0x4
			if(pos == w.wp[pattern].loop_end) next_pos = w.wp[pattern].loop_start;
80004b96:	ee 08 00 08 	add	r8,r7,r8
80004b9a:	70 39       	ld.w	r9,r8[0xc]
80004b9c:	58 09       	cp.w	r9,0
80004b9e:	c1 41       	brne	80004bc6 <clock+0x1da>
80004ba0:	e0 6a 0b 02 	mov	r10,2818
80004ba4:	11 9b       	ld.ub	r11,r8[0x1]
			else if(pos >= LENGTH) next_pos = 0;
80004ba6:	f5 2a 00 00 	ld.sb	r10,r10[0]
80004baa:	16 3a       	cp.w	r10,r11
80004bac:	c0 31       	brne	80004bb2 <clock+0x1c6>
80004bae:	11 89       	ld.ub	r9,r8[0x0]
			else next_pos++;
80004bb0:	c1 68       	rjmp	80004bdc <clock+0x1f0>
80004bb2:	e0 68 0b 03 	mov	r8,2819
			cut_pos = 0;
		}
		else if(w.wp[pattern].step_mode == mReverse) {	// REVERSE
80004bb6:	11 8b       	ld.ub	r11,r8[0x0]
80004bb8:	e0 68 1a 93 	mov	r8,6803
			if(pos == w.wp[pattern].loop_start)
80004bbc:	16 3a       	cp.w	r10,r11
80004bbe:	c1 f4       	brge	80004bfc <clock+0x210>
80004bc0:	11 89       	ld.ub	r9,r8[0x0]
80004bc2:	2f f9       	sub	r9,-1
80004bc4:	c1 c8       	rjmp	80004bfc <clock+0x210>
80004bc6:	58 19       	cp.w	r9,1
				next_pos = w.wp[pattern].loop_end;
80004bc8:	c1 e1       	brne	80004c04 <clock+0x218>
80004bca:	e0 69 0b 02 	mov	r9,2818
80004bce:	11 8a       	ld.ub	r10,r8[0x0]
			else if(pos <= 0)
80004bd0:	13 89       	ld.ub	r9,r9[0x0]
80004bd2:	f7 d9 b0 08 	bfexts	r11,r9,0x0,0x8
80004bd6:	14 3b       	cp.w	r11,r10
80004bd8:	c0 51       	brne	80004be2 <clock+0x1f6>
				next_pos = LENGTH;
80004bda:	11 99       	ld.ub	r9,r8[0x1]
80004bdc:	e0 68 1a 93 	mov	r8,6803
			else next_pos--;
80004be0:	c0 e8       	rjmp	80004bfc <clock+0x210>
80004be2:	e0 68 1a 93 	mov	r8,6803
			cut_pos = 0;
80004be6:	30 0a       	mov	r10,0
80004be8:	f4 09 18 00 	cp.b	r9,r10
80004bec:	e0 89 00 06 	brgt	80004bf8 <clock+0x20c>
80004bf0:	e0 69 0b 03 	mov	r9,2819
80004bf4:	13 89       	ld.ub	r9,r9[0x0]
80004bf6:	c0 38       	rjmp	80004bfc <clock+0x210>
80004bf8:	11 89       	ld.ub	r9,r8[0x0]
80004bfa:	20 19       	sub	r9,1
80004bfc:	b0 89       	st.b	r8[0x0],r9
80004bfe:	30 09       	mov	r9,0
80004c00:	c7 d8       	rjmp	80004cfa <clock+0x30e>
80004c02:	d7 03       	nop
80004c04:	58 29       	cp.w	r9,2
80004c06:	c5 91       	brne	80004cb8 <clock+0x2cc>
80004c08:	e0 67 1a b4 	mov	r7,6836
80004c0c:	0f 86       	ld.ub	r6,r7[0x0]
80004c0e:	e0 a0 0a d3 	rcall	800061b4 <rnd>
80004c12:	20 16       	sub	r6,1
80004c14:	30 38       	mov	r8,3
80004c16:	f8 08 0d 08 	divu	r8,r12,r8
80004c1a:	12 06       	add	r6,r9
		}
		else if(w.wp[pattern].step_mode == mDrunk) {	// DRUNK
80004c1c:	5c 56       	castu.b	r6
80004c1e:	ae 86       	st.b	r7[0x0],r6
			drunk_step += (rnd() % 3) - 1; // -1 to 1
80004c20:	3f f8       	mov	r8,-1
80004c22:	f0 06 18 00 	cp.b	r6,r8
80004c26:	c0 65       	brlt	80004c32 <clock+0x246>
80004c28:	30 18       	mov	r8,1
80004c2a:	f0 06 18 00 	cp.b	r6,r8
80004c2e:	e0 8a 00 03 	brle	80004c34 <clock+0x248>
80004c32:	ae 88       	st.b	r7[0x0],r8
80004c34:	e0 69 1a b4 	mov	r9,6836
			if(drunk_step < -1) drunk_step = -1;
80004c38:	e0 68 1a 93 	mov	r8,6803
80004c3c:	13 87       	ld.ub	r7,r9[0x0]
			else if(drunk_step > 1) drunk_step = 1;
80004c3e:	11 89       	ld.ub	r9,r8[0x0]
80004c40:	ee 09 00 09 	add	r9,r7,r9
80004c44:	5c 59       	castu.b	r9
80004c46:	b0 89       	st.b	r8[0x0],r9
80004c48:	30 0a       	mov	r10,0

			next_pos += drunk_step;
80004c4a:	e0 6b 0b 03 	mov	r11,2819
80004c4e:	f4 09 18 00 	cp.b	r9,r10
80004c52:	c0 34       	brge	80004c58 <clock+0x26c>
80004c54:	17 89       	ld.ub	r9,r11[0x0]
80004c56:	c5 08       	rjmp	80004cf6 <clock+0x30a>
80004c58:	5c 69       	casts.b	r9
			if(next_pos < 0) 
80004c5a:	17 8b       	ld.ub	r11,r11[0x0]
80004c5c:	16 39       	cp.w	r9,r11
80004c5e:	e0 89 00 1a 	brgt	80004c92 <clock+0x2a6>
80004c62:	e0 6a 1a 9b 	mov	r10,6811
				next_pos = LENGTH;
80004c66:	15 8a       	ld.ub	r10,r10[0x0]
			else if(next_pos > LENGTH) 
80004c68:	f4 0b 15 04 	lsl	r11,r10,0x4
80004c6c:	f6 0a 01 0a 	sub	r10,r11,r10
80004c70:	e0 6b 0b 08 	mov	r11,2824
				next_pos = 0;
			else if(w.wp[pattern].loop_dir == 1 && next_pos < w.wp[pattern].loop_start)
80004c74:	a5 6a       	lsl	r10,0x4
80004c76:	30 1c       	mov	r12,1
80004c78:	f6 0a 00 0a 	add	r10,r11,r10
80004c7c:	15 bb       	ld.ub	r11,r10[0x3]
80004c7e:	f8 0b 18 00 	cp.b	r11,r12
80004c82:	c0 a1       	brne	80004c96 <clock+0x2aa>
80004c84:	15 9b       	ld.ub	r11,r10[0x1]
80004c86:	15 8a       	ld.ub	r10,r10[0x0]
80004c88:	14 39       	cp.w	r9,r10
80004c8a:	c1 55       	brlt	80004cb4 <clock+0x2c8>
80004c8c:	16 39       	cp.w	r9,r11
80004c8e:	e0 8a 00 35 	brle	80004cf8 <clock+0x30c>
80004c92:	b0 8a       	st.b	r8[0x0],r10
80004c94:	c3 28       	rjmp	80004cf8 <clock+0x30c>
80004c96:	30 26       	mov	r6,2
				next_pos = w.wp[pattern].loop_end;
			else if(w.wp[pattern].loop_dir == 1 && next_pos > w.wp[pattern].loop_end)
80004c98:	ec 0b 18 00 	cp.b	r11,r6
80004c9c:	c2 e1       	brne	80004cf8 <clock+0x30c>
				next_pos = w.wp[pattern].loop_start;
80004c9e:	15 8b       	ld.ub	r11,r10[0x0]
				next_pos = LENGTH;
			else if(next_pos > LENGTH) 
				next_pos = 0;
			else if(w.wp[pattern].loop_dir == 1 && next_pos < w.wp[pattern].loop_start)
				next_pos = w.wp[pattern].loop_end;
			else if(w.wp[pattern].loop_dir == 1 && next_pos > w.wp[pattern].loop_end)
80004ca0:	16 39       	cp.w	r9,r11
				next_pos = w.wp[pattern].loop_start;
			else if(w.wp[pattern].loop_dir == 2 && next_pos < w.wp[pattern].loop_start && next_pos > w.wp[pattern].loop_end) {
80004ca2:	c2 b4       	brge	80004cf8 <clock+0x30c>
80004ca4:	15 9a       	ld.ub	r10,r10[0x1]
80004ca6:	14 39       	cp.w	r9,r10
80004ca8:	e0 8a 00 28 	brle	80004cf8 <clock+0x30c>
80004cac:	f8 07 18 00 	cp.b	r7,r12
80004cb0:	f4 0b 17 10 	movne	r11,r10
80004cb4:	b0 8b       	st.b	r8[0x0],r11
80004cb6:	c2 18       	rjmp	80004cf8 <clock+0x30c>
				if(drunk_step == 1)
					next_pos = w.wp[pattern].loop_start;
80004cb8:	58 39       	cp.w	r9,3
80004cba:	c2 31       	brne	80004d00 <clock+0x314>
80004cbc:	e0 a0 0a 7c 	rcall	800061b4 <rnd>
80004cc0:	0d 89       	ld.ub	r9,r6[0x0]
80004cc2:	f2 0a 15 04 	lsl	r10,r9,0x4
80004cc6:	f4 09 01 09 	sub	r9,r10,r9
80004cca:	a5 69       	lsl	r9,0x4
80004ccc:	e0 68 1a 93 	mov	r8,6803
80004cd0:	12 07       	add	r7,r9
80004cd2:	0f 89       	ld.ub	r9,r7[0x0]
80004cd4:	0f aa       	ld.ub	r10,r7[0x2]
80004cd6:	2f fa       	sub	r10,-1
80004cd8:	f8 0a 0d 0a 	divu	r10,r12,r10
					next_pos = w.wp[pattern].loop_end;
			}

			cut_pos = 1;
 		}
		else if(w.wp[pattern].step_mode == mRandom) {	// RANDOM
80004cdc:	16 09       	add	r9,r11
80004cde:	5c 59       	castu.b	r9
			next_pos = (rnd() % (w.wp[pattern].loop_len + 1)) + w.wp[pattern].loop_start;
80004ce0:	b0 89       	st.b	r8[0x0],r9
80004ce2:	e0 6a 0b 03 	mov	r10,2819
80004ce6:	f7 d9 b0 08 	bfexts	r11,r9,0x0,0x8
80004cea:	15 8a       	ld.ub	r10,r10[0x0]
80004cec:	14 3b       	cp.w	r11,r10
80004cee:	e0 8a 00 05 	brle	80004cf8 <clock+0x30c>
80004cf2:	5c da       	com	r10
80004cf4:	14 09       	add	r9,r10
80004cf6:	b0 89       	st.b	r8[0x0],r9
80004cf8:	30 19       	mov	r9,1
80004cfa:	e0 68 1a c2 	mov	r8,6850
80004cfe:	b0 89       	st.b	r8[0x0],r9
80004d00:	e0 68 0b 02 	mov	r8,2818
			// print_dbg("\r\nnext pos:");
			// print_dbg_ulong(next_pos);
			if(next_pos > LENGTH) next_pos -= LENGTH + 1;
80004d04:	e0 6b 0b 08 	mov	r11,2824
80004d08:	f1 2a 00 00 	ld.sb	r10,r8[0]
80004d0c:	e0 68 1a 9b 	mov	r8,6811
80004d10:	11 88       	ld.ub	r8,r8[0x0]
80004d12:	f0 09 15 04 	lsl	r9,r8,0x4
80004d16:	10 19       	sub	r9,r8
			cut_pos = 1;
80004d18:	a5 69       	lsl	r9,0x4
80004d1a:	f6 09 00 09 	add	r9,r11,r9
		}

		// next pattern?
		if(pos == w.wp[pattern].loop_end && w.wp[pattern].step_mode == mForward) {
80004d1e:	13 9b       	ld.ub	r11,r9[0x1]
80004d20:	16 3a       	cp.w	r10,r11
80004d22:	c0 41       	brne	80004d2a <clock+0x33e>
80004d24:	72 39       	ld.w	r9,r9[0xc]
80004d26:	58 09       	cp.w	r9,0
80004d28:	c0 f0       	breq	80004d46 <clock+0x35a>
80004d2a:	e0 6b 0b 08 	mov	r11,2824
80004d2e:	f0 09 15 04 	lsl	r9,r8,0x4
80004d32:	10 19       	sub	r9,r8
80004d34:	a5 69       	lsl	r9,0x4
80004d36:	f6 09 00 09 	add	r9,r11,r9
80004d3a:	13 8b       	ld.ub	r11,r9[0x0]
80004d3c:	16 3a       	cp.w	r10,r11
80004d3e:	c1 21       	brne	80004d62 <clock+0x376>
80004d40:	72 39       	ld.w	r9,r9[0xc]
			if(edit_mode == mSeries) 
				series_jump++;
			else if(next_pattern != pattern)
				pattern_jump++;
		}
		else if(pos == w.wp[pattern].loop_start && w.wp[pattern].step_mode == mReverse) {
80004d42:	58 19       	cp.w	r9,1
80004d44:	c0 f1       	brne	80004d62 <clock+0x376>
80004d46:	e0 69 1a c8 	mov	r9,6856
80004d4a:	72 09       	ld.w	r9,r9[0x0]
80004d4c:	58 29       	cp.w	r9,2
80004d4e:	c1 a0       	breq	80004d82 <clock+0x396>
80004d50:	e0 69 1a c5 	mov	r9,6853
80004d54:	13 89       	ld.ub	r9,r9[0x0]
80004d56:	f0 09 18 00 	cp.b	r9,r8
80004d5a:	c1 90       	breq	80004d8c <clock+0x3a0>
			if(edit_mode == mSeries) 
80004d5c:	e0 68 1a b6 	mov	r8,6838
80004d60:	c1 38       	rjmp	80004d86 <clock+0x39a>
80004d62:	f0 0a 15 04 	lsl	r10,r8,0x4
				series_jump++;
			else if(next_pattern != pattern)
80004d66:	e0 69 1a c4 	mov	r9,6852
80004d6a:	f4 08 01 08 	sub	r8,r10,r8
				pattern_jump++;
80004d6e:	13 89       	ld.ub	r9,r9[0x0]
80004d70:	a5 68       	lsl	r8,0x4
		}
		else if(series_step == w.wp[pattern].loop_len) {
80004d72:	e0 6a 0b 08 	mov	r10,2824
80004d76:	f4 08 00 08 	add	r8,r10,r8
80004d7a:	11 a8       	ld.ub	r8,r8[0x2]
80004d7c:	f0 09 18 00 	cp.b	r9,r8
80004d80:	c0 61       	brne	80004d8c <clock+0x3a0>
80004d82:	e0 68 1a ce 	mov	r8,6862
80004d86:	11 89       	ld.ub	r9,r8[0x0]
80004d88:	2f f9       	sub	r9,-1
80004d8a:	b0 89       	st.b	r8[0x0],r9
80004d8c:	e0 68 1a c8 	mov	r8,6856
			series_jump++;
80004d90:	70 08       	ld.w	r8,r8[0x0]
80004d92:	58 28       	cp.w	r8,2
80004d94:	c0 61       	brne	80004da0 <clock+0x3b4>
		}

		if(edit_mode == mSeries)
80004d96:	e0 68 1a c4 	mov	r8,6852
80004d9a:	11 89       	ld.ub	r9,r8[0x0]
80004d9c:	2f f9       	sub	r9,-1
			series_step++;
80004d9e:	b0 89       	st.b	r8[0x0],r9
80004da0:	30 08       	mov	r8,0
80004da2:	e0 67 1a b9 	mov	r7,6841


		// TRIGGER
		triggered = 0;
80004da6:	ae 88       	st.b	r7[0x0],r8
80004da8:	e0 a0 0a 06 	rcall	800061b4 <rnd>
		if((rnd() % 255) < w.wp[pattern].step_probs[pos]) {
80004dac:	e0 6a 00 ff 	mov	r10,255
80004db0:	f8 0a 0d 0a 	divu	r10,r12,r10
80004db4:	e0 68 1a 9b 	mov	r8,6811
80004db8:	16 9a       	mov	r10,r11
80004dba:	11 89       	ld.ub	r9,r8[0x0]
80004dbc:	f2 0b 15 04 	lsl	r11,r9,0x4
80004dc0:	e0 68 0b 02 	mov	r8,2818
80004dc4:	e0 66 0b 08 	mov	r6,2824
80004dc8:	f1 28 00 00 	ld.sb	r8,r8[0]
80004dcc:	f6 09 01 09 	sub	r9,r11,r9
80004dd0:	f2 0b 15 04 	lsl	r11,r9,0x4
80004dd4:	ec 0b 00 0b 	add	r11,r6,r11
80004dd8:	10 0b       	add	r11,r8
80004dda:	f7 35 00 20 	ld.ub	r5,r11[32]
80004dde:	0a 3a       	cp.w	r10,r5
80004de0:	e0 82 00 ed 	brhs	80004fba <clock+0x5ce>
			
			if(w.wp[pattern].step_choice & 1<<pos) {
80004de4:	a3 69       	lsl	r9,0x2
80004de6:	2f f9       	sub	r9,-1
80004de8:	ec 09 05 29 	ld.uh	r9,r6[r9<<0x2]
80004dec:	f2 08 08 48 	asr	r8,r9,r8
80004df0:	ed b8 00 00 	bld	r8,0x0
80004df4:	c3 e1       	brne	80004e70 <clock+0x484>
				count = 0;
				for(i1=0;i1<4;i1++)
					if(w.wp[pattern].steps[pos] >> i1 & 1) {
80004df6:	30 09       	mov	r9,0
		triggered = 0;
		if((rnd() % 255) < w.wp[pattern].step_probs[pos]) {
			
			if(w.wp[pattern].step_choice & 1<<pos) {
				count = 0;
				for(i1=0;i1<4;i1++)
80004df8:	2f 0b       	sub	r11,-16

		// TRIGGER
		triggered = 0;
		if((rnd() % 255) < w.wp[pattern].step_probs[pos]) {
			
			if(w.wp[pattern].step_choice & 1<<pos) {
80004dfa:	30 3c       	mov	r12,3
				count = 0;
				for(i1=0;i1<4;i1++)
					if(w.wp[pattern].steps[pos] >> i1 & 1) {
						found[count] = i1;
80004dfc:	12 98       	mov	r8,r9
		triggered = 0;
		if((rnd() % 255) < w.wp[pattern].step_probs[pos]) {
			
			if(w.wp[pattern].step_choice & 1<<pos) {
				count = 0;
				for(i1=0;i1<4;i1++)
80004dfe:	e0 6a 06 0c 	mov	r10,1548
80004e02:	c1 18       	rjmp	80004e24 <clock+0x438>
80004e04:	17 86       	ld.ub	r6,r11[0x0]
80004e06:	f2 ce ff ff 	sub	lr,r9,-1
80004e0a:	f0 c7 ff ff 	sub	r7,r8,-1
80004e0e:	ec 09 08 46 	asr	r6,r6,r9
80004e12:	ed b6 00 00 	bld	r6,0x0
80004e16:	c0 51       	brne	80004e20 <clock+0x434>
80004e18:	f4 08 0a 19 	st.h	r10[r8<<0x1],r9
80004e1c:	f1 d7 c0 08 	bfextu	r8,r7,0x0,0x8
80004e20:	f3 de c0 08 	bfextu	r9,lr,0x0,0x8
80004e24:	f8 09 18 00 	cp.b	r9,r12
80004e28:	fe 98 ff ee 	brls	80004e04 <clock+0x418>
80004e2c:	e0 65 05 6c 	mov	r5,1388
80004e30:	e0 6a 05 94 	mov	r10,1428
80004e34:	aa 88       	st.b	r5[0x0],r8
80004e36:	b4 89       	st.b	r10[0x0],r9
					if(w.wp[pattern].steps[pos] >> i1 & 1) {
80004e38:	58 08       	cp.w	r8,0
						found[count] = i1;
						count++;
80004e3a:	c0 51       	brne	80004e44 <clock+0x458>
80004e3c:	e0 69 1a b9 	mov	r9,6841
80004e40:	b2 88       	st.b	r9[0x0],r8
		if((rnd() % 255) < w.wp[pattern].step_probs[pos]) {
			
			if(w.wp[pattern].step_choice & 1<<pos) {
				count = 0;
				for(i1=0;i1<4;i1++)
					if(w.wp[pattern].steps[pos] >> i1 & 1) {
80004e42:	c1 a8       	rjmp	80004e76 <clock+0x48a>
80004e44:	e0 67 06 0c 	mov	r7,1548
80004e48:	e0 66 1a b9 	mov	r6,6841
						found[count] = i1;
80004e4c:	30 19       	mov	r9,1
80004e4e:	f2 08 18 00 	cp.b	r8,r9
						count++;
80004e52:	c0 31       	brne	80004e58 <clock+0x46c>
80004e54:	8e 88       	ld.uh	r8,r7[0x0]
80004e56:	c0 88       	rjmp	80004e66 <clock+0x47a>
		triggered = 0;
		if((rnd() % 255) < w.wp[pattern].step_probs[pos]) {
			
			if(w.wp[pattern].step_choice & 1<<pos) {
				count = 0;
				for(i1=0;i1<4;i1++)
80004e58:	e0 a0 09 ae 	rcall	800061b4 <rnd>
80004e5c:	0b 88       	ld.ub	r8,r5[0x0]
80004e5e:	f8 08 0d 08 	divu	r8,r12,r8
80004e62:	ee 09 05 18 	ld.uh	r8,r7[r9<<0x1]
80004e66:	30 19       	mov	r9,1
					if(w.wp[pattern].steps[pos] >> i1 & 1) {
						found[count] = i1;
						count++;
					}

				if(count == 0)
80004e68:	f2 08 09 48 	lsl	r8,r9,r8
					triggered = 0;
80004e6c:	ac 88       	st.b	r6[0x0],r8
80004e6e:	c0 48       	rjmp	80004e76 <clock+0x48a>
80004e70:	f7 38 00 10 	ld.ub	r8,r11[16]
80004e74:	ae 88       	st.b	r7[0x0],r8
				else if(count == 1)
80004e76:	e0 69 1a 9b 	mov	r9,6811
80004e7a:	e0 68 0b 08 	mov	r8,2824
					triggered = 1<<found[0];
80004e7e:	13 8a       	ld.ub	r10,r9[0x0]
80004e80:	30 09       	mov	r9,0
				else
					triggered = 1<<found[rnd()%count];
80004e82:	f4 0b 15 04 	lsl	r11,r10,0x4
80004e86:	f6 0a 01 0a 	sub	r10,r11,r10
80004e8a:	a1 7a       	lsl	r10,0x1
80004e8c:	2f fa       	sub	r10,-1
80004e8e:	f0 0a 07 3a 	ld.ub	r10,r8[r10<<0x3]
80004e92:	f2 0a 18 00 	cp.b	r10,r9
80004e96:	c4 01       	brne	80004f16 <clock+0x52a>
80004e98:	e0 69 1a b9 	mov	r9,6841
			}	
			else {
				triggered = w.wp[pattern].steps[pos];
80004e9c:	13 89       	ld.ub	r9,r9[0x0]
80004e9e:	ed b9 00 00 	bld	r9,0x0
			}
			
			if(w.wp[pattern].tr_mode == 0) {
80004ea2:	c0 91       	brne	80004eb4 <clock+0x4c8>
80004ea4:	f1 38 0f 82 	ld.ub	r8,r8[3970]
80004ea8:	f4 08 18 00 	cp.b	r8,r10
80004eac:	c0 40       	breq	80004eb4 <clock+0x4c8>
80004eae:	32 0c       	mov	r12,32
80004eb0:	e0 a0 0d e2 	rcall	80006a74 <gpio_set_gpio_pin>
80004eb4:	e0 68 1a b9 	mov	r8,6841
80004eb8:	11 88       	ld.ub	r8,r8[0x0]
80004eba:	ed b8 00 01 	bld	r8,0x1
				if(triggered & 0x1 && w.tr_mute[0]) gpio_set_gpio_pin(B00);
80004ebe:	c0 c1       	brne	80004ed6 <clock+0x4ea>
80004ec0:	e0 68 0b 08 	mov	r8,2824
80004ec4:	f1 39 0f 83 	ld.ub	r9,r8[3971]
80004ec8:	30 08       	mov	r8,0
80004eca:	f0 09 18 00 	cp.b	r9,r8
80004ece:	c0 40       	breq	80004ed6 <clock+0x4ea>
80004ed0:	32 1c       	mov	r12,33
80004ed2:	e0 a0 0d d1 	rcall	80006a74 <gpio_set_gpio_pin>
80004ed6:	e0 68 1a b9 	mov	r8,6841
				if(triggered & 0x2 && w.tr_mute[1]) gpio_set_gpio_pin(B01);
80004eda:	11 88       	ld.ub	r8,r8[0x0]
80004edc:	ed b8 00 02 	bld	r8,0x2
80004ee0:	c0 c1       	brne	80004ef8 <clock+0x50c>
80004ee2:	e0 68 0b 08 	mov	r8,2824
80004ee6:	f1 39 0f 84 	ld.ub	r9,r8[3972]
80004eea:	30 08       	mov	r8,0
80004eec:	f0 09 18 00 	cp.b	r9,r8
80004ef0:	c0 40       	breq	80004ef8 <clock+0x50c>
80004ef2:	32 2c       	mov	r12,34
80004ef4:	e0 a0 0d c0 	rcall	80006a74 <gpio_set_gpio_pin>
				if(triggered & 0x4 && w.tr_mute[2]) gpio_set_gpio_pin(B02);
80004ef8:	e0 68 1a b9 	mov	r8,6841
80004efc:	11 88       	ld.ub	r8,r8[0x0]
80004efe:	ed b8 00 03 	bld	r8,0x3
80004f02:	c5 c1       	brne	80004fba <clock+0x5ce>
80004f04:	e0 68 0b 08 	mov	r8,2824
80004f08:	f1 39 0f 85 	ld.ub	r9,r8[3973]
80004f0c:	30 08       	mov	r8,0
80004f0e:	f0 09 18 00 	cp.b	r9,r8
80004f12:	c5 40       	breq	80004fba <clock+0x5ce>
				if(triggered & 0x8 && w.tr_mute[3]) gpio_set_gpio_pin(B03);
80004f14:	c4 c8       	rjmp	80004fac <clock+0x5c0>
80004f16:	f1 38 0f 82 	ld.ub	r8,r8[3970]
80004f1a:	f2 08 18 00 	cp.b	r8,r9
80004f1e:	c0 e0       	breq	80004f3a <clock+0x54e>
80004f20:	e0 68 1a b9 	mov	r8,6841
80004f24:	11 88       	ld.ub	r8,r8[0x0]
80004f26:	ed b8 00 00 	bld	r8,0x0
80004f2a:	c0 51       	brne	80004f34 <clock+0x548>
80004f2c:	32 0c       	mov	r12,32
			} else {
				if(w.tr_mute[0]) {
80004f2e:	e0 a0 0d a3 	rcall	80006a74 <gpio_set_gpio_pin>
80004f32:	c0 48       	rjmp	80004f3a <clock+0x54e>
80004f34:	32 0c       	mov	r12,32
80004f36:	e0 a0 0d ac 	rcall	80006a8e <gpio_clr_gpio_pin>
					if(triggered & 0x1) gpio_set_gpio_pin(B00);
80004f3a:	e0 68 0b 08 	mov	r8,2824
80004f3e:	f1 39 0f 83 	ld.ub	r9,r8[3971]
80004f42:	30 08       	mov	r8,0
80004f44:	f0 09 18 00 	cp.b	r9,r8
80004f48:	c0 f0       	breq	80004f66 <clock+0x57a>
					else gpio_clr_gpio_pin(B00);
80004f4a:	e0 68 1a b9 	mov	r8,6841
80004f4e:	11 88       	ld.ub	r8,r8[0x0]
				}
				if(w.tr_mute[1]) {
80004f50:	ed b8 00 01 	bld	r8,0x1
80004f54:	c0 61       	brne	80004f60 <clock+0x574>
80004f56:	32 1c       	mov	r12,33
80004f58:	e0 a0 0d 8e 	rcall	80006a74 <gpio_set_gpio_pin>
80004f5c:	c0 58       	rjmp	80004f66 <clock+0x57a>
					if(triggered & 0x2) gpio_set_gpio_pin(B01);
80004f5e:	d7 03       	nop
80004f60:	32 1c       	mov	r12,33
80004f62:	e0 a0 0d 96 	rcall	80006a8e <gpio_clr_gpio_pin>
80004f66:	e0 68 0b 08 	mov	r8,2824
80004f6a:	f1 39 0f 84 	ld.ub	r9,r8[3972]
80004f6e:	30 08       	mov	r8,0
80004f70:	f0 09 18 00 	cp.b	r9,r8
80004f74:	c0 e0       	breq	80004f90 <clock+0x5a4>
80004f76:	e0 68 1a b9 	mov	r8,6841
80004f7a:	11 88       	ld.ub	r8,r8[0x0]
80004f7c:	ed b8 00 02 	bld	r8,0x2
80004f80:	c0 51       	brne	80004f8a <clock+0x59e>
80004f82:	32 2c       	mov	r12,34
80004f84:	e0 a0 0d 78 	rcall	80006a74 <gpio_set_gpio_pin>
80004f88:	c0 48       	rjmp	80004f90 <clock+0x5a4>
80004f8a:	32 2c       	mov	r12,34
80004f8c:	e0 a0 0d 81 	rcall	80006a8e <gpio_clr_gpio_pin>
80004f90:	e0 68 0b 08 	mov	r8,2824
					else gpio_clr_gpio_pin(B01);
80004f94:	f1 39 0f 85 	ld.ub	r9,r8[3973]
80004f98:	30 08       	mov	r8,0
				}
				if(w.tr_mute[2]) {
80004f9a:	f0 09 18 00 	cp.b	r9,r8
80004f9e:	c0 e0       	breq	80004fba <clock+0x5ce>
80004fa0:	e0 68 1a b9 	mov	r8,6841
80004fa4:	11 88       	ld.ub	r8,r8[0x0]
80004fa6:	ed b8 00 03 	bld	r8,0x3
					if(triggered & 0x4) gpio_set_gpio_pin(B02);
80004faa:	c0 51       	brne	80004fb4 <clock+0x5c8>
80004fac:	32 3c       	mov	r12,35
80004fae:	e0 a0 0d 63 	rcall	80006a74 <gpio_set_gpio_pin>
80004fb2:	c0 48       	rjmp	80004fba <clock+0x5ce>
80004fb4:	32 3c       	mov	r12,35
80004fb6:	e0 a0 0d 6c 	rcall	80006a8e <gpio_clr_gpio_pin>
					else gpio_clr_gpio_pin(B02);
80004fba:	e0 68 07 65 	mov	r8,1893
80004fbe:	11 89       	ld.ub	r9,r8[0x0]
				}
				if(w.tr_mute[3]) {
80004fc0:	2f f9       	sub	r9,-1
80004fc2:	b0 89       	st.b	r8[0x0],r9
80004fc4:	e0 a0 08 f8 	rcall	800061b4 <rnd>
80004fc8:	e0 68 1a 9b 	mov	r8,6811
80004fcc:	e0 6a 00 ff 	mov	r10,255
					if(triggered & 0x8) gpio_set_gpio_pin(B03);
80004fd0:	11 89       	ld.ub	r9,r8[0x0]
80004fd2:	f8 0a 0d 0a 	divu	r10,r12,r10
80004fd6:	f2 0c 15 04 	lsl	r12,r9,0x4
80004fda:	e0 68 0b 02 	mov	r8,2818
80004fde:	16 9a       	mov	r10,r11
					else gpio_clr_gpio_pin(B03);
80004fe0:	f1 28 00 00 	ld.sb	r8,r8[0]
80004fe4:	e0 6b 0b 08 	mov	r11,2824
				}

			}
		}

		monomeFrameDirty++;
80004fe8:	f8 09 01 09 	sub	r9,r12,r9
80004fec:	f2 0c 15 04 	lsl	r12,r9,0x4


		// PARAM 0
		if((rnd() % 255) < w.wp[pattern].cv_probs[0][pos] && w.cv_mute[0]) {
80004ff0:	f6 0c 00 0c 	add	r12,r11,r12
80004ff4:	10 0c       	add	r12,r8
80004ff6:	f9 37 00 d0 	ld.ub	r7,r12[208]
80004ffa:	0e 3a       	cp.w	r10,r7
80004ffc:	c6 02       	brcc	800050bc <clock+0x6d0>
80004ffe:	f7 3c 0f 86 	ld.ub	r12,r11[3974]
80005002:	30 0a       	mov	r10,0
80005004:	f4 0c 18 00 	cp.b	r12,r10
80005008:	c5 a0       	breq	800050bc <clock+0x6d0>
8000500a:	f2 0c 15 04 	lsl	r12,r9,0x4
8000500e:	f6 0c 00 0c 	add	r12,r11,r12
80005012:	19 ec       	ld.ub	r12,r12[0x6]
80005014:	f4 0c 18 00 	cp.b	r12,r10
80005018:	c0 71       	brne	80005026 <clock+0x63a>
8000501a:	f0 09 00 39 	add	r9,r8,r9<<0x3
8000501e:	2b 89       	sub	r9,-72
80005020:	f6 09 04 19 	ld.sh	r9,r11[r9<<0x1]
80005024:	c4 98       	rjmp	800050b6 <clock+0x6ca>
80005026:	f0 09 00 39 	add	r9,r8,r9<<0x3
8000502a:	30 0a       	mov	r10,0
8000502c:	16 98       	mov	r8,r11
			if(w.wp[pattern].cv_mode[0] == 0) {
8000502e:	2d 89       	sub	r9,-40
80005030:	30 f7       	mov	r7,15
80005032:	14 9b       	mov	r11,r10
80005034:	e0 6c 06 0c 	mov	r12,1548
80005038:	c1 28       	rjmp	8000505c <clock+0x670>
8000503a:	f0 09 05 15 	ld.uh	r5,r8[r9<<0x1]
				cv0 = w.wp[pattern].cv_curves[0][pos];
8000503e:	f4 ce ff ff 	sub	lr,r10,-1
80005042:	f6 c6 ff ff 	sub	r6,r11,-1
80005046:	ea 0a 08 45 	asr	r5,r5,r10
			}
			else {
				count = 0;
				for(i1=0;i1<16;i1++)
					if(w.wp[pattern].cv_steps[0][pos] & (1<<i1)) {
8000504a:	ed b5 00 00 	bld	r5,0x0


		// PARAM 0
		if((rnd() % 255) < w.wp[pattern].cv_probs[0][pos] && w.cv_mute[0]) {
			if(w.wp[pattern].cv_mode[0] == 0) {
				cv0 = w.wp[pattern].cv_curves[0][pos];
8000504e:	c0 51       	brne	80005058 <clock+0x66c>
			}
			else {
				count = 0;
				for(i1=0;i1<16;i1++)
					if(w.wp[pattern].cv_steps[0][pos] & (1<<i1)) {
80005050:	f8 0b 0a 1a 	st.h	r12[r11<<0x1],r10
			if(w.wp[pattern].cv_mode[0] == 0) {
				cv0 = w.wp[pattern].cv_curves[0][pos];
			}
			else {
				count = 0;
				for(i1=0;i1<16;i1++)
80005054:	f7 d6 c0 08 	bfextu	r11,r6,0x0,0x8
					if(w.wp[pattern].cv_steps[0][pos] & (1<<i1)) {
						found[count] = i1;
80005058:	f5 de c0 08 	bfextu	r10,lr,0x0,0x8
				cv0 = w.wp[pattern].cv_curves[0][pos];
			}
			else {
				count = 0;
				for(i1=0;i1<16;i1++)
					if(w.wp[pattern].cv_steps[0][pos] & (1<<i1)) {
8000505c:	ee 0a 18 00 	cp.b	r10,r7
						found[count] = i1;
						count++;
80005060:	fe 98 ff ed 	brls	8000503a <clock+0x64e>
80005064:	e0 68 05 94 	mov	r8,1428
				cv0 = w.wp[pattern].cv_curves[0][pos];
			}
			else {
				count = 0;
				for(i1=0;i1<16;i1++)
					if(w.wp[pattern].cv_steps[0][pos] & (1<<i1)) {
80005068:	e0 65 05 6c 	mov	r5,1388
8000506c:	b0 8a       	st.b	r8[0x0],r10
8000506e:	aa 8b       	st.b	r5[0x0],r11
80005070:	e0 67 06 0c 	mov	r7,1548
						found[count] = i1;
80005074:	e0 66 1a 98 	mov	r6,6808
						count++;
80005078:	30 18       	mov	r8,1
8000507a:	f0 0b 18 00 	cp.b	r11,r8
			if(w.wp[pattern].cv_mode[0] == 0) {
				cv0 = w.wp[pattern].cv_curves[0][pos];
			}
			else {
				count = 0;
				for(i1=0;i1<16;i1++)
8000507e:	c0 31       	brne	80005084 <clock+0x698>
80005080:	8e 08       	ld.sh	r8,r7[0x0]
80005082:	c0 88       	rjmp	80005092 <clock+0x6a6>
80005084:	e0 a0 08 98 	rcall	800061b4 <rnd>
80005088:	0b 88       	ld.ub	r8,r5[0x0]
8000508a:	f8 08 0d 08 	divu	r8,r12,r8
8000508e:	ee 09 04 18 	ld.sh	r8,r7[r9<<0x1]
					if(w.wp[pattern].cv_steps[0][pos] & (1<<i1)) {
						found[count] = i1;
						count++;
					}
				if(count == 1) 
80005092:	ac 88       	st.b	r6[0x0],r8
80005094:	e0 68 1a 98 	mov	r8,6808
80005098:	11 89       	ld.ub	r9,r8[0x0]
					cv_chosen[0] = found[0];
8000509a:	e0 68 1a 9b 	mov	r8,6811
8000509e:	11 88       	ld.ub	r8,r8[0x0]
800050a0:	f0 0a 15 04 	lsl	r10,r8,0x4
800050a4:	f4 08 01 08 	sub	r8,r10,r8
800050a8:	f2 08 00 38 	add	r8,r9,r8<<0x3
800050ac:	e0 69 0b 08 	mov	r9,2824
800050b0:	2e 88       	sub	r8,-24
800050b2:	f2 08 04 19 	ld.sh	r9,r9[r8<<0x1]
800050b6:	e0 68 1a 96 	mov	r8,6806
800050ba:	b0 09       	st.h	r8[0x0],r9
800050bc:	e0 a0 08 7c 	rcall	800061b4 <rnd>
800050c0:	e0 68 1a 9b 	mov	r8,6811
800050c4:	e0 6a 00 ff 	mov	r10,255
800050c8:	11 89       	ld.ub	r9,r8[0x0]
800050ca:	f8 0a 0d 0a 	divu	r10,r12,r10
800050ce:	f2 0c 15 04 	lsl	r12,r9,0x4
				else
					cv_chosen[0] = found[rnd() % count];
800050d2:	e0 68 0b 02 	mov	r8,2818
800050d6:	f8 09 01 09 	sub	r9,r12,r9
800050da:	f1 28 00 00 	ld.sb	r8,r8[0]
800050de:	16 9a       	mov	r10,r11
				cv0 = w.wp[pattern].cv_values[cv_chosen[0]];			
800050e0:	f2 07 15 04 	lsl	r7,r9,0x4
800050e4:	e0 6b 0b 08 	mov	r11,2824
800050e8:	f6 07 00 07 	add	r7,r11,r7
800050ec:	ee 08 00 0c 	add	r12,r7,r8
800050f0:	f9 36 00 e0 	ld.ub	r6,r12[224]
800050f4:	0c 3a       	cp.w	r10,r6
800050f6:	c5 d2       	brcc	800051b0 <clock+0x7c4>
800050f8:	f7 3c 0f 87 	ld.ub	r12,r11[3975]
800050fc:	30 0a       	mov	r10,0
800050fe:	f4 0c 18 00 	cp.b	r12,r10
			}
		}

		// PARAM 1
		if((rnd() % 255) < w.wp[pattern].cv_probs[1][pos] && w.cv_mute[1]) {
80005102:	c5 70       	breq	800051b0 <clock+0x7c4>
80005104:	0f fc       	ld.ub	r12,r7[0x7]
80005106:	f4 0c 18 00 	cp.b	r12,r10
8000510a:	c0 71       	brne	80005118 <clock+0x72c>
8000510c:	f0 09 00 39 	add	r9,r8,r9<<0x3
80005110:	2a 89       	sub	r9,-88
80005112:	f6 09 04 19 	ld.sh	r9,r11[r9<<0x1]
80005116:	c4 a8       	rjmp	800051aa <clock+0x7be>
80005118:	f0 09 00 39 	add	r9,r8,r9<<0x3
8000511c:	30 0a       	mov	r10,0
8000511e:	16 98       	mov	r8,r11
80005120:	2c 89       	sub	r9,-56
80005122:	30 f7       	mov	r7,15
80005124:	14 9b       	mov	r11,r10
80005126:	e0 6c 06 0c 	mov	r12,1548
8000512a:	c1 28       	rjmp	8000514e <clock+0x762>
8000512c:	f0 09 05 1e 	ld.uh	lr,r8[r9<<0x1]
80005130:	f4 c6 ff ff 	sub	r6,r10,-1
80005134:	f6 c5 ff ff 	sub	r5,r11,-1
80005138:	fc 0a 08 4e 	asr	lr,lr,r10
8000513c:	ed be 00 00 	bld	lr,0x0
80005140:	c0 51       	brne	8000514a <clock+0x75e>
			if(w.wp[pattern].cv_mode[1] == 0) {
80005142:	f8 0b 0a 1a 	st.h	r12[r11<<0x1],r10
80005146:	f7 d5 c0 08 	bfextu	r11,r5,0x0,0x8
				cv1 = w.wp[pattern].cv_curves[1][pos];
8000514a:	f5 d6 c0 08 	bfextu	r10,r6,0x0,0x8
8000514e:	ee 0a 18 00 	cp.b	r10,r7
80005152:	fe 98 ff ed 	brls	8000512c <clock+0x740>
			}
			else {
				count = 0;
				for(i1=0;i1<16;i1++)
					if(w.wp[pattern].cv_steps[1][pos] & (1<<i1)) {
80005156:	e0 68 05 94 	mov	r8,1428
		}

		// PARAM 1
		if((rnd() % 255) < w.wp[pattern].cv_probs[1][pos] && w.cv_mute[1]) {
			if(w.wp[pattern].cv_mode[1] == 0) {
				cv1 = w.wp[pattern].cv_curves[1][pos];
8000515a:	e0 65 05 6c 	mov	r5,1388
			}
			else {
				count = 0;
				for(i1=0;i1<16;i1++)
					if(w.wp[pattern].cv_steps[1][pos] & (1<<i1)) {
8000515e:	b0 8a       	st.b	r8[0x0],r10
			if(w.wp[pattern].cv_mode[1] == 0) {
				cv1 = w.wp[pattern].cv_curves[1][pos];
			}
			else {
				count = 0;
				for(i1=0;i1<16;i1++)
80005160:	aa 8b       	st.b	r5[0x0],r11
		}

		// PARAM 1
		if((rnd() % 255) < w.wp[pattern].cv_probs[1][pos] && w.cv_mute[1]) {
			if(w.wp[pattern].cv_mode[1] == 0) {
				cv1 = w.wp[pattern].cv_curves[1][pos];
80005162:	e0 67 06 0c 	mov	r7,1548
			}
			else {
				count = 0;
				for(i1=0;i1<16;i1++)
80005166:	e0 66 1a 98 	mov	r6,6808
					if(w.wp[pattern].cv_steps[1][pos] & (1<<i1)) {
8000516a:	30 18       	mov	r8,1
						found[count] = i1;
						count++;
8000516c:	f0 0b 18 00 	cp.b	r11,r8
80005170:	c0 41       	brne	80005178 <clock+0x78c>
80005172:	8e 08       	ld.sh	r8,r7[0x0]
				cv1 = w.wp[pattern].cv_curves[1][pos];
			}
			else {
				count = 0;
				for(i1=0;i1<16;i1++)
					if(w.wp[pattern].cv_steps[1][pos] & (1<<i1)) {
80005174:	c0 98       	rjmp	80005186 <clock+0x79a>
80005176:	d7 03       	nop
80005178:	e0 a0 08 1e 	rcall	800061b4 <rnd>
8000517c:	0b 88       	ld.ub	r8,r5[0x0]
						found[count] = i1;
8000517e:	f8 08 0d 08 	divu	r8,r12,r8
						count++;
80005182:	ee 09 04 18 	ld.sh	r8,r7[r9<<0x1]
80005186:	ac 98       	st.b	r6[0x1],r8
80005188:	e0 68 1a 98 	mov	r8,6808
			if(w.wp[pattern].cv_mode[1] == 0) {
				cv1 = w.wp[pattern].cv_curves[1][pos];
			}
			else {
				count = 0;
				for(i1=0;i1<16;i1++)
8000518c:	11 99       	ld.ub	r9,r8[0x1]
8000518e:	e0 68 1a 9b 	mov	r8,6811
80005192:	11 88       	ld.ub	r8,r8[0x0]
80005194:	f0 0a 15 04 	lsl	r10,r8,0x4
80005198:	f4 08 01 08 	sub	r8,r10,r8
8000519c:	f2 08 00 38 	add	r8,r9,r8<<0x3
					if(w.wp[pattern].cv_steps[1][pos] & (1<<i1)) {
						found[count] = i1;
						count++;
					}
				if(count == 1) 
800051a0:	e0 69 0b 08 	mov	r9,2824
800051a4:	2e 88       	sub	r8,-24
					cv_chosen[1] = found[0];
800051a6:	f2 08 04 19 	ld.sh	r9,r9[r8<<0x1]
800051aa:	e0 68 1a aa 	mov	r8,6826
800051ae:	b0 09       	st.h	r8[0x0],r9
800051b0:	30 0b       	mov	r11,0
800051b2:	fe 7c 24 00 	mov	r12,-56320
800051b6:	e0 a0 0d 67 	rcall	80006c84 <spi_selectChip>
800051ba:	33 1b       	mov	r11,49
800051bc:	fe 7c 24 00 	mov	r12,-56320
800051c0:	e0 a0 0d f1 	rcall	80006da2 <spi_write>
800051c4:	fe 7c 24 00 	mov	r12,-56320
800051c8:	e0 67 1a 96 	mov	r7,6806
800051cc:	8e 8b       	ld.uh	r11,r7[0x0]
800051ce:	a5 8b       	lsr	r11,0x4
				else
					cv_chosen[1] = found[rnd() % count];
800051d0:	e0 a0 0d e9 	rcall	80006da2 <spi_write>
800051d4:	8e 0b       	ld.sh	r11,r7[0x0]
800051d6:	fe 7c 24 00 	mov	r12,-56320
800051da:	a5 6b       	lsl	r11,0x4
800051dc:	e2 1b ff f0 	andl	r11,0xfff0,COH

				cv1 = w.wp[pattern].cv_values[cv_chosen[1]];			
800051e0:	e0 a0 0d e1 	rcall	80006da2 <spi_write>
800051e4:	30 0b       	mov	r11,0
800051e6:	fe 7c 24 00 	mov	r12,-56320
800051ea:	e0 a0 0d 75 	rcall	80006cd4 <spi_unselectChip>
800051ee:	30 0b       	mov	r11,0
800051f0:	fe 7c 24 00 	mov	r12,-56320
800051f4:	e0 a0 0d 48 	rcall	80006c84 <spi_selectChip>
800051f8:	33 8b       	mov	r11,56
800051fa:	fe 7c 24 00 	mov	r12,-56320
800051fe:	e0 a0 0d d2 	rcall	80006da2 <spi_write>
			}
		}


		// write to DAC
		spi_selectChip(SPI,DAC_SPI);
80005202:	fe 7c 24 00 	mov	r12,-56320
80005206:	e0 67 1a aa 	mov	r7,6826
		 // spi_write(SPI,0x39);	// update both
		spi_write(SPI,0x31);	// update A
8000520a:	8e 8b       	ld.uh	r11,r7[0x0]
8000520c:	a5 8b       	lsr	r11,0x4
8000520e:	e0 a0 0d ca 	rcall	80006da2 <spi_write>
80005212:	8e 0b       	ld.sh	r11,r7[0x0]
		// spi_write(SPI,0x38);	// update B
		// spi_write(SPI,pos*15);	// send position
 		// spi_write(SPI,0);
 		spi_write(SPI,cv0>>4);
80005214:	fe 7c 24 00 	mov	r12,-56320
80005218:	a5 6b       	lsl	r11,0x4
8000521a:	e2 1b ff f0 	andl	r11,0xfff0,COH
8000521e:	e0 a0 0d c2 	rcall	80006da2 <spi_write>
 		spi_write(SPI,cv0<<4);
80005222:	30 0b       	mov	r11,0
80005224:	fe 7c 24 00 	mov	r12,-56320
80005228:	e0 a0 0d 56 	rcall	80006cd4 <spi_unselectChip>
8000522c:	d8 22       	popm	r4-r7,pc
8000522e:	32 ac       	mov	r12,42
80005230:	e0 a0 0c 2f 	rcall	80006a8e <gpio_clr_gpio_pin>
		spi_unselectChip(SPI,DAC_SPI);
80005234:	e0 68 1a 9b 	mov	r8,6811
80005238:	11 88       	ld.ub	r8,r8[0x0]
8000523a:	f0 09 15 04 	lsl	r9,r8,0x4

		spi_selectChip(SPI,DAC_SPI);
8000523e:	f2 08 01 08 	sub	r8,r9,r8
80005242:	e0 69 0b 08 	mov	r9,2824
		spi_write(SPI,0x38);	// update B
80005246:	a1 78       	lsl	r8,0x1
80005248:	2f f8       	sub	r8,-1
8000524a:	f2 08 07 38 	ld.ub	r8,r9[r8<<0x3]
8000524e:	ee 08 18 00 	cp.b	r8,r7
		spi_write(SPI,cv1>>4);
80005252:	c0 d1       	brne	8000526c <clock+0x880>
80005254:	32 0c       	mov	r12,32
80005256:	e0 a0 0c 1c 	rcall	80006a8e <gpio_clr_gpio_pin>
8000525a:	32 1c       	mov	r12,33
8000525c:	e0 a0 0c 19 	rcall	80006a8e <gpio_clr_gpio_pin>
		spi_write(SPI,cv1<<4);
80005260:	32 2c       	mov	r12,34
80005262:	e0 a0 0c 16 	rcall	80006a8e <gpio_clr_gpio_pin>
80005266:	32 3c       	mov	r12,35
80005268:	e0 a0 0c 13 	rcall	80006a8e <gpio_clr_gpio_pin>
8000526c:	d8 22       	popm	r4-r7,pc
		spi_unselectChip(SPI,DAC_SPI);
8000526e:	d7 03       	nop

80005270 <timers_unset_monome>:
80005270:	d4 01       	pushm	lr
80005272:	e0 6c 05 70 	mov	r12,1392
80005276:	e0 a0 07 2b 	rcall	800060cc <timer_remove>
	}
	else {
		gpio_clr_gpio_pin(B10);
8000527a:	e0 6c 06 2c 	mov	r12,1580
8000527e:	e0 a0 07 27 	rcall	800060cc <timer_remove>

		if(w.wp[pattern].tr_mode == 0) {
80005282:	d8 02       	popm	pc

80005284 <handler_FtdiDisconnect>:
80005284:	d4 01       	pushm	lr
80005286:	cf 5f       	rcall	80005270 <timers_unset_monome>
80005288:	d8 02       	popm	pc
8000528a:	d7 03       	nop

8000528c <monome_poll_timer_callback>:
8000528c:	d4 01       	pushm	lr
8000528e:	e0 a0 07 f9 	rcall	80006280 <ftdi_read>
80005292:	d8 02       	popm	pc

80005294 <init_adc>:
  (*dst)[3] = val & 0xfff;

}

// setup ad7923
void init_adc(void) {
80005294:	d4 21       	pushm	r4-r7,lr
  u16 cmd;

  // at powerup, the part wants a dummy conversion with DIN high
  spi_selectChip(SPI, ADC_SPI);
80005296:	30 1b       	mov	r11,1
80005298:	fe 7c 24 00 	mov	r12,-56320
8000529c:	e0 a0 0c f4 	rcall	80006c84 <spi_selectChip>
  spi_write(SPI, 0xffff);
800052a0:	e0 6b ff ff 	mov	r11,65535
800052a4:	fe 7c 24 00 	mov	r12,-56320
800052a8:	e0 a0 0d 7d 	rcall	80006da2 <spi_write>
  spi_unselectChip(SPI, ADC_SPI);
800052ac:	30 1b       	mov	r11,1
800052ae:	fe 7c 24 00 	mov	r12,-56320
800052b2:	e0 a0 0d 11 	rcall	80006cd4 <spi_unselectChip>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800052b6:	e1 b7 00 42 	mfsr	r7,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800052ba:	ee 78 42 40 	mov	r8,1000000
800052be:	30 09       	mov	r9,0
800052c0:	e0 6a e5 3f 	mov	r10,58687
800052c4:	ea 1a 11 f0 	orh	r10,0x11f0
800052c8:	30 0b       	mov	r11,0
800052ca:	e0 a0 1c 1d 	rcall	80008b04 <__avr32_udiv64>
800052ce:	ee 0a 00 0a 	add	r10,r7,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800052d2:	e1 b8 00 42 	mfsr	r8,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800052d6:	14 37       	cp.w	r7,r10
800052d8:	e0 88 00 05 	brls	800052e2 <init_adc+0x4e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800052dc:	0e 38       	cp.w	r8,r7
800052de:	cf a2       	brcc	800052d2 <init_adc+0x3e>
800052e0:	c0 38       	rjmp	800052e6 <init_adc+0x52>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800052e2:	0e 38       	cp.w	r8,r7
800052e4:	c0 43       	brcs	800052ec <init_adc+0x58>
800052e6:	14 38       	cp.w	r8,r10
800052e8:	fe 98 ff f5 	brls	800052d2 <init_adc+0x3e>
  // wait for powerup time (5us in datasheet)
  delay_us(5);
  
  // write base configuration
  cmd = AD7923_CMD_BASE << 4;
  spi_selectChip(SPI, ADC_SPI );
800052ec:	30 1b       	mov	r11,1
800052ee:	fe 7c 24 00 	mov	r12,-56320
800052f2:	e0 a0 0c c9 	rcall	80006c84 <spi_selectChip>
  spi_write(SPI, cmd );
800052f6:	e0 6b 83 10 	mov	r11,33552
800052fa:	fe 7c 24 00 	mov	r12,-56320
800052fe:	e0 a0 0d 52 	rcall	80006da2 <spi_write>
  spi_unselectChip(SPI, ADC_SPI );
80005302:	30 1b       	mov	r11,1
80005304:	fe 7c 24 00 	mov	r12,-56320
80005308:	e0 a0 0c e6 	rcall	80006cd4 <spi_unselectChip>

}
8000530c:	d8 22       	popm	r4-r7,pc
8000530e:	d7 03       	nop

80005310 <adc_convert>:
80005310:	d4 21       	pushm	r4-r7,lr
80005312:	20 1d       	sub	sp,4
80005314:	30 1b       	mov	r11,1
80005316:	18 97       	mov	r7,r12
80005318:	fe 7c 24 00 	mov	r12,-56320
8000531c:	e0 a0 0c b4 	rcall	80006c84 <spi_selectChip>

  // data into AD7923 is a left-justified 12-bit value in a 16-bit word
  // so, always lshift the command before sending
  cmd = ( AD7923_CMD_BASE ) << 4;
  spi_selectChip(SPI, ADC_SPI);
  spi_write(SPI, cmd);
80005320:	e0 6b 83 10 	mov	r11,33552
80005324:	fe 7c 24 00 	mov	r12,-56320
80005328:	e0 a0 0d 3d 	rcall	80006da2 <spi_write>
  spi_unselectChip(SPI, ADC_SPI);
8000532c:	30 1b       	mov	r11,1
8000532e:	fe 7c 24 00 	mov	r12,-56320
80005332:	e0 a0 0c d1 	rcall	80006cd4 <spi_unselectChip>

  // get channel 0, setup channel 1
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD0 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
80005336:	30 1b       	mov	r11,1
80005338:	fe 7c 24 00 	mov	r12,-56320
8000533c:	e0 a0 0c a4 	rcall	80006c84 <spi_selectChip>
  spi_write(SPI, cmd);
80005340:	e0 6b 87 10 	mov	r11,34576
80005344:	fe 7c 24 00 	mov	r12,-56320
80005348:	e0 a0 0d 2d 	rcall	80006da2 <spi_write>
  spi_read(SPI, &val);
8000534c:	fa c6 ff fe 	sub	r6,sp,-2
80005350:	fe 7c 24 00 	mov	r12,-56320
80005354:	0c 9b       	mov	r11,r6
80005356:	e0 a0 0d 34 	rcall	80006dbe <spi_read>
  spi_unselectChip(SPI, ADC_SPI);
8000535a:	30 1b       	mov	r11,1
8000535c:	fe 7c 24 00 	mov	r12,-56320
80005360:	e0 a0 0c ba 	rcall	80006cd4 <spi_unselectChip>
  (*dst)[0] = val & 0xfff; 
80005364:	9a 18       	ld.sh	r8,sp[0x2]
80005366:	f1 d8 c0 0c 	bfextu	r8,r8,0x0,0xc

  // get channel 1, setup channel 2
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD1 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
8000536a:	30 1b       	mov	r11,1
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD0 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
  spi_write(SPI, cmd);
  spi_read(SPI, &val);
  spi_unselectChip(SPI, ADC_SPI);
  (*dst)[0] = val & 0xfff; 
8000536c:	ae 08       	st.h	r7[0x0],r8

  // get channel 1, setup channel 2
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD1 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
8000536e:	fe 7c 24 00 	mov	r12,-56320
80005372:	e0 a0 0c 89 	rcall	80006c84 <spi_selectChip>
  spi_write(SPI, cmd);
80005376:	e0 6b 8b 10 	mov	r11,35600
8000537a:	fe 7c 24 00 	mov	r12,-56320
8000537e:	e0 a0 0d 12 	rcall	80006da2 <spi_write>
  spi_read(SPI, &val);
80005382:	0c 9b       	mov	r11,r6
80005384:	fe 7c 24 00 	mov	r12,-56320
80005388:	e0 a0 0d 1b 	rcall	80006dbe <spi_read>
  spi_unselectChip(SPI, ADC_SPI);
8000538c:	30 1b       	mov	r11,1
8000538e:	fe 7c 24 00 	mov	r12,-56320
80005392:	e0 a0 0c a1 	rcall	80006cd4 <spi_unselectChip>
  (*dst)[1] = val & 0xfff;
80005396:	9a 18       	ld.sh	r8,sp[0x2]
80005398:	f1 d8 c0 0c 	bfextu	r8,r8,0x0,0xc

  // get channel 2, setup channel 3
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD1 | AD7923_CTL_ADD0 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
8000539c:	30 1b       	mov	r11,1
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD1 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
  spi_write(SPI, cmd);
  spi_read(SPI, &val);
  spi_unselectChip(SPI, ADC_SPI);
  (*dst)[1] = val & 0xfff;
8000539e:	ae 18       	st.h	r7[0x2],r8

  // get channel 2, setup channel 3
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD1 | AD7923_CTL_ADD0 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
800053a0:	fe 7c 24 00 	mov	r12,-56320
800053a4:	e0 a0 0c 70 	rcall	80006c84 <spi_selectChip>
  spi_write(SPI, cmd);
800053a8:	e0 6b 8f 10 	mov	r11,36624
800053ac:	fe 7c 24 00 	mov	r12,-56320
800053b0:	e0 a0 0c f9 	rcall	80006da2 <spi_write>
  spi_read(SPI, &val);
800053b4:	0c 9b       	mov	r11,r6
800053b6:	fe 7c 24 00 	mov	r12,-56320
800053ba:	e0 a0 0d 02 	rcall	80006dbe <spi_read>
  spi_unselectChip(SPI, ADC_SPI);
800053be:	30 1b       	mov	r11,1
800053c0:	fe 7c 24 00 	mov	r12,-56320
800053c4:	e0 a0 0c 88 	rcall	80006cd4 <spi_unselectChip>
  (*dst)[2] = val & 0xfff;
800053c8:	9a 18       	ld.sh	r8,sp[0x2]
800053ca:	f1 d8 c0 0c 	bfextu	r8,r8,0x0,0xc

  // get channel 3, dummy write
  cmd = ( AD7923_CMD_BASE ) << 4;
  spi_selectChip(SPI, ADC_SPI);
800053ce:	30 1b       	mov	r11,1
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD1 | AD7923_CTL_ADD0 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
  spi_write(SPI, cmd);
  spi_read(SPI, &val);
  spi_unselectChip(SPI, ADC_SPI);
  (*dst)[2] = val & 0xfff;
800053d0:	ae 28       	st.h	r7[0x4],r8

  // get channel 3, dummy write
  cmd = ( AD7923_CMD_BASE ) << 4;
  spi_selectChip(SPI, ADC_SPI);
800053d2:	fe 7c 24 00 	mov	r12,-56320
800053d6:	e0 a0 0c 57 	rcall	80006c84 <spi_selectChip>
  spi_write(SPI, cmd);
800053da:	e0 6b 83 10 	mov	r11,33552
800053de:	fe 7c 24 00 	mov	r12,-56320
800053e2:	e0 a0 0c e0 	rcall	80006da2 <spi_write>
  spi_read(SPI, &val);
800053e6:	0c 9b       	mov	r11,r6
800053e8:	fe 7c 24 00 	mov	r12,-56320
800053ec:	e0 a0 0c e9 	rcall	80006dbe <spi_read>
  spi_unselectChip(SPI, ADC_SPI);
800053f0:	30 1b       	mov	r11,1
800053f2:	fe 7c 24 00 	mov	r12,-56320
800053f6:	e0 a0 0c 6f 	rcall	80006cd4 <spi_unselectChip>
  (*dst)[3] = val & 0xfff;
800053fa:	9a 18       	ld.sh	r8,sp[0x2]
800053fc:	f1 d8 c0 0c 	bfextu	r8,r8,0x0,0xc
80005400:	ae 38       	st.h	r7[0x6],r8

}
80005402:	2f fd       	sub	sp,-4
80005404:	d8 22       	popm	r4-r7,pc
80005406:	d7 03       	nop

80005408 <init_events>:
// initializes (or re-initializes)  the system event queue.
 void init_events( void ) {
  int k;
  
  // set queue (circular list) to empty
  putIdx = 0;
80005408:	e0 6a 06 44 	mov	r10,1604
8000540c:	30 08       	mov	r8,0
  getIdx = 0;
8000540e:	95 08       	st.w	r10[0x0],r8

  // zero out the event records
  for ( k = 0; k < MAX_EVENTS; k++ ) {
    sysEvents[ k ].type = 0;
80005410:	e0 6a 06 48 	mov	r10,1608
 void init_events( void ) {
  int k;
  
  // set queue (circular list) to empty
  putIdx = 0;
  getIdx = 0;
80005414:	10 99       	mov	r9,r8

// The system event queue is a circular array of event records.
 static event_t sysEvents[ MAX_EVENTS ];

// initializes (or re-initializes)  the system event queue.
 void init_events( void ) {
80005416:	95 08       	st.w	r10[0x0],r8
80005418:	e0 68 06 4c 	mov	r8,1612
  getIdx = 0;

  // zero out the event records
  for ( k = 0; k < MAX_EVENTS; k++ ) {
    sysEvents[ k ].type = 0;
    sysEvents[ k ].data = 0;
8000541c:	f0 ca ff 00 	sub	r10,r8,-256
  // set queue (circular list) to empty
  putIdx = 0;
  getIdx = 0;

  // zero out the event records
  for ( k = 0; k < MAX_EVENTS; k++ ) {
80005420:	91 09       	st.w	r8[0x0],r9
80005422:	91 19       	st.w	r8[0x4],r9
    sysEvents[ k ].type = 0;
    sysEvents[ k ].data = 0;
  }
}
80005424:	2f 88       	sub	r8,-8
80005426:	14 38       	cp.w	r8,r10
80005428:	cf c1       	brne	80005420 <init_events+0x18>
8000542a:	5e fc       	retal	r12

8000542c <event_post>:
8000542c:	d4 01       	pushm	lr
8000542e:	d3 43       	ssrf	0x14
80005430:	e0 68 06 44 	mov	r8,1604

  cpu_irq_disable_level(APP_TC_IRQ_PRIORITY);
  
  // increment write idx, posbily wrapping
  saveIndex = putIdx;
  INCR_EVENT_INDEX( putIdx );
80005434:	70 0a       	ld.w	r10,r8[0x0]
80005436:	f4 c9 ff ff 	sub	r9,r10,-1
8000543a:	91 09       	st.w	r8[0x0],r9
8000543c:	e0 49 00 20 	cp.w	r9,32
80005440:	c0 31       	brne	80005446 <event_post+0x1a>
80005442:	30 09       	mov	r9,0
  if ( putIdx != getIdx  ) {
80005444:	91 09       	st.w	r8[0x0],r9
80005446:	e0 68 06 48 	mov	r8,1608
8000544a:	e0 69 06 44 	mov	r9,1604
8000544e:	70 0b       	ld.w	r11,r8[0x0]
    sysEvents[ putIdx ].type = e->type;
80005450:	72 08       	ld.w	r8,r9[0x0]
80005452:	16 38       	cp.w	r8,r11
80005454:	c0 c0       	breq	8000546c <event_post+0x40>
80005456:	e0 69 06 4c 	mov	r9,1612
    sysEvents[ putIdx ].data = e->data;
8000545a:	78 0a       	ld.w	r10,r12[0x0]
8000545c:	f2 08 09 3a 	st.w	r9[r8<<0x3],r10
80005460:	f2 08 00 38 	add	r8,r9,r8<<0x3
    status = true;
  } else {
    // idx wrapped, so queue is full, restore idx
    putIdx = saveIndex;
    print_dbg("\r\n event queue full!");
80005464:	78 19       	ld.w	r9,r12[0x4]
    sysEvents[ putIdx ].type = e->type;
    sysEvents[ putIdx ].data = e->data;
    status = true;
  } else {
    // idx wrapped, so queue is full, restore idx
    putIdx = saveIndex;
80005466:	30 1c       	mov	r12,1
    print_dbg("\r\n event queue full!");
80005468:	91 19       	st.w	r8[0x4],r9
8000546a:	c0 78       	rjmp	80005478 <event_post+0x4c>
8000546c:	fe cc b4 e0 	sub	r12,pc,-19232
  } 

  cpu_irq_enable_level(APP_TC_IRQ_PRIORITY);
  return status;
80005470:	93 0a       	st.w	r9[0x0],r10
80005472:	e0 a0 17 9b 	rcall	800083a8 <print_dbg>
80005476:	30 0c       	mov	r12,0
80005478:	d5 43       	csrf	0x14
8000547a:	d8 02       	popm	pc

8000547c <event_next>:
8000547c:	18 98       	mov	r8,r12
8000547e:	d3 43       	ssrf	0x14
80005480:	e0 6a 06 44 	mov	r10,1604
80005484:	e0 69 06 48 	mov	r9,1608
u8 event_next( event_t *e ) {
  u8 status;
  cpu_irq_disable_level(APP_TC_IRQ_PRIORITY);
  
  // if pointers are equal, the queue is empty... don't allow idx's to wrap!
  if ( getIdx != putIdx ) {
80005488:	74 0b       	ld.w	r11,r10[0x0]
8000548a:	72 0a       	ld.w	r10,r9[0x0]
    INCR_EVENT_INDEX( getIdx );
8000548c:	16 3a       	cp.w	r10,r11
8000548e:	c1 60       	breq	800054ba <event_next+0x3e>
80005490:	2f fa       	sub	r10,-1
80005492:	93 0a       	st.w	r9[0x0],r10
80005494:	e0 4a 00 20 	cp.w	r10,32
80005498:	c0 31       	brne	8000549e <event_next+0x22>
    e->type = sysEvents[ getIdx ].type;
8000549a:	30 0a       	mov	r10,0
8000549c:	93 0a       	st.w	r9[0x0],r10
8000549e:	e0 69 06 4c 	mov	r9,1612
    e->data = sysEvents[ getIdx ].data;
800054a2:	e0 6a 06 48 	mov	r10,1608
  cpu_irq_disable_level(APP_TC_IRQ_PRIORITY);
  
  // if pointers are equal, the queue is empty... don't allow idx's to wrap!
  if ( getIdx != putIdx ) {
    INCR_EVENT_INDEX( getIdx );
    e->type = sysEvents[ getIdx ].type;
800054a6:	74 0a       	ld.w	r10,r10[0x0]
    e->data = sysEvents[ getIdx ].data;
800054a8:	f2 0a 00 3b 	add	r11,r9,r10<<0x3
800054ac:	f2 0a 03 39 	ld.w	r9,r9[r10<<0x3]
800054b0:	30 1c       	mov	r12,1
    status = true;
  } else {
    e->type  = 0xff;
    e->data = 0;
800054b2:	91 09       	st.w	r8[0x0],r9
    INCR_EVENT_INDEX( getIdx );
    e->type = sysEvents[ getIdx ].type;
    e->data = sysEvents[ getIdx ].data;
    status = true;
  } else {
    e->type  = 0xff;
800054b4:	76 19       	ld.w	r9,r11[0x4]
800054b6:	91 19       	st.w	r8[0x4],r9
    e->data = 0;
800054b8:	c0 68       	rjmp	800054c4 <event_next+0x48>
    INCR_EVENT_INDEX( getIdx );
    e->type = sysEvents[ getIdx ].type;
    e->data = sysEvents[ getIdx ].data;
    status = true;
  } else {
    e->type  = 0xff;
800054ba:	30 0c       	mov	r12,0
    e->data = 0;
    status = false;
  }

  cpu_irq_enable_level(APP_TC_IRQ_PRIORITY);
800054bc:	e0 69 00 ff 	mov	r9,255
  return status;
}
800054c0:	91 1c       	st.w	r8[0x4],r12
800054c2:	91 09       	st.w	r8[0x0],r9
800054c4:	d5 43       	csrf	0x14
800054c6:	5e fc       	retal	r12

800054c8 <init_usb_host>:
  gpio_enable_module(TWI_GPIO_MAP, sizeof(TWI_GPIO_MAP) / sizeof(TWI_GPIO_MAP[0]));
}
*/

// initialize USB host stack
void init_usb_host (void) {
800054c8:	d4 01       	pushm	lr
  uhc_start();
800054ca:	e0 a0 17 ed 	rcall	800084a4 <uhc_start>
}
800054ce:	d8 02       	popm	pc

800054d0 <init_spi>:
800054d0:	d4 21       	pushm	r4-r7,lr
800054d2:	20 4d       	sub	sp,16
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800054d4:	30 5b       	mov	r11,5
800054d6:	30 2c       	mov	r12,2
800054d8:	e0 a0 1a 7c 	rcall	800089d0 <sysclk_priv_enable_module>
    {SPI_NPCS0_PIN,  SPI_NPCS0_FUNCTION },
    {SPI_NPCS1_PIN,  SPI_NPCS1_FUNCTION },
  };

  // Assign GPIO to SPI.
  gpio_enable_module(SPI_GPIO_MAP, sizeof(SPI_GPIO_MAP) / sizeof(SPI_GPIO_MAP[0]));
800054dc:	30 5b       	mov	r11,5
800054de:	fe cc b5 1e 	sub	r12,pc,-19170
800054e2:	e0 a0 0a a3 	rcall	80006a28 <gpio_enable_module>
    .trans_delay = 0,
    .spck_delay = 0,
    .stay_act = 1,
    .spi_mode = 1,
    .modfdis = 1
  };
800054e6:	fe c8 b5 36 	sub	r8,pc,-19146
800054ea:	f0 ea 00 08 	ld.d	r10,r8[8]
800054ee:	fa eb 00 08 	st.d	sp[8],r10
800054f2:	f0 e8 00 00 	ld.d	r8,r8[0]
800054f6:	1a 97       	mov	r7,sp


  // Initialize as master.
  spi_initMaster(SPI, &spiOptions);
800054f8:	fa e9 00 00 	st.d	sp[0],r8
800054fc:	1a 9b       	mov	r11,sp
800054fe:	fe 7c 24 00 	mov	r12,-56320
  // Set SPI selection mode: variable_ps, pcs_decode, delay.
  spi_selectionMode(SPI, 0, 0, 0);
80005502:	e0 a0 0b 8d 	rcall	80006c1c <spi_initMaster>
80005506:	30 09       	mov	r9,0
80005508:	fe 7c 24 00 	mov	r12,-56320
8000550c:	12 9a       	mov	r10,r9
8000550e:	12 9b       	mov	r11,r9
  // Enable SPI module.
  spi_enable(SPI);
80005510:	e0 a0 0b a5 	rcall	80006c5a <spi_selectionMode>
80005514:	fe 7c 24 00 	mov	r12,-56320

  // spi_setupChipReg( SPI, &spiOptions, FPBA_HZ );
  spi_setupChipReg(SPI, &spiOptions, sysclk_get_pba_hz() );
80005518:	e0 a0 0c 42 	rcall	80006d9c <spi_enable>
8000551c:	e0 66 87 00 	mov	r6,34560
80005520:	ea 16 03 93 	orh	r6,0x393
80005524:	1a 9b       	mov	r11,sp
80005526:	0c 9a       	mov	r10,r6
80005528:	fe 7c 24 00 	mov	r12,-56320
  // add ADC chip register
  spiOptions.reg          = ADC_SPI;
  spiOptions.baudrate     = 20000000;
  spiOptions.bits         = 16;
  spiOptions.spi_mode     = 2;
  spiOptions.spck_delay   = 0;
8000552c:	e0 a0 0b e8 	rcall	80006cfc <spi_setupChipReg>
  spiOptions.trans_delay  = 5;
  spiOptions.stay_act     = 0;
  spiOptions.modfdis      = 0;
80005530:	30 08       	mov	r8,0
  // add ADC chip register
  spiOptions.reg          = ADC_SPI;
  spiOptions.baudrate     = 20000000;
  spiOptions.bits         = 16;
  spiOptions.spi_mode     = 2;
  spiOptions.spck_delay   = 0;
80005532:	fb 68 00 0d 	st.b	sp[13],r8
  spiOptions.trans_delay  = 5;
  spiOptions.stay_act     = 0;
80005536:	fb 68 00 09 	st.b	sp[9],r8
  // spi_setupChipReg( SPI, &spiOptions, FPBA_HZ );
  spi_setupChipReg(SPI, &spiOptions, sysclk_get_pba_hz() );


  // add ADC chip register
  spiOptions.reg          = ADC_SPI;
8000553a:	fb 68 00 0b 	st.b	sp[11],r8
  spiOptions.baudrate     = 20000000;
8000553e:	30 18       	mov	r8,1
80005540:	ba 88       	st.b	sp[0x0],r8
80005542:	e0 68 2d 00 	mov	r8,11520
80005546:	ea 18 01 31 	orh	r8,0x131
  spiOptions.bits         = 16;
8000554a:	50 18       	stdsp	sp[0x4],r8
8000554c:	31 08       	mov	r8,16
  spiOptions.spi_mode     = 2;
8000554e:	fb 68 00 08 	st.b	sp[8],r8
80005552:	30 28       	mov	r8,2
  spiOptions.spck_delay   = 0;
  spiOptions.trans_delay  = 5;
80005554:	fb 68 00 0c 	st.b	sp[12],r8
  spiOptions.stay_act     = 0;
  spiOptions.modfdis      = 0;

  spi_setupChipReg( SPI, &spiOptions, FPBA_HZ );
80005558:	30 58       	mov	r8,5
  spiOptions.reg          = ADC_SPI;
  spiOptions.baudrate     = 20000000;
  spiOptions.bits         = 16;
  spiOptions.spi_mode     = 2;
  spiOptions.spck_delay   = 0;
  spiOptions.trans_delay  = 5;
8000555a:	0c 9a       	mov	r10,r6
8000555c:	1a 9b       	mov	r11,sp
  spiOptions.stay_act     = 0;
  spiOptions.modfdis      = 0;

  spi_setupChipReg( SPI, &spiOptions, FPBA_HZ );
8000555e:	fb 68 00 0a 	st.b	sp[10],r8
80005562:	fe 7c 24 00 	mov	r12,-56320

  // spi_enable(SPI);
 }
80005566:	e0 a0 0b cb 	rcall	80006cfc <spi_setupChipReg>
8000556a:	2f cd       	sub	sp,-16
8000556c:	d8 22       	popm	r4-r7,pc
8000556e:	d7 03       	nop

80005570 <init_tc>:
80005570:	d4 01       	pushm	lr
80005572:	fe cb b5 ca 	sub	r11,pc,-18998
80005576:	fe 7c 38 00 	mov	r12,-51200
8000557a:	e0 a0 0c 33 	rcall	80006de0 <tc_init_waveform>
8000557e:	e0 6a 01 d4 	mov	r10,468
80005582:	30 0b       	mov	r11,0
80005584:	fe 7c 38 00 	mov	r12,-51200
80005588:	e0 a0 0c 8e 	rcall	80006ea4 <tc_write_rc>
  // so RC = fPBA / 128 / 1000
  //  tc_write_rc(tc, APP_TC_CHANNEL, (FPBA_HZ / 128000));
  tc_write_rc(tc, APP_TC_CHANNEL, (FPBA_HZ / 128000));

  // configure the timer interrupt
  tc_configure_interrupts(tc, APP_TC_CHANNEL, &tc_interrupt);
8000558c:	30 0b       	mov	r11,0
8000558e:	fe ca b5 ea 	sub	r10,pc,-18966
80005592:	fe 7c 38 00 	mov	r12,-51200
  // Start the timer/counter.
  tc_start(tc, APP_TC_CHANNEL);
80005596:	e0 a0 0c a1 	rcall	80006ed8 <tc_configure_interrupts>
8000559a:	30 0b       	mov	r11,0
8000559c:	fe 7c 38 00 	mov	r12,-51200
}
800055a0:	e0 a0 0c 70 	rcall	80006e80 <tc_start>
800055a4:	d8 02       	popm	pc
800055a6:	d7 03       	nop

800055a8 <init_gpio>:
800055a8:	d4 01       	pushm	lr
800055aa:	32 0c       	mov	r12,32
800055ac:	e0 a0 0a 4e 	rcall	80006a48 <gpio_enable_gpio_pin>
800055b0:	32 1c       	mov	r12,33
800055b2:	e0 a0 0a 4b 	rcall	80006a48 <gpio_enable_gpio_pin>
800055b6:	32 2c       	mov	r12,34
800055b8:	e0 a0 0a 48 	rcall	80006a48 <gpio_enable_gpio_pin>

extern void init_gpio(void) {
    gpio_enable_gpio_pin(B00);
    gpio_enable_gpio_pin(B01);
    gpio_enable_gpio_pin(B02);
    gpio_enable_gpio_pin(B03);
800055bc:	32 3c       	mov	r12,35
800055be:	e0 a0 0a 45 	rcall	80006a48 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(B04);
800055c2:	32 4c       	mov	r12,36
800055c4:	e0 a0 0a 42 	rcall	80006a48 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(B05);
800055c8:	32 5c       	mov	r12,37
800055ca:	e0 a0 0a 3f 	rcall	80006a48 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(B06);
800055ce:	32 6c       	mov	r12,38
800055d0:	e0 a0 0a 3c 	rcall	80006a48 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(B07);
800055d4:	32 7c       	mov	r12,39
800055d6:	e0 a0 0a 39 	rcall	80006a48 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(B08);
800055da:	32 8c       	mov	r12,40
800055dc:	e0 a0 0a 36 	rcall	80006a48 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(B09);
800055e0:	32 9c       	mov	r12,41
800055e2:	e0 a0 0a 33 	rcall	80006a48 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(B10);
800055e6:	32 ac       	mov	r12,42
800055e8:	e0 a0 0a 30 	rcall	80006a48 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(NMI);
800055ec:	30 dc       	mov	r12,13
800055ee:	e0 a0 0a 2d 	rcall	80006a48 <gpio_enable_gpio_pin>
}
800055f2:	d8 02       	popm	pc

800055f4 <clock_null>:
#include "timers.h"
#include "types.h"

//#define UI_IRQ_PRIORITY AVR32_INTC_INT2

void clock_null(u8 phase) {;;}
800055f4:	5e fc       	retal	r12
800055f6:	d7 03       	nop

800055f8 <register_interrupts>:

//-----------------------------
//---- external function definitions

// register interrupts
void register_interrupts(void) {
800055f8:	d4 01       	pushm	lr
  // enable interrupts on GPIO inputs
  gpio_enable_pin_interrupt( NMI, GPIO_PIN_CHANGE);
800055fa:	30 0b       	mov	r11,0
800055fc:	30 dc       	mov	r12,13
800055fe:	e0 a0 0a 55 	rcall	80006aa8 <gpio_enable_pin_interrupt>
  gpio_enable_pin_interrupt( B08, GPIO_PIN_CHANGE);
80005602:	30 0b       	mov	r11,0
80005604:	32 8c       	mov	r12,40
80005606:	e0 a0 0a 51 	rcall	80006aa8 <gpio_enable_pin_interrupt>
  gpio_enable_pin_interrupt( B09,	GPIO_PIN_CHANGE);
8000560a:	30 0b       	mov	r11,0
8000560c:	32 9c       	mov	r12,41
8000560e:	e0 a0 0a 4d 	rcall	80006aa8 <gpio_enable_pin_interrupt>


  // PA08 - PA15
  INTC_register_interrupt( &irq_port0_line1, AVR32_GPIO_IRQ_0 + (AVR32_PIN_PA08 / 8), UI_IRQ_PRIORITY);
80005612:	30 2a       	mov	r10,2
80005614:	34 1b       	mov	r11,65
80005616:	fe cc ff 2a 	sub	r12,pc,-214
8000561a:	e0 a0 0a 7f 	rcall	80006b18 <INTC_register_interrupt>

  // PB08 - PB15
  INTC_register_interrupt( &irq_port1_line1, AVR32_GPIO_IRQ_0 + (AVR32_PIN_PB08 / 8), UI_IRQ_PRIORITY);
8000561e:	30 2a       	mov	r10,2
80005620:	34 5b       	mov	r11,69
80005622:	fe cc ff 8a 	sub	r12,pc,-118

  // register TC interrupt
  INTC_register_interrupt(&irq_tc, APP_TC_IRQ, UI_IRQ_PRIORITY);
80005626:	e0 a0 0a 79 	rcall	80006b18 <INTC_register_interrupt>
8000562a:	30 2a       	mov	r10,2
8000562c:	e0 6b 01 c0 	mov	r11,448
80005630:	fe cc ff f4 	sub	r12,pc,-12

  // register uart interrupt
  // INTC_register_interrupt(&irq_usart, AVR32_USART0_IRQ, UI_IRQ_PRIORITY);
}
80005634:	e0 a0 0a 72 	rcall	80006b18 <INTC_register_interrupt>
80005638:	d8 02       	popm	pc
8000563a:	d7 03       	nop

8000563c <irq_tc>:
8000563c:	eb cd 40 c0 	pushm	r6-r7,lr
80005640:	e0 68 07 58 	mov	r8,1880
80005644:	30 1a       	mov	r10,1
80005646:	f0 e6 00 00 	ld.d	r6,r8[0]


// timer irq
__attribute__((__interrupt__))
static void irq_tc(void) {
  tcTicks++;
8000564a:	30 0b       	mov	r11,0
8000564c:	ec 0a 00 0a 	add	r10,r6,r10
80005650:	ee 0b 00 4b 	adc	r11,r7,r11
80005654:	f0 eb 00 00 	st.d	r8[0],r10
  // overflow control
  if(tcTicks > tcMax) { 
80005658:	e0 69 07 54 	mov	r9,1876
8000565c:	f0 ea 00 00 	ld.d	r10,r8[0]
80005660:	e0 66 ff ff 	mov	r6,65535
80005664:	ea 16 7f ff 	orh	r6,0x7fff
80005668:	30 07       	mov	r7,0
8000566a:	0c 3a       	cp.w	r10,r6
8000566c:	ee 0b 13 00 	cpc	r11,r7
    tcTicks = 0;
80005670:	e0 88 00 08 	brls	80005680 <irq_tc+0x44>
80005674:	30 0a       	mov	r10,0
80005676:	30 0b       	mov	r11,0
    tcOverflow = 1;
80005678:	f0 eb 00 00 	st.d	r8[0],r10
  } else {
    tcOverflow = 0;
8000567c:	30 18       	mov	r8,1
8000567e:	c0 28       	rjmp	80005682 <irq_tc+0x46>
  }
  process_timers();
80005680:	30 08       	mov	r8,0
80005682:	b2 88       	st.b	r9[0x0],r8
  // clear interrupt flag by reading timer SR
  tc_read_sr(APP_TC, APP_TC_CHANNEL);
80005684:	e0 a0 04 fa 	rcall	80006078 <process_timers>
80005688:	30 0b       	mov	r11,0
8000568a:	fe 7c 38 00 	mov	r12,-51200
}
8000568e:	e0 a0 0c 02 	rcall	80006e92 <tc_read_sr>
80005692:	e3 cd 40 c0 	ldm	sp++,r6-r7,lr
80005696:	d6 03       	rete

80005698 <irq_port1_line1>:
80005698:	eb cd 40 80 	pushm	r7,lr
8000569c:	32 9c       	mov	r12,41
8000569e:	e0 a0 0a 26 	rcall	80006aea <gpio_get_pin_interrupt_flag>
800056a2:	c0 c0       	breq	800056ba <irq_port1_line1+0x22>
    // e.data = gpio_get_pin_value(kSwitchPins[swIdx]); 
    // event_post(&e);

    // clock norm
    if(gpio_get_pin_interrupt_flag(B09)) {
      clock_external = !gpio_get_pin_value(B09); 
800056a4:	32 9c       	mov	r12,41
800056a6:	e0 a0 09 dc 	rcall	80006a5e <gpio_get_pin_value>
800056aa:	e0 68 1b 0c 	mov	r8,6924
800056ae:	ec 1c 00 01 	eorl	r12,0x1

      gpio_clear_pin_interrupt_flag(B09);
800056b2:	b0 8c       	st.b	r8[0x0],r12
800056b4:	32 9c       	mov	r12,41
800056b6:	e0 a0 0a 26 	rcall	80006b02 <gpio_clear_pin_interrupt_flag>
    }

    // clock in
    if(gpio_get_pin_interrupt_flag(B08)) {
800056ba:	32 8c       	mov	r12,40
800056bc:	e0 a0 0a 17 	rcall	80006aea <gpio_get_pin_interrupt_flag>
      // CLOCK BOUNCY WITHOUT THESE PRINTS
      print_dbg("\rclk: ");
800056c0:	c1 30       	breq	800056e6 <irq_port1_line1+0x4e>
800056c2:	fe cc b6 da 	sub	r12,pc,-18726
      print_dbg_ulong(gpio_get_pin_value(B08));
800056c6:	e0 a0 16 71 	rcall	800083a8 <print_dbg>
800056ca:	32 8c       	mov	r12,40
800056cc:	e0 a0 09 c9 	rcall	80006a5e <gpio_get_pin_value>
      (*clock_pulse)(gpio_get_pin_value(B08));
800056d0:	e0 a0 16 66 	rcall	8000839c <print_dbg_ulong>
800056d4:	31 c8       	mov	r8,28
800056d6:	32 8c       	mov	r12,40
800056d8:	70 07       	ld.w	r7,r8[0x0]
800056da:	e0 a0 09 c2 	rcall	80006a5e <gpio_get_pin_value>
      gpio_clear_pin_interrupt_flag(B08);
800056de:	5d 17       	icall	r7
800056e0:	32 8c       	mov	r12,40
    }
}
800056e2:	e0 a0 0a 10 	rcall	80006b02 <gpio_clear_pin_interrupt_flag>
800056e6:	e3 cd 40 80 	ldm	sp++,r7,lr
800056ea:	d6 03       	rete

800056ec <irq_port0_line1>:
800056ec:	eb cd 40 80 	pushm	r7,lr
800056f0:	30 dc       	mov	r12,13
800056f2:	e0 a0 09 fc 	rcall	80006aea <gpio_get_pin_interrupt_flag>
800056f6:	c0 e0       	breq	80005712 <irq_port0_line1+0x26>
800056f8:	30 dc       	mov	r12,13
800056fa:	e0 a0 0a 04 	rcall	80006b02 <gpio_clear_pin_interrupt_flag>
800056fe:	30 18       	mov	r8,1
80005700:	e0 67 07 4c 	mov	r7,1868
80005704:	30 dc       	mov	r12,13
80005706:	8f 08       	st.w	r7[0x0],r8
    if(gpio_get_pin_interrupt_flag(NMI)) {
      gpio_clear_pin_interrupt_flag(NMI);
      // print_dbg("\r\n ### NMI ### ");
      static event_t e;
      e.type = kEventFront;
      e.data = gpio_get_pin_value(NMI);
80005708:	e0 a0 09 ab 	rcall	80006a5e <gpio_get_pin_value>
      event_post(&e);
8000570c:	8f 1c       	st.w	r7[0x4],r12
8000570e:	0e 9c       	mov	r12,r7
80005710:	c8 ee       	rcall	8000542c <event_post>
    }
}
80005712:	e3 cd 40 80 	ldm	sp++,r7,lr
80005716:	d6 03       	rete

80005718 <read_serial_dummy>:
  u8 vari; // is variable brightness, true/false
} monomeDesc;


//// dummy functions
static void read_serial_dummy(void) { return; }
80005718:	5e fc       	retal	r12
8000571a:	d7 03       	nop

8000571c <init_monome>:

//================================================
//----- extern function definitions

// init
void init_monome(void) {
8000571c:	e0 68 1b 1c 	mov	r8,6940
80005720:	30 0a       	mov	r10,0
80005722:	f0 c9 ff 00 	sub	r9,r8,-256
  u32 i;
  for(i=0; i<MONOME_MAX_LED_BYTES; i++) {
80005726:	10 ca       	st.b	r8++,r10
80005728:	12 38       	cp.w	r8,r9
    monomeLedBuffer[i] = 0;
  }
  //  print_dbg("\r\n finished monome class init");
}
8000572a:	cf e1       	brne	80005726 <init_monome+0xa>
8000572c:	5e fc       	retal	r12
8000572e:	d7 03       	nop

80005730 <monome_grid_key_parse_event_data>:

  ev.type = kEventMonomeGridKey;
  event_post(&ev);
}

void monome_grid_key_parse_event_data(u32 data, u8* x, u8* y, u8* val) {
80005730:	20 1d       	sub	sp,4
  u8* bdata = (u8*)(&data);
  *x = bdata[0];
80005732:	f8 08 16 18 	lsr	r8,r12,0x18
80005736:	b6 88       	st.b	r11[0x0],r8
  *y = bdata[1];
80005738:	f1 dc c2 08 	bfextu	r8,r12,0x10,0x8
8000573c:	b4 88       	st.b	r10[0x0],r8
  *val = bdata[2];
8000573e:	f9 dc c1 08 	bfextu	r12,r12,0x8,0x8
80005742:	b2 8c       	st.b	r9[0x0],r12
}
80005744:	2f fd       	sub	sp,-4
80005746:	5e fc       	retal	r12

80005748 <monome_set_quadrant_flag>:
  /* print_dbg_hex(monomeFrameDirty); */
}

// set given quadrant dirty flag
extern void monome_set_quadrant_flag(u8 q) {
  monomeFrameDirty |= (1 << q);
80005748:	e0 68 07 65 	mov	r8,1893
8000574c:	30 19       	mov	r9,1
8000574e:	11 8a       	ld.ub	r10,r8[0x0]
80005750:	f2 0c 09 49 	lsl	r9,r9,r12
80005754:	14 49       	or	r9,r10
}
80005756:	b0 89       	st.b	r8[0x0],r9
80005758:	5e fc       	retal	r12
8000575a:	d7 03       	nop

8000575c <monome_size_x>:
  monomeLedBuffer[monome_xy_idx(x,y)] ^= 0xff;
  monome_calc_quadrant_flag(x, y);  
}


u8 monome_size_x(void) { return mdesc.cols; }
8000575c:	32 08       	mov	r8,32
8000575e:	f1 3c 00 08 	ld.ub	r12,r8[8]
80005762:	5e fc       	retal	r12

80005764 <monome_is_vari>:
80005764:	32 08       	mov	r8,32
80005766:	f1 3c 00 0c 	ld.ub	r12,r8[12]
u8 monome_size_y(void) {  return mdesc.rows; }
u8 monome_is_vari(void) {  return mdesc.vari; }
8000576a:	5e fc       	retal	r12

8000576c <set_intense_mext>:
8000576c:	5e fc       	retal	r12
8000576e:	d7 03       	nop

80005770 <monome_grid_refresh>:
  }
  return 0;
}

// check dirty flags and refresh leds
void monome_grid_refresh(void) {
80005770:	d4 01       	pushm	lr
  // may need to wait after each quad until tx transfer is complete
  u8 busy = ftdi_tx_busy();
80005772:	e0 a0 05 61 	rcall	80006234 <ftdi_tx_busy>

  // check quad 0
  if( monomeFrameDirty & 0b0001 ) {
80005776:	e0 68 07 65 	mov	r8,1893
8000577a:	11 88       	ld.ub	r8,r8[0x0]
8000577c:	ed b8 00 00 	bld	r8,0x0
80005780:	c0 40       	breq	80005788 <monome_grid_refresh+0x18>
    while( busy ) { busy = ftdi_tx_busy(); }
80005782:	c1 38       	rjmp	800057a8 <monome_grid_refresh+0x38>
80005784:	e0 a0 05 58 	rcall	80006234 <ftdi_tx_busy>
80005788:	58 0c       	cp.w	r12,0
    (*monome_grid_map)(0, 0, monomeLedBuffer);
8000578a:	cf d1       	brne	80005784 <monome_grid_refresh+0x14>
8000578c:	18 9b       	mov	r11,r12
8000578e:	e0 68 1b 14 	mov	r8,6932
80005792:	e0 6a 1b 1c 	mov	r10,6940
    monomeFrameDirty &= 0b1110;
80005796:	70 08       	ld.w	r8,r8[0x0]
80005798:	5d 18       	icall	r8
8000579a:	e0 69 07 65 	mov	r9,1893
8000579e:	30 1c       	mov	r12,1
    busy = 1;
  }
  // check quad 1
  if( monomeFrameDirty & 0b0010 ) {
800057a0:	13 88       	ld.ub	r8,r9[0x0]
800057a2:	e2 18 00 0e 	andl	r8,0xe,COH
800057a6:	b2 88       	st.b	r9[0x0],r8
800057a8:	e0 68 07 65 	mov	r8,1893
    if ( mdesc.cols > 7 ) {
800057ac:	11 88       	ld.ub	r8,r8[0x0]
800057ae:	ed b8 00 01 	bld	r8,0x1
800057b2:	c1 e1       	brne	800057ee <monome_grid_refresh+0x7e>
800057b4:	32 08       	mov	r8,32
800057b6:	f1 39 00 08 	ld.ub	r9,r8[8]
800057ba:	30 78       	mov	r8,7
      while( busy ) { busy = ftdi_tx_busy(); }
800057bc:	f0 09 18 00 	cp.b	r9,r8
800057c0:	e0 8b 00 05 	brhi	800057ca <monome_grid_refresh+0x5a>
      (*monome_grid_map)(8, 0, monomeLedBuffer + 8);
800057c4:	c1 58       	rjmp	800057ee <monome_grid_refresh+0x7e>
800057c6:	e0 a0 05 37 	rcall	80006234 <ftdi_tx_busy>
800057ca:	58 0c       	cp.w	r12,0
800057cc:	cf d1       	brne	800057c6 <monome_grid_refresh+0x56>
800057ce:	18 9b       	mov	r11,r12
800057d0:	e0 68 1b 14 	mov	r8,6932
      monomeFrameDirty &= 0b1101;
800057d4:	30 8c       	mov	r12,8
800057d6:	70 08       	ld.w	r8,r8[0x0]
800057d8:	e0 6a 1b 1c 	mov	r10,6940
800057dc:	2f 8a       	sub	r10,-8
      busy = 1;
    }
  }
  // check quad 2
  if( monomeFrameDirty &  0b0100 ) { 
800057de:	5d 18       	icall	r8
800057e0:	e0 69 07 65 	mov	r9,1893
800057e4:	30 1c       	mov	r12,1
800057e6:	13 88       	ld.ub	r8,r9[0x0]
    if( mdesc.rows > 7 ) {
800057e8:	e2 18 00 0d 	andl	r8,0xd,COH
800057ec:	b2 88       	st.b	r9[0x0],r8
800057ee:	e0 68 07 65 	mov	r8,1893
800057f2:	11 88       	ld.ub	r8,r8[0x0]
800057f4:	ed b8 00 02 	bld	r8,0x2
800057f8:	c1 d1       	brne	80005832 <monome_grid_refresh+0xc2>
      while( busy ) { busy = ftdi_tx_busy(); }
800057fa:	32 08       	mov	r8,32
800057fc:	f1 39 00 09 	ld.ub	r9,r8[9]
80005800:	30 78       	mov	r8,7
      (*monome_grid_map)(0, 8, monomeLedBuffer + 128);
80005802:	f0 09 18 00 	cp.b	r9,r8
80005806:	e0 8b 00 05 	brhi	80005810 <monome_grid_refresh+0xa0>
8000580a:	c1 48       	rjmp	80005832 <monome_grid_refresh+0xc2>
8000580c:	e0 a0 05 14 	rcall	80006234 <ftdi_tx_busy>
      monomeFrameDirty &= 0b1011;
80005810:	58 0c       	cp.w	r12,0
80005812:	cf d1       	brne	8000580c <monome_grid_refresh+0x9c>
80005814:	e0 68 1b 14 	mov	r8,6932
80005818:	e0 6a 1b 1c 	mov	r10,6940
      busy = 1;
    }
  }
  // check quad 3
  if( monomeFrameDirty & 0b1000 ) {
8000581c:	70 08       	ld.w	r8,r8[0x0]
8000581e:	28 0a       	sub	r10,-128
80005820:	30 8b       	mov	r11,8
80005822:	5d 18       	icall	r8
    if( (mdesc.rows > 7) && (mdesc.cols > 7) )  {
80005824:	e0 69 07 65 	mov	r9,1893
80005828:	30 1c       	mov	r12,1
8000582a:	13 88       	ld.ub	r8,r9[0x0]
8000582c:	e2 18 00 0b 	andl	r8,0xb,COH
80005830:	b2 88       	st.b	r9[0x0],r8
80005832:	e0 68 07 65 	mov	r8,1893
80005836:	11 88       	ld.ub	r8,r8[0x0]
80005838:	ed b8 00 03 	bld	r8,0x3
8000583c:	c2 81       	brne	8000588c <monome_grid_refresh+0x11c>
8000583e:	32 09       	mov	r9,32
80005840:	30 78       	mov	r8,7
      while( busy ) { busy = ftdi_tx_busy(); }
80005842:	f3 3a 00 09 	ld.ub	r10,r9[9]
80005846:	f0 0a 18 00 	cp.b	r10,r8
      (*monome_grid_map)(8, 8, monomeLedBuffer + 136);
8000584a:	e0 88 00 21 	brls	8000588c <monome_grid_refresh+0x11c>
8000584e:	f3 39 00 08 	ld.ub	r9,r9[8]
80005852:	f0 09 18 00 	cp.b	r9,r8
80005856:	e0 8b 00 05 	brhi	80005860 <monome_grid_refresh+0xf0>
      monomeFrameDirty &= 0b0111;
8000585a:	c1 98       	rjmp	8000588c <monome_grid_refresh+0x11c>
8000585c:	e0 a0 04 ec 	rcall	80006234 <ftdi_tx_busy>
80005860:	58 0c       	cp.w	r12,0
80005862:	cf d1       	brne	8000585c <monome_grid_refresh+0xec>
80005864:	30 8b       	mov	r11,8
80005866:	e0 68 1b 14 	mov	r8,6932
      busy = 1;
    }
  }
  while( busy ) { busy = ftdi_tx_busy(); }
8000586a:	16 9c       	mov	r12,r11
8000586c:	70 08       	ld.w	r8,r8[0x0]
8000586e:	e0 6a 1b 1c 	mov	r10,6940
}
80005872:	f4 ca ff 78 	sub	r10,r10,-136
80005876:	5d 18       	icall	r8
80005878:	e0 68 07 65 	mov	r8,1893
8000587c:	30 1c       	mov	r12,1
8000587e:	11 89       	ld.ub	r9,r8[0x0]
80005880:	f3 d9 c0 03 	bfextu	r9,r9,0x0,0x3
80005884:	b0 89       	st.b	r8[0x0],r9
80005886:	c0 38       	rjmp	8000588c <monome_grid_refresh+0x11c>
80005888:	e0 a0 04 d6 	rcall	80006234 <ftdi_tx_busy>
8000588c:	58 0c       	cp.w	r12,0
8000588e:	cf d1       	brne	80005888 <monome_grid_refresh+0x118>
80005890:	d8 02       	popm	pc
80005892:	d7 03       	nop

80005894 <monome_arc_refresh>:


// check flags and refresh arc
void monome_arc_refresh(void) {
80005894:	d4 31       	pushm	r0-r7,lr
  // may need to wait after each quad until tx transfer is complete
  u8 busy = ftdi_tx_busy();
80005896:	30 07       	mov	r7,0
  u8 i;

  for(i=0;i<mdesc.encs;i++) {
80005898:	32 01       	mov	r1,32


// check flags and refresh arc
void monome_arc_refresh(void) {
  // may need to wait after each quad until tx transfer is complete
  u8 busy = ftdi_tx_busy();
8000589a:	e0 a0 04 cd 	rcall	80006234 <ftdi_tx_busy>
  u8 i;

  for(i=0;i<mdesc.encs;i++) {
    if(monomeFrameDirty & (1<<i)) {
8000589e:	e0 66 07 65 	mov	r6,1893
      if(i==1) print_dbg("\r\nsecond");
      while(busy) { busy = ftdi_tx_busy(); }
      (*monome_ring_map)(i, monomeLedBuffer + (i<<6));
800058a2:	30 12       	mov	r2,1
800058a4:	e0 63 1b 18 	mov	r3,6936


// check flags and refresh arc
void monome_arc_refresh(void) {
  // may need to wait after each quad until tx transfer is complete
  u8 busy = ftdi_tx_busy();
800058a8:	e0 64 1b 1c 	mov	r4,6940
  u8 i;

  for(i=0;i<mdesc.encs;i++) {
    if(monomeFrameDirty & (1<<i)) {
800058ac:	30 15       	mov	r5,1
800058ae:	18 90       	mov	r0,r12
800058b0:	c2 48       	rjmp	800058f8 <monome_arc_refresh+0x64>
800058b2:	0d 88       	ld.ub	r8,r6[0x0]
800058b4:	f0 07 08 48 	asr	r8,r8,r7
      if(i==1) print_dbg("\r\nsecond");
800058b8:	ed b8 00 00 	bld	r8,0x0
800058bc:	c1 c1       	brne	800058f4 <monome_arc_refresh+0x60>
800058be:	e4 07 18 00 	cp.b	r7,r2
800058c2:	c0 91       	brne	800058d4 <monome_arc_refresh+0x40>
800058c4:	fe cc b8 b0 	sub	r12,pc,-18256
      while(busy) { busy = ftdi_tx_busy(); }
800058c8:	e0 a0 15 70 	rcall	800083a8 <print_dbg>
800058cc:	c0 48       	rjmp	800058d4 <monome_arc_refresh+0x40>
800058ce:	e0 a0 04 b3 	rcall	80006234 <ftdi_tx_busy>
      (*monome_ring_map)(i, monomeLedBuffer + (i<<6));
800058d2:	18 90       	mov	r0,r12
800058d4:	58 00       	cp.w	r0,0
800058d6:	cf c1       	brne	800058ce <monome_arc_refresh+0x3a>
800058d8:	66 08       	ld.w	r8,r3[0x0]
800058da:	ee 0b 15 06 	lsl	r11,r7,0x6
      monomeFrameDirty &= ~(1<<i);
800058de:	0e 9c       	mov	r12,r7
800058e0:	e8 0b 00 0b 	add	r11,r4,r11
800058e4:	5d 18       	icall	r8
800058e6:	0d 89       	ld.ub	r9,r6[0x0]
800058e8:	ea 07 09 48 	lsl	r8,r5,r7
void monome_arc_refresh(void) {
  // may need to wait after each quad until tx transfer is complete
  u8 busy = ftdi_tx_busy();
  u8 i;

  for(i=0;i<mdesc.encs;i++) {
800058ec:	30 10       	mov	r0,1
800058ee:	5c d8       	com	r8
800058f0:	12 68       	and	r8,r9
800058f2:	ac 88       	st.b	r6[0x0],r8
800058f4:	2f f7       	sub	r7,-1
800058f6:	5c 57       	castu.b	r7
800058f8:	e3 38 00 0a 	ld.ub	r8,r1[10]
800058fc:	ee 08 18 00 	cp.b	r8,r7
      monomeFrameDirty &= ~(1<<i);
      busy = 1;
    }
  }

  while( busy ) { busy = ftdi_tx_busy(); }
80005900:	fe 9b ff d9 	brhi	800058b2 <monome_arc_refresh+0x1e>
80005904:	c0 48       	rjmp	8000590c <monome_arc_refresh+0x78>
80005906:	e0 a0 04 97 	rcall	80006234 <ftdi_tx_busy>
}
8000590a:	18 90       	mov	r0,r12
8000590c:	58 00       	cp.w	r0,0
8000590e:	cf c1       	brne	80005906 <monome_arc_refresh+0x72>
80005910:	d8 32       	popm	r0-r7,pc
80005912:	d7 03       	nop

80005914 <set_intense_series>:
80005914:	d4 01       	pushm	lr
80005916:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
8000591a:	ea 18 ff ff 	orh	r8,0xffff
8000591e:	e8 18 ff a0 	orl	r8,0xffa0
80005922:	e0 6c 07 78 	mov	r12,1912
80005926:	30 1b       	mov	r11,1
			b (brightness) = 0-15 (4 bits)
encode:		byte 0 = ((id) << 4) | b = 160 + b
*/
  txBuf[0] = 0xa0;
  txBuf[0] |= (v & 0x0f);
  ftdi_write(txBuf, 1);
80005928:	b8 88       	st.b	r12[0x0],r8
8000592a:	e0 a0 04 c1 	rcall	800062ac <ftdi_write>
}
8000592e:	d8 02       	popm	pc

80005930 <ring_map_mext>:
80005930:	d4 01       	pushm	lr
80005932:	e0 68 07 78 	mov	r8,1912
80005936:	39 2a       	mov	r10,-110
  //  static u8 tx[11] = { 0x14, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
  static u8* ptx;
  static u8 i;

  txBuf[0] = 0x92;
  txBuf[1] = n;
80005938:	b0 9c       	st.b	r8[0x1],r12
8000593a:	f0 c9 ff fe 	sub	r9,r8,-2
  
  ptx = txBuf + 2;
  
  // smash 64 LEDs together, nibbles
  for(i=0; i<32; i++) {
8000593e:	b0 8a       	st.b	r8[0x0],r10
  //  static u8 tx[11] = { 0x14, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
  static u8* ptx;
  static u8 i;

  txBuf[0] = 0x92;
  txBuf[1] = n;
80005940:	31 fc       	mov	r12,31
  
  ptx = txBuf + 2;
  
  // smash 64 LEDs together, nibbles
  for(i=0; i<32; i++) {
80005942:	30 08       	mov	r8,0
    *ptx = *data << 4;
80005944:	c0 b8       	rjmp	8000595a <ring_map_mext+0x2a>
80005946:	17 8a       	ld.ub	r10,r11[0x0]
80005948:	a5 6a       	lsl	r10,0x4
8000594a:	5c 5a       	castu.b	r10

/* static void grid_map_level_mext(u8 x, u8 y, const u8* data) { */
/*   // TODO */
/* } */

static void ring_map_mext(u8 n, u8* data) {
8000594c:	b2 8a       	st.b	r9[0x0],r10
  
  // smash 64 LEDs together, nibbles
  for(i=0; i<32; i++) {
    *ptx = *data << 4;
    data++;
    *ptx |= *data;
8000594e:	2f f8       	sub	r8,-1

/* static void grid_map_level_mext(u8 x, u8 y, const u8* data) { */
/*   // TODO */
/* } */

static void ring_map_mext(u8 n, u8* data) {
80005950:	17 9e       	ld.ub	lr,r11[0x1]
  
  // smash 64 LEDs together, nibbles
  for(i=0; i<32; i++) {
    *ptx = *data << 4;
    data++;
    *ptx |= *data;
80005952:	5c 58       	castu.b	r8

/* static void grid_map_level_mext(u8 x, u8 y, const u8* data) { */
/*   // TODO */
/* } */

static void ring_map_mext(u8 n, u8* data) {
80005954:	1c 4a       	or	r10,lr
  
  // smash 64 LEDs together, nibbles
  for(i=0; i<32; i++) {
    *ptx = *data << 4;
    data++;
    *ptx |= *data;
80005956:	2f eb       	sub	r11,-2
  txBuf[1] = n;
  
  ptx = txBuf + 2;
  
  // smash 64 LEDs together, nibbles
  for(i=0; i<32; i++) {
80005958:	12 ca       	st.b	r9++,r10
8000595a:	f8 08 18 00 	cp.b	r8,r12
8000595e:	fe 98 ff f4 	brls	80005946 <ring_map_mext+0x16>
80005962:	e0 6a 07 70 	mov	r10,1904
    *ptx |= *data;
    data++;
    ptx++;
  }

  ftdi_write(txBuf, 32 + 2);
80005966:	95 09       	st.w	r10[0x0],r9
  txBuf[1] = n;
  
  ptx = txBuf + 2;
  
  // smash 64 LEDs together, nibbles
  for(i=0; i<32; i++) {
80005968:	e0 69 07 c0 	mov	r9,1984
    *ptx |= *data;
    data++;
    ptx++;
  }

  ftdi_write(txBuf, 32 + 2);
8000596c:	32 2b       	mov	r11,34
8000596e:	b2 88       	st.b	r9[0x0],r8
}
80005970:	e0 6c 07 78 	mov	r12,1912
80005974:	e0 a0 04 9c 	rcall	800062ac <ftdi_write>
80005978:	d8 02       	popm	pc
8000597a:	d7 03       	nop

8000597c <grid_map_mext>:
8000597c:	d4 21       	pushm	r4-r7,lr
8000597e:	e0 68 07 78 	mov	r8,1912
80005982:	b0 9c       	st.b	r8[0x1],r12
static void grid_map_mext( u8 x, u8 y, const u8* data ) {
  //  static u8 tx[11] = { 0x14, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
  static u8* ptx;
  static u8 i, j;

  txBuf[0] = 0x1A;  
80005984:	b0 ab       	st.b	r8[0x2],r11
  txBuf[1] = x;
  txBuf[2] = y;
  
  ptx = txBuf + 3;
80005986:	31 ac       	mov	r12,26
80005988:	f0 cb ff fd 	sub	r11,r8,-3
8000598c:	b0 8c       	st.b	r8[0x0],r12
8000598e:	e0 68 07 cc 	mov	r8,1996
80005992:	91 0b       	st.w	r8[0x0],r11
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
80005994:	e0 68 07 76 	mov	r8,1910

  txBuf[0] = 0x1A;  
  txBuf[1] = x;
  txBuf[2] = y;
  
  ptx = txBuf + 3;
80005998:	16 99       	mov	r9,r11
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
8000599a:	30 76       	mov	r6,7
8000599c:	11 8b       	ld.ub	r11,r8[0x0]
8000599e:	30 08       	mov	r8,0
800059a0:	c1 38       	rjmp	800059c6 <grid_map_mext+0x4a>
    // *ptx = 0;
    for(j=0; j<4; j++) {
      // binary value of data byte to bitfield of tx byte
      // *ptx |= ((*data > 0) << j);
      *ptx = (*data) << 4;
800059a2:	12 9e       	mov	lr,r9
800059a4:	14 9c       	mov	r12,r10
800059a6:	30 0b       	mov	r11,0
800059a8:	19 87       	ld.ub	r7,r12[0x0]
      data++;
      *ptx |= *data;
800059aa:	a5 67       	lsl	r7,0x4
800059ac:	5c 57       	castu.b	r7
800059ae:	bc 87       	st.b	lr[0x0],r7
// this will hopefully help optimize operator routines,
// which cannot be called less often than refresh/tx, and are therefore prioritized.
////////////////////////////////////////////////
// HACKED to always do var-bright update
////////////////////////////////////////////////
static void grid_map_mext( u8 x, u8 y, const u8* data ) {
800059b0:	19 95       	ld.ub	r5,r12[0x1]
800059b2:	0a 47       	or	r7,r5
  ptx = txBuf + 3;
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
    // *ptx = 0;
    for(j=0; j<4; j++) {
800059b4:	1c c7       	st.b	lr++,r7
800059b6:	2f ec       	sub	r12,-2
// this will hopefully help optimize operator routines,
// which cannot be called less often than refresh/tx, and are therefore prioritized.
////////////////////////////////////////////////
// HACKED to always do var-bright update
////////////////////////////////////////////////
static void grid_map_mext( u8 x, u8 y, const u8* data ) {
800059b8:	2f fb       	sub	r11,-1
800059ba:	58 4b       	cp.w	r11,4
800059bc:	cf 61       	brne	800059a8 <grid_map_mext+0x2c>
800059be:	2f f8       	sub	r8,-1
  txBuf[2] = y;
  
  ptx = txBuf + 3;
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
800059c0:	2f 0a       	sub	r10,-16
800059c2:	5c 58       	castu.b	r8
800059c4:	2f c9       	sub	r9,-4
800059c6:	ec 08 18 00 	cp.b	r8,r6
800059ca:	fe 98 ff ec 	brls	800059a2 <grid_map_mext+0x26>
800059ce:	e0 6a 07 76 	mov	r10,1910
      ptx++;
    }
    data += MONOME_QUAD_LEDS; // skip the rest of the row to get back in target quad
    // ptx++;
  }
  ftdi_write(txBuf, 32 + 3);
800059d2:	b4 8b       	st.b	r10[0x0],r11
  txBuf[2] = y;
  
  ptx = txBuf + 3;
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
800059d4:	e0 6a 07 cc 	mov	r10,1996
      ptx++;
    }
    data += MONOME_QUAD_LEDS; // skip the rest of the row to get back in target quad
    // ptx++;
  }
  ftdi_write(txBuf, 32 + 3);
800059d8:	95 09       	st.w	r10[0x0],r9
800059da:	e0 69 07 75 	mov	r9,1909
}
800059de:	32 3b       	mov	r11,35
800059e0:	b2 88       	st.b	r9[0x0],r8
800059e2:	e0 6c 07 78 	mov	r12,1912
800059e6:	e0 a0 04 63 	rcall	800062ac <ftdi_write>
800059ea:	d8 22       	popm	r4-r7,pc

800059ec <grid_map_series>:
800059ec:	d4 21       	pushm	r4-r7,lr
800059ee:	30 78       	mov	r8,7
800059f0:	f0 0c 18 00 	cp.b	r12,r8
  static u8 * ptx;
  static u8 i, j;
  // command (upper nibble)
  txBuf[0] = 0x80;
  // quadrant index (lower nibble, 0-3)
  txBuf[0] |= ( (x > 7) | ((y > 7) << 1) );
800059f4:	5f b9       	srhi	r9
800059f6:	f6 08 18 00 	cp.b	r8,r11
800059fa:	f9 bb 03 02 	movlo	r11,2
800059fe:	f9 bb 02 00 	movhs	r11,0
80005a02:	ea 19 ff ff 	orh	r9,0xffff
80005a06:	e8 19 ff 80 	orl	r9,0xff80
80005a0a:	16 49       	or	r9,r11
80005a0c:	e0 6c 07 78 	mov	r12,1912
80005a10:	18 c9       	st.b	r12++,r9
80005a12:	e0 69 07 77 	mov	r9,1911
  // pointer to tx data
  ptx = txBuf + 1;
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
    *ptx = 0;
80005a16:	13 8b       	ld.ub	r11,r9[0x0]

  // pointer to tx data
  ptx = txBuf + 1;
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
80005a18:	30 09       	mov	r9,0
    *ptx = 0;
80005a1a:	12 9e       	mov	lr,r9
    // print_dbg_hex(txBuf[(i*2) + 1]);
  }
  ftdi_write(txBuf, 16);
}

static void grid_map_series(u8 x, u8 y, const u8* data) {
80005a1c:	c1 98       	rjmp	80005a4e <grid_map_series+0x62>
80005a1e:	b8 8e       	st.b	r12[0x0],lr
80005a20:	f4 c7 ff f8 	sub	r7,r10,-8
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
    *ptx = 0;
    for(j=0; j<MONOME_QUAD_LEDS; j++) {
      // binary value of data byte to bitfield of tx byte
      *ptx |= ((*data > VB_CUTOFF) << j);
80005a24:	14 9b       	mov	r11,r10
80005a26:	c0 a8       	rjmp	80005a3a <grid_map_series+0x4e>
80005a28:	17 35       	ld.ub	r5,r11++
80005a2a:	f0 05 18 00 	cp.b	r5,r8
80005a2e:	5f b5       	srhi	r5
80005a30:	ea 06 09 46 	lsl	r6,r5,r6
80005a34:	19 85       	ld.ub	r5,r12[0x0]
      ++data;
80005a36:	0a 46       	or	r6,r5
80005a38:	b8 86       	st.b	r12[0x0],r6
80005a3a:	f6 0a 01 06 	sub	r6,r11,r10
  ptx = txBuf + 1;
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
    *ptx = 0;
    for(j=0; j<MONOME_QUAD_LEDS; j++) {
80005a3e:	5c 56       	castu.b	r6
80005a40:	0e 3b       	cp.w	r11,r7
80005a42:	cf 31       	brne	80005a28 <grid_map_series+0x3c>
80005a44:	2f f9       	sub	r9,-1
80005a46:	2f 0a       	sub	r10,-16
80005a48:	5c 59       	castu.b	r9

  // pointer to tx data
  ptx = txBuf + 1;
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
80005a4a:	2f fc       	sub	r12,-1
80005a4c:	30 8b       	mov	r11,8
80005a4e:	f0 09 18 00 	cp.b	r9,r8
80005a52:	fe 98 ff e6 	brls	80005a1e <grid_map_series+0x32>
80005a56:	e0 68 07 60 	mov	r8,1888
80005a5a:	91 0c       	st.w	r8[0x0],r12
    // print_dbg_hex(*ptx);

    data += MONOME_QUAD_LEDS; // skip the rest of the row to get back in target quad
    ++ptx;
  }
  ftdi_write(txBuf, MONOME_QUAD_LEDS + 1);  
80005a5c:	e0 68 07 77 	mov	r8,1911
80005a60:	b0 8b       	st.b	r8[0x0],r11
80005a62:	e0 68 07 6c 	mov	r8,1900
}
80005a66:	30 9b       	mov	r11,9
80005a68:	b0 89       	st.b	r8[0x0],r9
80005a6a:	e0 6c 07 78 	mov	r12,1912
80005a6e:	e0 a0 04 1f 	rcall	800062ac <ftdi_write>
80005a72:	d8 22       	popm	r4-r7,pc

80005a74 <grid_map_40h>:
80005a74:	d4 21       	pushm	r4-r7,lr
80005a76:	30 08       	mov	r8,0
80005a78:	18 4b       	or	r11,r12
80005a7a:	f0 0b 18 00 	cp.b	r11,r8

static void grid_map_40h(u8 x, u8 y, const u8* data) {
  // print_dbg("\n\r=== grid_map_40h ===");
  static u8 i, j;
  // ignore all but first quadrant -- do any devices larger than 8x8 speak 40h?
  if (x != 0 || y != 0) {
80005a7e:	c3 a1       	brne	80005af2 <grid_map_40h+0x7e>
80005a80:	e0 68 07 6d 	mov	r8,1901
80005a84:	30 77       	mov	r7,7
80005a86:	11 8b       	ld.ub	r11,r8[0x0]
80005a88:	e0 69 07 78 	mov	r9,1912
    return;
  }
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
80005a8c:	30 08       	mov	r8,0
    // led row command + row number
    txBuf[(i*2)] = 0x70 + i;
80005a8e:	10 9e       	mov	lr,r8
80005a90:	c2 28       	rjmp	80005ad4 <grid_map_40h+0x60>
80005a92:	f0 0c 15 01 	lsl	r12,r8,0x1
80005a96:	f0 cb ff 90 	sub	r11,r8,-112
  }
  ftdi_write(txBuf, 32 + 3);
}


static void grid_map_40h(u8 x, u8 y, const u8* data) {
80005a9a:	f2 0c 0b 0b 	st.b	r9[r12],r11
    return;
  }
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
    // led row command + row number
    txBuf[(i*2)] = 0x70 + i;
    txBuf[(i*2)+1] = 0;
80005a9e:	f4 c6 ff f8 	sub	r6,r10,-8
80005aa2:	2f fc       	sub	r12,-1
80005aa4:	14 9b       	mov	r11,r10
    // print_dbg("\r\n * data bytes: ");
    for(j=0; j<MONOME_QUAD_LEDS; j++) {
80005aa6:	f2 0c 0b 0e 	st.b	r9[r12],lr
      // set row bit if led should be on
      // print_dbg("0x");
      // print_dbg_hex(*data);
      // print_dbg(" ");
      txBuf[(i*2)+1] |= ((*data > 0) << j);
80005aaa:	c0 c8       	rjmp	80005ac2 <grid_map_40h+0x4e>
80005aac:	17 34       	ld.ub	r4,r11++
80005aae:	fc 04 18 00 	cp.b	r4,lr
80005ab2:	5f 14       	srne	r4
80005ab4:	e8 05 09 45 	lsl	r5,r4,r5
80005ab8:	f2 0c 07 04 	ld.ub	r4,r9[r12]
80005abc:	08 45       	or	r5,r4
      // advance data to next bit
      ++data;
80005abe:	f2 0c 0b 05 	st.b	r9[r12],r5
80005ac2:	f6 0a 01 05 	sub	r5,r11,r10
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
    // led row command + row number
    txBuf[(i*2)] = 0x70 + i;
    txBuf[(i*2)+1] = 0;
    // print_dbg("\r\n * data bytes: ");
    for(j=0; j<MONOME_QUAD_LEDS; j++) {
80005ac6:	5c 55       	castu.b	r5
80005ac8:	0c 3b       	cp.w	r11,r6
80005aca:	cf 11       	brne	80005aac <grid_map_40h+0x38>
80005acc:	2f f8       	sub	r8,-1
80005ace:	2f 0a       	sub	r10,-16
  static u8 i, j;
  // ignore all but first quadrant -- do any devices larger than 8x8 speak 40h?
  if (x != 0 || y != 0) {
    return;
  }
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
80005ad0:	5c 58       	castu.b	r8
80005ad2:	30 8b       	mov	r11,8
80005ad4:	ee 08 18 00 	cp.b	r8,r7
80005ad8:	fe 98 ff dd 	brls	80005a92 <grid_map_40h+0x1e>
80005adc:	e0 69 07 6d 	mov	r9,1901
80005ae0:	b2 8b       	st.b	r9[0x0],r11
    // print_dbg("\n\r 40h: send led_row command: ");
    // print_dbg_hex(txBuf[i*2]);
    // print_dbg(" row data: 0x");
    // print_dbg_hex(txBuf[(i*2) + 1]);
  }
  ftdi_write(txBuf, 16);
80005ae2:	e0 69 07 66 	mov	r9,1894
80005ae6:	31 0b       	mov	r11,16
80005ae8:	b2 88       	st.b	r9[0x0],r8
80005aea:	e0 6c 07 78 	mov	r12,1912
80005aee:	e0 a0 03 df 	rcall	800062ac <ftdi_write>
80005af2:	d8 22       	popm	r4-r7,pc

80005af4 <read_serial_series>:
80005af4:	d4 31       	pushm	r0-r7,lr
80005af6:	e0 a0 03 93 	rcall	8000621c <ftdi_rx_buf>
80005afa:	e0 65 07 c4 	mov	r5,1988
}

static void read_serial_series(void) {
  u8* prx = ftdi_rx_buf();
  u8 i;
  rxBytes = ftdi_rx_bytes();
80005afe:	18 94       	mov	r4,r12
80005b00:	18 97       	mov	r7,r12
80005b02:	e0 63 07 d0 	mov	r3,2000
  *h = *pdata;
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
80005b06:	e0 a0 03 8f 	rcall	80006224 <ftdi_rx_bytes>
  /* print_dbg("; y: 0x"); */
  /* print_dbg_hex(y); */
  /* print_dbg("; z: 0x"); */
  /* print_dbg_hex(val); */

  ev.type = kEventMonomeGridKey;
80005b0a:	ea c6 ff fc 	sub	r6,r5,-4
  // print_dbg_hex(prx[0]);
  // print_dbg(" , 0x");
  // print_dbg_hex(prx[1]);
  // print_dbg(" ]");
  i = 0;
  while(i < rxBytes) {
80005b0e:	30 c2       	mov	r2,12
    /* print_dbg(" ; z : 0x"); */
    /* print_dbg_hex(	 ((prx[0] & 0xf0) == 0) ); */
    
    // process consecutive pairs of bytes
    monome_grid_key_write_event( ((prx[1] & 0xf0) >> 4) ,
				 prx[1] & 0xf,
80005b10:	a6 8c       	st.b	r3[0x0],r12
80005b12:	c1 28       	rjmp	80005b36 <read_serial_series+0x42>

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
  data[1] = y;
80005b14:	0f 99       	ld.ub	r9,r7[0x1]
80005b16:	0f 88       	ld.ub	r8,r7[0x0]
    /* print_dbg(" ; z : 0x"); */
    /* print_dbg_hex(	 ((prx[0] & 0xf0) == 0) ); */
    
    // process consecutive pairs of bytes
    monome_grid_key_write_event( ((prx[1] & 0xf0) >> 4) ,
				 prx[1] & 0xf,
80005b18:	f5 d9 c0 04 	bfextu	r10,r9,0x0,0x4

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
  data[1] = y;
80005b1c:	e2 18 00 f0 	andl	r8,0xf0,COH
  data[2] = val;
80005b20:	ac 9a       	st.b	r6[0x1],r10
  /* print_dbg("; y: 0x"); */
  /* print_dbg_hex(y); */
  /* print_dbg("; z: 0x"); */
  /* print_dbg_hex(val); */

  ev.type = kEventMonomeGridKey;
80005b22:	5f 08       	sreq	r8
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
80005b24:	ac a8       	st.b	r6[0x2],r8
    monome_grid_key_write_event( ((prx[1] & 0xf0) >> 4) ,
				 prx[1] & 0xf,
				 ((prx[0] & 0xf0) == 0)
				 );
    i += 2;
    prx += 2;
80005b26:	8b 02       	st.w	r5[0x0],r2
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
80005b28:	a5 89       	lsr	r9,0x4
  /* print_dbg_hex(y); */
  /* print_dbg("; z: 0x"); */
  /* print_dbg_hex(val); */

  ev.type = kEventMonomeGridKey;
  event_post(&ev);
80005b2a:	2f e7       	sub	r7,-2
80005b2c:	ac 89       	st.b	r6[0x0],r9
80005b2e:	e0 6c 07 c4 	mov	r12,1988
  // print_dbg_hex(prx[0]);
  // print_dbg(" , 0x");
  // print_dbg_hex(prx[1]);
  // print_dbg(" ]");
  i = 0;
  while(i < rxBytes) {
80005b32:	fe b0 fc 7d 	rcall	8000542c <event_post>
80005b36:	0e 99       	mov	r9,r7
80005b38:	07 88       	ld.ub	r8,r3[0x0]
80005b3a:	08 19       	sub	r9,r4
				 );
    i += 2;
    prx += 2;
  }

}
80005b3c:	f0 09 18 00 	cp.b	r9,r8
80005b40:	ce a3       	brcs	80005b14 <read_serial_series+0x20>
80005b42:	d8 32       	popm	r0-r7,pc

80005b44 <read_serial_40h>:
80005b44:	d4 31       	pushm	r0-r7,lr
80005b46:	e0 a0 03 6b 	rcall	8000621c <ftdi_rx_buf>
80005b4a:	e0 65 07 c4 	mov	r5,1988
80005b4e:	18 94       	mov	r4,r12
80005b50:	18 97       	mov	r7,r12
80005b52:	e0 63 07 d0 	mov	r3,2000
  *h = *pdata;
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
80005b56:	e0 a0 03 67 	rcall	80006224 <ftdi_rx_bytes>
  /* print_dbg("; y: 0x"); */
  /* print_dbg_hex(y); */
  /* print_dbg("; z: 0x"); */
  /* print_dbg_hex(val); */

  ev.type = kEventMonomeGridKey;
80005b5a:	ea c6 ff fc 	sub	r6,r5,-4
  // print_dbg_hex(prx[0]);
  // print_dbg(" , 0x");
  // print_dbg_hex(prx[1]);
  // print_dbg(" ]");
  i = 0;
  while(i < rxBytes) {
80005b5e:	30 c2       	mov	r2,12
    // print_dbg_hex(prx[1] & 0xf);
    // print_dbg(" ; z : 0x");
    // print_dbg_hex(   ((prx[0] & 0xf) != 0) );

    // press event
    if ((prx[0] & 0xf0) == 0) {
80005b60:	a6 8c       	st.b	r3[0x0],r12
80005b62:	c1 68       	rjmp	80005b8e <read_serial_40h+0x4a>
80005b64:	0f 88       	ld.ub	r8,r7[0x0]
80005b66:	10 99       	mov	r9,r8
80005b68:	e2 19 00 f0 	andl	r9,0xf0,COH
// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
  data[1] = y;
  data[2] = val;
80005b6c:	c1 01       	brne	80005b8c <read_serial_40h+0x48>
80005b6e:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80005b72:	5f 19       	srne	r9

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
  data[1] = y;
80005b74:	0f 98       	ld.ub	r8,r7[0x1]
80005b76:	ac a9       	st.b	r6[0x2],r9
80005b78:	f3 d8 c0 04 	bfextu	r9,r8,0x0,0x4
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
80005b7c:	ac 99       	st.b	r6[0x1],r9
  /* print_dbg_hex(y); */
  /* print_dbg("; z: 0x"); */
  /* print_dbg_hex(val); */

  ev.type = kEventMonomeGridKey;
  event_post(&ev);
80005b7e:	8b 02       	st.w	r5[0x0],r2
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
80005b80:	a5 88       	lsr	r8,0x4
  /* print_dbg_hex(y); */
  /* print_dbg("; z: 0x"); */
  /* print_dbg_hex(val); */

  ev.type = kEventMonomeGridKey;
  event_post(&ev);
80005b82:	e0 6c 07 c4 	mov	r12,1988
        ((prx[0] & 0xf) != 0)
      );
    }
    
    i += 2;
    prx += 2;
80005b86:	ac 88       	st.b	r6[0x0],r8
  // print_dbg_hex(prx[0]);
  // print_dbg(" , 0x");
  // print_dbg_hex(prx[1]);
  // print_dbg(" ]");
  i = 0;
  while(i < rxBytes) {
80005b88:	fe b0 fc 52 	rcall	8000542c <event_post>
80005b8c:	2f e7       	sub	r7,-2
80005b8e:	0e 99       	mov	r9,r7
80005b90:	07 88       	ld.ub	r8,r3[0x0]
80005b92:	08 19       	sub	r9,r4
    }
    
    i += 2;
    prx += 2;
  }
}
80005b94:	f0 09 18 00 	cp.b	r9,r8
80005b98:	ce 63       	brcs	80005b64 <read_serial_40h+0x20>
80005b9a:	d8 32       	popm	r0-r7,pc

80005b9c <read_serial_mext>:
80005b9c:	d4 31       	pushm	r0-r7,lr
80005b9e:	e0 67 07 d0 	mov	r7,2000
80005ba2:	e0 a0 03 41 	rcall	80006224 <ftdi_rx_bytes>
80005ba6:	ae 8c       	st.b	r7[0x0],r12
80005ba8:	c5 e0       	breq	80005c64 <read_serial_mext+0xc8>
80005baa:	e0 68 07 74 	mov	r8,1908
  static u8* prx; // pointer to rx buf
  static u8 com;
  
  rxBytes = ftdi_rx_bytes();
  if( rxBytes ) {
    nbp = 0;
80005bae:	30 09       	mov	r9,0
  // TODO
}

// ring encoder
static inline void monome_ring_enc_write_event( u8 n, u8 val) {
  u8* data = (u8*)(&(ev.data));
80005bb0:	10 96       	mov	r6,r8
  static u8 com;
  
  rxBytes = ftdi_rx_bytes();
  if( rxBytes ) {
    nbp = 0;
    prx = ftdi_rx_buf();
80005bb2:	b0 89       	st.b	r8[0x0],r9
80005bb4:	e0 64 07 c4 	mov	r4,1988
80005bb8:	e0 a0 03 32 	rcall	8000621c <ftdi_rx_buf>
  // TODO
}

// ring encoder
static inline void monome_ring_enc_write_event( u8 n, u8 val) {
  u8* data = (u8*)(&(ev.data));
80005bbc:	e0 60 07 64 	mov	r0,1892
   // print_dbg("\r\n monome.c wrote event; n: 0x"); 
   // print_dbg_hex(n); 
   // print_dbg("; d: 0x"); 
   // print_dbg_hex(val); 

  ev.type = kEventMonomeRingEnc;
80005bc0:	e0 67 07 68 	mov	r7,1896
  static u8 com;
  
  rxBytes = ftdi_rx_bytes();
  if( rxBytes ) {
    nbp = 0;
    prx = ftdi_rx_buf();
80005bc4:	35 03       	mov	r3,80
    while(nbp < rxBytes) {
80005bc6:	e8 c5 ff fc 	sub	r5,r4,-4
      com = (u8)(*(prx++));
      nbp++;
80005bca:	30 d1       	mov	r1,13
80005bcc:	35 12       	mov	r2,81
  rxBytes = ftdi_rx_bytes();
  if( rxBytes ) {
    nbp = 0;
    prx = ftdi_rx_buf();
    while(nbp < rxBytes) {
      com = (u8)(*(prx++));
80005bce:	8f 0c       	st.w	r7[0x0],r12
80005bd0:	c4 28       	rjmp	80005c54 <read_serial_mext+0xb8>
      nbp++;
80005bd2:	2f f8       	sub	r8,-1
  rxBytes = ftdi_rx_bytes();
  if( rxBytes ) {
    nbp = 0;
    prx = ftdi_rx_buf();
    while(nbp < rxBytes) {
      com = (u8)(*(prx++));
80005bd4:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
      nbp++;
      switch(com) {
80005bd8:	6e 08       	ld.w	r8,r7[0x0]
80005bda:	11 39       	ld.ub	r9,r8++
80005bdc:	ac 8a       	st.b	r6[0x0],r10
80005bde:	a0 89       	st.b	r0[0x0],r9
80005be0:	8f 08       	st.w	r7[0x0],r8
80005be2:	e6 09 18 00 	cp.b	r9,r3
80005be6:	c2 30       	breq	80005c2c <read_serial_mext+0x90>
80005be8:	e0 8b 00 0b 	brhi	80005bfe <read_serial_mext+0x62>
80005bec:	32 0a       	mov	r10,32
80005bee:	f4 09 18 00 	cp.b	r9,r10
80005bf2:	c0 e0       	breq	80005c0e <read_serial_mext+0x72>
80005bf4:	32 1a       	mov	r10,33
80005bf6:	f4 09 18 00 	cp.b	r9,r10
80005bfa:	c3 51       	brne	80005c64 <read_serial_mext+0xc8>
80005bfc:	c0 f8       	rjmp	80005c1a <read_serial_mext+0x7e>
80005bfe:	e4 09 18 00 	cp.b	r9,r2
80005c02:	c2 20       	breq	80005c46 <read_serial_mext+0xaa>
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
80005c04:	35 2b       	mov	r11,82
    while(nbp < rxBytes) {
      com = (u8)(*(prx++));
      nbp++;
      switch(com) {
      case 0x20: // grid key up
      	monome_grid_key_write_event( *prx, *(prx+1), 0);
80005c06:	f6 09 18 00 	cp.b	r9,r11

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
  data[1] = y;
80005c0a:	c2 d1       	brne	80005c64 <read_serial_mext+0xc8>
  data[2] = val;
80005c0c:	c2 08       	rjmp	80005c4c <read_serial_mext+0xb0>
80005c0e:	11 89       	ld.ub	r9,r8[0x0]
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
80005c10:	11 98       	ld.ub	r8,r8[0x1]
      	monome_grid_key_write_event( *prx, *(prx+1), 0);
      	nbp += 2;
      	prx += 2;
      	break;
      case 0x21: // grid key down
      	monome_grid_key_write_event( *prx, *(prx+1), 1);
80005c12:	aa 89       	st.b	r5[0x0],r9
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
80005c14:	aa 98       	st.b	r5[0x1],r8
  data[1] = y;
80005c16:	30 08       	mov	r8,0
  data[2] = val;
80005c18:	c0 68       	rjmp	80005c24 <read_serial_mext+0x88>
80005c1a:	11 89       	ld.ub	r9,r8[0x0]
  /* print_dbg("; y: 0x"); */
  /* print_dbg_hex(y); */
  /* print_dbg("; z: 0x"); */
  /* print_dbg_hex(val); */

  ev.type = kEventMonomeGridKey;
80005c1c:	11 98       	ld.ub	r8,r8[0x1]
80005c1e:	aa 89       	st.b	r5[0x0],r9
80005c20:	aa 98       	st.b	r5[0x1],r8
}

// ring encoder
static inline void monome_ring_enc_write_event( u8 n, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = n;
80005c22:	30 18       	mov	r8,1
      	monome_grid_key_write_event( *prx, *(prx+1), 1);
      	nbp += 2;
      	prx += 2;
      	break;
    	case 0x50: // ring delta
      	monome_ring_enc_write_event( *prx, *(prx+1));
80005c24:	aa a8       	st.b	r5[0x2],r8
}

// ring encoder
static inline void monome_ring_enc_write_event( u8 n, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = n;
80005c26:	30 c8       	mov	r8,12
  data[1] = val;
80005c28:	89 08       	st.w	r4[0x0],r8
   // print_dbg("\r\n monome.c wrote event; n: 0x"); 
   // print_dbg_hex(n); 
   // print_dbg("; d: 0x"); 
   // print_dbg_hex(val); 

  ev.type = kEventMonomeRingEnc;
80005c2a:	c0 68       	rjmp	80005c36 <read_serial_mext+0x9a>
  event_post(&ev);
80005c2c:	11 89       	ld.ub	r9,r8[0x0]
80005c2e:	11 98       	ld.ub	r8,r8[0x1]
80005c30:	aa 89       	st.b	r5[0x0],r9
      	nbp += 2;
      	prx += 2;
      	break;
    	case 0x50: // ring delta
      	monome_ring_enc_write_event( *prx, *(prx+1));
      	nbp += 2;
80005c32:	aa 98       	st.b	r5[0x1],r8
80005c34:	89 01       	st.w	r4[0x0],r1
80005c36:	e0 6c 07 c4 	mov	r12,1988
      	prx += 2;
      	break;
      case 0x51 : // ring key up
      	monome_ring_key_write_event( *prx++, 0);
      	prx++;
80005c3a:	fe b0 fb f9 	rcall	8000542c <event_post>
      	break;
80005c3e:	0d 88       	ld.ub	r8,r6[0x0]
      case 0x52 : // ring key down
      	monome_ring_key_write_event( *prx++, 1);
80005c40:	2f e8       	sub	r8,-2
      	nbp++;
80005c42:	ac 88       	st.b	r6[0x0],r8
      case 0x51 : // ring key up
      	monome_ring_key_write_event( *prx++, 0);
      	prx++;
      	break;
      case 0x52 : // ring key down
      	monome_ring_key_write_event( *prx++, 1);
80005c44:	6e 08       	ld.w	r8,r7[0x0]
      	nbp++;
80005c46:	2f e8       	sub	r8,-2
  
  rxBytes = ftdi_rx_bytes();
  if( rxBytes ) {
    nbp = 0;
    prx = ftdi_rx_buf();
    while(nbp < rxBytes) {
80005c48:	8f 08       	st.w	r7[0x0],r8
80005c4a:	c0 58       	rjmp	80005c54 <read_serial_mext+0xb8>
80005c4c:	2f f8       	sub	r8,-1
80005c4e:	2f fa       	sub	r10,-1
80005c50:	8f 08       	st.w	r7[0x0],r8
80005c52:	ac 8a       	st.b	r6[0x0],r10
80005c54:	e0 6a 07 d0 	mov	r10,2000
80005c58:	0d 88       	ld.ub	r8,r6[0x0]
80005c5a:	15 89       	ld.ub	r9,r10[0x0]
80005c5c:	f0 09 18 00 	cp.b	r9,r8
80005c60:	fe 9b ff b9 	brhi	80005bd2 <read_serial_mext+0x36>
80005c64:	d8 32       	popm	r0-r7,pc
80005c66:	d7 03       	nop

80005c68 <monome_connect_write_event>:
80005c68:	d4 01       	pushm	lr
80005c6a:	32 09       	mov	r9,32
80005c6c:	f3 3b 00 09 	ld.ub	r11,r9[9]
80005c70:	e0 68 07 c4 	mov	r8,1988
80005c74:	f0 ca ff fb 	sub	r10,r8,-5
  // print_dbg_ulong(mdesc.cols);
  // print_dbg(" rows: ");
  // print_dbg_ulong(mdesc.rows);

  ev.type = kEventMonomeConnect;
  ev.type = kEventMonomeConnect;
80005c78:	b4 9b       	st.b	r10[0x1],r11
  *data++ = (u8)(mdesc.device); 	// device (8bits)
  *data++ = mdesc.cols;		// width / count
  *data++ = mdesc.rows;		// height / resolution
  //  *data = 0; 		// unused
  event_post(&ev);
80005c7a:	30 8b       	mov	r11,8
  // print_dbg_ulong(mdesc.cols);
  // print_dbg(" rows: ");
  // print_dbg_ulong(mdesc.rows);

  ev.type = kEventMonomeConnect;
  ev.type = kEventMonomeConnect;
80005c7c:	10 9c       	mov	r12,r8
  *data++ = (u8)(mdesc.device); 	// device (8bits)
80005c7e:	91 0b       	st.w	r8[0x0],r11
80005c80:	72 1b       	ld.w	r11,r9[0x4]
  *data++ = mdesc.cols;		// width / count
80005c82:	b0 cb       	st.b	r8[0x4],r11
80005c84:	f3 38 00 08 	ld.ub	r8,r9[8]
  *data++ = mdesc.rows;		// height / resolution
  //  *data = 0; 		// unused
  event_post(&ev);
80005c88:	b4 88       	st.b	r10[0x0],r8
80005c8a:	fe b0 fb d1 	rcall	8000542c <event_post>
}
80005c8e:	d8 02       	popm	pc

80005c90 <setup_series>:
80005c90:	d4 01       	pushm	lr
80005c92:	30 1a       	mov	r10,1
80005c94:	32 08       	mov	r8,32
80005c96:	f1 6a 00 0b 	st.b	r8[11],r10
80005c9a:	91 0a       	st.w	r8[0x0],r10
//----  function pointer arrays

// read serial and spawn events
static const read_serial_t readSerialFuncs[eProtocolNumProtocols] = {
  &read_serial_40h,
  &read_serial_series,
80005c9c:	33 0a       	mov	r10,48

// setup series device
static void setup_series(u8 cols, u8 rows) {
  // print_dbg("\r\n setup series device");
  mdesc.protocol = eProtocolSeries;
  mdesc.device = eDeviceGrid;
80005c9e:	30 09       	mov	r9,0
  mdesc.cols = cols;
80005ca0:	f1 6c 00 08 	st.b	r8[8],r12
  mdesc.rows = rows;
80005ca4:	f1 6b 00 09 	st.b	r8[9],r11

// setup series device
static void setup_series(u8 cols, u8 rows) {
  // print_dbg("\r\n setup series device");
  mdesc.protocol = eProtocolSeries;
  mdesc.device = eDeviceGrid;
80005ca8:	91 19       	st.w	r8[0x4],r9
  mdesc.cols = cols;
  mdesc.rows = rows;
  mdesc.vari = 0;
80005caa:	f1 69 00 0c 	st.b	r8[12],r9
//----  function pointer arrays

// read serial and spawn events
static const read_serial_t readSerialFuncs[eProtocolNumProtocols] = {
  &read_serial_40h,
  &read_serial_series,
80005cae:	fe cb 01 ba 	sub	r11,pc,442
80005cb2:	fe c8 02 c6 	sub	r8,pc,710
// set function pointers
static inline void set_funcs(void) {
  // print_dbg("\r\n setting monome functions, protocol idx: ");
  // print_dbg_ulong(mdesc.protocol);
  monome_read_serial = readSerialFuncs[mdesc.protocol];
  monome_grid_map = gridMapFuncs[mdesc.protocol];
80005cb6:	95 0b       	st.w	r10[0x0],r11
  monome_grid_level_map = gridMapFuncs[mdesc.protocol];
80005cb8:	e0 6a 1b 14 	mov	r10,6932
  monome_ring_map = ringMapFuncs[mdesc.protocol];
80005cbc:	95 08       	st.w	r10[0x0],r8
80005cbe:	e0 6a 1c 20 	mov	r10,7200
};

// set intensity
static const set_intense_t intenseFuncs[eProtocolNumProtocols] = {
  NULL, // unsupported
  &set_intense_series,
80005cc2:	95 08       	st.w	r10[0x0],r8
80005cc4:	e0 68 1b 18 	mov	r8,6936
  &ring_map_mext,
};

// grid vs arc refresh
static const refresh_t refreshFuncs[eProtocolNumProtocols] = {
  &monome_grid_refresh,
80005cc8:	91 09       	st.w	r8[0x0],r9
80005cca:	fe c9 03 b6 	sub	r9,pc,950
  mdesc.cols = cols;
  mdesc.rows = rows;
  mdesc.vari = 0;
  mdesc.tilt = 1;
  set_funcs();
  monome_connect_write_event();
80005cce:	e0 68 1c 1c 	mov	r8,7196
  //  monomeConnect = 1;
  //  test_draw();
}
80005cd2:	91 09       	st.w	r8[0x0],r9
80005cd4:	fe c9 05 64 	sub	r9,pc,1380
80005cd8:	e0 68 1b 10 	mov	r8,6928
80005cdc:	91 09       	st.w	r8[0x0],r9
80005cde:	cc 5f       	rcall	80005c68 <monome_connect_write_event>
80005ce0:	d8 02       	popm	pc
80005ce2:	d7 03       	nop

80005ce4 <check_monome_device_desc>:
80005ce4:	d4 31       	pushm	r0-r7,lr
80005ce6:	20 5d       	sub	sp,20
80005ce8:	14 96       	mov	r6,r10
80005cea:	1a 97       	mov	r7,sp
80005cec:	fa c9 ff fa 	sub	r9,sp,-6
80005cf0:	1a 98       	mov	r8,sp
80005cf2:	19 8a       	ld.ub	r10,r12[0x0]
80005cf4:	2f ec       	sub	r12,-2
80005cf6:	10 ca       	st.b	r8++,r10
80005cf8:	12 38       	cp.w	r8,r9
80005cfa:	cf c1       	brne	80005cf2 <check_monome_device_desc+0xe>
80005cfc:	30 08       	mov	r8,0
80005cfe:	30 6a       	mov	r10,6
80005d00:	ba e8       	st.b	sp[0x6],r8
80005d02:	fe cb bc e2 	sub	r11,pc,-17182
  // manufacturer
  for(i=0; i<MONOME_MANSTR_LEN; i++) {
    buf[i] = mstr[i*2];
  }
  buf[i] = 0;
  matchMan = ( strncmp(buf, "monome", MONOME_MANSTR_LEN) == 0 );
80005d06:	1a 9c       	mov	r12,sp
80005d08:	e0 a0 1b 74 	rcall	800093f0 <strncmp>
  }
  //  print_dbg("\r\n finished monome class init");
}

// determine if FTDI string descriptors match monome device pattern
u8 check_monome_device_desc(char* mstr, char* pstr, char* sstr) { 
80005d0c:	ee c8 ff f7 	sub	r8,r7,-9
  /* print_dbg("\r\n manstring: "); */
  /* print_dbg(buf); */
 
  // serial number string
  for(i=0; i<MONOME_SERSTR_LEN; i++) {
    buf[i] = sstr[i*2];
80005d10:	18 94       	mov	r4,r12
80005d12:	0d 89       	ld.ub	r9,r6[0x0]
80005d14:	2f e6       	sub	r6,-2
  matchMan = ( strncmp(buf, "monome", MONOME_MANSTR_LEN) == 0 );
  /* print_dbg("\r\n manstring: "); */
  /* print_dbg(buf); */
 
  // serial number string
  for(i=0; i<MONOME_SERSTR_LEN; i++) {
80005d16:	0e c9       	st.b	r7++,r9
80005d18:	10 37       	cp.w	r7,r8
    buf[i] = sstr[i*2];
  }
  buf[i] = 0;
80005d1a:	cf c1       	brne	80005d12 <check_monome_device_desc+0x2e>
80005d1c:	30 05       	mov	r5,0
80005d1e:	fb 65 00 09 	st.b	sp[9],r5
  /* print_dbg("\r\n serial string: "); */
  /* print_dbg(buf); */
  if(matchMan == 0) {
80005d22:	58 04       	cp.w	r4,0
    // didn't match the manufacturer string, but check the serial for DIYs
    if( strncmp(buf, "a40h", 4) == 0) {
80005d24:	c1 40       	breq	80005d4c <check_monome_device_desc+0x68>
80005d26:	30 4a       	mov	r10,4
80005d28:	fe cb bd 00 	sub	r11,pc,-17152
80005d2c:	1a 9c       	mov	r12,sp
80005d2e:	e0 a0 1b 61 	rcall	800093f0 <strncmp>
80005d32:	18 99       	mov	r9,r12
      // this is probably an arduinome      
      mdesc.protocol = eProtocol40h;
80005d34:	e0 81 01 81 	brne	80006036 <check_monome_device_desc+0x352>
      mdesc.device = eDeviceGrid;
80005d38:	32 08       	mov	r8,32
      mdesc.cols = 8;
80005d3a:	91 09       	st.w	r8[0x0],r9
      mdesc.rows = 8;
80005d3c:	91 19       	st.w	r8[0x4],r9
80005d3e:	30 89       	mov	r9,8
    // didn't match the manufacturer string, but check the serial for DIYs
    if( strncmp(buf, "a40h", 4) == 0) {
      // this is probably an arduinome      
      mdesc.protocol = eProtocol40h;
      mdesc.device = eDeviceGrid;
      mdesc.cols = 8;
80005d40:	f1 69 00 09 	st.b	r8[9],r9
    // if we got here, serial number didn't match series or 40h patterns.
    // so this is probably an extended-protocol device.
    // we need to query for device attributes
    return setup_mext();
  }
  return 0;
80005d44:	f1 69 00 08 	st.b	r8[8],r9
    } else {
      // not a monome
      return 0;
    }
  } else { // matched manufctrr string
    if(buf[0] != 'm') {
80005d48:	e0 8f 01 78 	bral	80006038 <check_monome_device_desc+0x354>
80005d4c:	36 d8       	mov	r8,109
80005d4e:	1b 89       	ld.ub	r9,sp[0x0]
80005d50:	f0 09 18 00 	cp.b	r9,r8
      // not a monome, somehow. shouldn't happen
      return 0;
    }
    if(buf[3] == 'h') {
80005d54:	e0 81 01 71 	brne	80006036 <check_monome_device_desc+0x352>
80005d58:	36 88       	mov	r8,104
80005d5a:	1b b9       	ld.ub	r9,sp[0x3]
80005d5c:	f0 09 18 00 	cp.b	r9,r8
// setup

// setup 40h-protocol device
static void setup_40h(u8 cols, u8 rows) {
  // print_dbg("\r\n setup 40h device");
  mdesc.protocol = eProtocol40h;
80005d60:	c2 01       	brne	80005da0 <check_monome_device_desc+0xbc>
  mdesc.device = eDeviceGrid;
  mdesc.cols = 8;
  mdesc.rows = 8;
80005d62:	30 89       	mov	r9,8
80005d64:	32 08       	mov	r8,32
// setup 40h-protocol device
static void setup_40h(u8 cols, u8 rows) {
  // print_dbg("\r\n setup 40h device");
  mdesc.protocol = eProtocol40h;
  mdesc.device = eDeviceGrid;
  mdesc.cols = 8;
80005d66:	f1 69 00 09 	st.b	r8[9],r9

//----  function pointer arrays

// read serial and spawn events
static const read_serial_t readSerialFuncs[eProtocolNumProtocols] = {
  &read_serial_40h,
80005d6a:	f1 69 00 08 	st.b	r8[8],r9
  // print_dbg("\r\n setup 40h device");
  mdesc.protocol = eProtocol40h;
  mdesc.device = eDeviceGrid;
  mdesc.cols = 8;
  mdesc.rows = 8;
  mdesc.vari = 0;
80005d6e:	33 09       	mov	r9,48
// setup

// setup 40h-protocol device
static void setup_40h(u8 cols, u8 rows) {
  // print_dbg("\r\n setup 40h device");
  mdesc.protocol = eProtocol40h;
80005d70:	f1 64 00 0c 	st.b	r8[12],r4

//----  function pointer arrays

// read serial and spawn events
static const read_serial_t readSerialFuncs[eProtocolNumProtocols] = {
  &read_serial_40h,
80005d74:	91 04       	st.w	r8[0x0],r4
/*   &grid_led_mext, */
/* }; */

// grid/map
static const grid_map_t gridMapFuncs[eProtocolNumProtocols] = {
  &grid_map_40h,
80005d76:	91 14       	st.w	r8[0x4],r4

//----  function pointer arrays

// read serial and spawn events
static const read_serial_t readSerialFuncs[eProtocolNumProtocols] = {
  &read_serial_40h,
80005d78:	fe ca 02 34 	sub	r10,pc,564
// set function pointers
static inline void set_funcs(void) {
  // print_dbg("\r\n setting monome functions, protocol idx: ");
  // print_dbg_ulong(mdesc.protocol);
  monome_read_serial = readSerialFuncs[mdesc.protocol];
  monome_grid_map = gridMapFuncs[mdesc.protocol];
80005d7c:	fe c8 03 08 	sub	r8,pc,776
  monome_grid_level_map = gridMapFuncs[mdesc.protocol];
80005d80:	93 0a       	st.w	r9[0x0],r10
  monome_ring_map = ringMapFuncs[mdesc.protocol];
80005d82:	e0 69 1b 14 	mov	r9,6932
80005d86:	93 08       	st.w	r9[0x0],r8
  monome_set_intense = intenseFuncs[mdesc.protocol];
80005d88:	e0 69 1c 20 	mov	r9,7200
80005d8c:	93 08       	st.w	r9[0x0],r8
    if(buf[3] == 'h') {
      // this is a 40h
      setup_40h(8, 8);
      return 1;
    }
    if( strncmp(buf, "m64-", 4) == 0 ) {
80005d8e:	e0 68 1b 18 	mov	r8,6936
80005d92:	fe c9 06 22 	sub	r9,pc,1570
80005d96:	91 04       	st.w	r8[0x0],r4
80005d98:	e0 68 1c 1c 	mov	r8,7196
      // series 64
      setup_series(8, 8);
80005d9c:	91 04       	st.w	r8[0x0],r4
80005d9e:	c4 69       	rjmp	8000602a <check_monome_device_desc+0x346>
      return 1;
    }
    if( strncmp(buf, "m128-", 5) == 0 ) {
80005da0:	1a 97       	mov	r7,sp
80005da2:	30 4a       	mov	r10,4
80005da4:	fe cb bd 74 	sub	r11,pc,-17036
80005da8:	1a 9c       	mov	r12,sp
80005daa:	e0 a0 1b 23 	rcall	800093f0 <strncmp>
      // series 128
      setup_series(16, 8);
80005dae:	c0 31       	brne	80005db4 <check_monome_device_desc+0xd0>
80005db0:	30 8b       	mov	r11,8
      return 1;
    }
    if( strncmp(buf, "m256-", 5) == 0 ) {
80005db2:	c1 38       	rjmp	80005dd8 <check_monome_device_desc+0xf4>
80005db4:	30 5a       	mov	r10,5
80005db6:	fe cb bd 7e 	sub	r11,pc,-17026
80005dba:	1a 9c       	mov	r12,sp
80005dbc:	e0 a0 1b 1a 	rcall	800093f0 <strncmp>
      // series 256
      setup_series(16, 16);
80005dc0:	c0 41       	brne	80005dc8 <check_monome_device_desc+0xe4>
80005dc2:	30 8b       	mov	r11,8
80005dc4:	31 0c       	mov	r12,16
80005dc6:	c0 a8       	rjmp	80005dda <check_monome_device_desc+0xf6>
  u8* prx;
  u8 w = 0;
  u8 busy;

  // print_dbg("\r\n setup mext device");
  mdesc.protocol = eProtocolMext;
80005dc8:	1a 9c       	mov	r12,sp
80005dca:	30 5a       	mov	r10,5
80005dcc:	fe cb bd 8c 	sub	r11,pc,-17012

  mdesc.vari = 1;
80005dd0:	e0 a0 1b 10 	rcall	800093f0 <strncmp>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80005dd4:	c0 51       	brne	80005dde <check_monome_device_desc+0xfa>
80005dd6:	31 0b       	mov	r11,16
80005dd8:	16 9c       	mov	r12,r11
80005dda:	c5 bf       	rcall	80005c90 <setup_series>
80005ddc:	c2 b9       	rjmp	80006032 <check_monome_device_desc+0x34e>

  rxBytes = 0;
80005dde:	30 29       	mov	r9,2
80005de0:	32 08       	mov	r8,32
80005de2:	91 09       	st.w	r8[0x0],r9

  if(rxBytes != 6 ){
    print_dbg("\r\n got unexpected byte count in response to mext setup request;\r\n");
    print_dbg_ulong(*prx);
    
    for(;rxBytes != 0; rxBytes--) {
80005de4:	30 19       	mov	r9,1
80005de6:	f1 69 00 0c 	st.b	r8[12],r9
}

// setup extended device, return success /failure of query
static u8 setup_mext(void) {
  u8* prx;
  u8 w = 0;
80005dea:	08 99       	mov	r9,r4
80005dec:	e0 68 87 00 	mov	r8,34560
80005df0:	ea 18 03 93 	orh	r8,0x393
80005df4:	e0 67 07 d0 	mov	r7,2000
80005df8:	08 96       	mov	r6,r4

  mdesc.vari = 1;

  rxBytes = 0;

  while(rxBytes != 6) {
80005dfa:	ae 85       	st.b	r7[0x0],r5
80005dfc:	0a 93       	mov	r3,r5
80005dfe:	e0 6a 03 e7 	mov	r10,999
80005e02:	fa c5 ff ec 	sub	r5,sp,-20
80005e06:	30 0b       	mov	r11,0
80005e08:	0a f4       	st.b	--r5,r4
80005e0a:	f0 0a 00 0a 	add	r10,r8,r10
80005e0e:	f2 0b 00 4b 	adc	r11,r9,r11
80005e12:	30 64       	mov	r4,6
80005e14:	e0 68 03 e8 	mov	r8,1000
80005e18:	30 09       	mov	r9,0
80005e1a:	e0 a0 16 75 	rcall	80008b04 <__avr32_udiv64>
80005e1e:	14 92       	mov	r2,r10
80005e20:	c4 f8       	rjmp	80005ebe <check_monome_device_desc+0x1da>
80005e22:	d7 03       	nop
80005e24:	e1 b8 00 42 	mfsr	r8,0x108
80005e28:	f0 02 00 0a 	add	r10,r8,r2
80005e2c:	e1 b9 00 42 	mfsr	r9,0x108
80005e30:	14 38       	cp.w	r8,r10
80005e32:	e0 88 00 05 	brls	80005e3c <check_monome_device_desc+0x158>
80005e36:	10 39       	cp.w	r9,r8
80005e38:	cf a2       	brcc	80005e2c <check_monome_device_desc+0x148>
80005e3a:	c0 48       	rjmp	80005e42 <check_monome_device_desc+0x15e>
80005e3c:	10 39       	cp.w	r9,r8
80005e3e:	e0 83 00 ff 	brlo	8000603c <check_monome_device_desc+0x358>
80005e42:	14 39       	cp.w	r9,r10
80005e44:	e0 8b 00 fc 	brhi	8000603c <check_monome_device_desc+0x358>
80005e48:	cf 2b       	rjmp	80005e2c <check_monome_device_desc+0x148>
80005e4a:	e1 b9 00 42 	mfsr	r9,0x108
80005e4e:	14 38       	cp.w	r8,r10
80005e50:	e0 88 00 05 	brls	80005e5a <check_monome_device_desc+0x176>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80005e54:	10 39       	cp.w	r9,r8
80005e56:	cf a2       	brcc	80005e4a <check_monome_device_desc+0x166>
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005e58:	c0 48       	rjmp	80005e60 <check_monome_device_desc+0x17c>
80005e5a:	10 39       	cp.w	r9,r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005e5c:	e0 83 00 f8 	brlo	8000604c <check_monome_device_desc+0x368>
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005e60:	14 39       	cp.w	r9,r10
80005e62:	e0 8b 00 f5 	brhi	8000604c <check_monome_device_desc+0x368>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005e66:	cf 2b       	rjmp	80005e4a <check_monome_device_desc+0x166>
80005e68:	e1 b9 00 42 	mfsr	r9,0x108
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005e6c:	14 38       	cp.w	r8,r10
80005e6e:	e0 88 00 05 	brls	80005e78 <check_monome_device_desc+0x194>
80005e72:	10 39       	cp.w	r9,r8
80005e74:	cf a2       	brcc	80005e68 <check_monome_device_desc+0x184>
80005e76:	c0 38       	rjmp	80005e7c <check_monome_device_desc+0x198>
80005e78:	10 39       	cp.w	r9,r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005e7a:	c0 43       	brcs	80005e82 <check_monome_device_desc+0x19e>
80005e7c:	14 39       	cp.w	r9,r10
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005e7e:	fe 98 ff f5 	brls	80005e68 <check_monome_device_desc+0x184>
80005e82:	cd 5d       	rcall	8000622c <ftdi_rx_busy>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005e84:	cf f1       	brne	80005e82 <check_monome_device_desc+0x19e>
80005e86:	cc fd       	rcall	80006224 <ftdi_rx_bytes>
80005e88:	ae 8c       	st.b	r7[0x0],r12
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005e8a:	e8 0c 18 00 	cp.b	r12,r4
80005e8e:	c1 80       	breq	80005ebe <check_monome_device_desc+0x1da>
80005e90:	fe cc be 48 	sub	r12,pc,-16824
80005e94:	e0 a0 12 8a 	rcall	800083a8 <print_dbg>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005e98:	0d 8c       	ld.ub	r12,r6[0x0]
80005e9a:	e0 a0 12 81 	rcall	8000839c <print_dbg_ulong>
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005e9e:	c0 c8       	rjmp	80005eb6 <check_monome_device_desc+0x1d2>
80005ea0:	2f f6       	sub	r6,-1
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005ea2:	0d 8c       	ld.ub	r12,r6[0x0]
80005ea4:	e0 a0 12 7c 	rcall	8000839c <print_dbg_ulong>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005ea8:	fe cc bf 30 	sub	r12,pc,-16592
80005eac:	e0 a0 12 7e 	rcall	800083a8 <print_dbg>
80005eb0:	0f 88       	ld.ub	r8,r7[0x0]

  // print_dbg("\r\n setup request ftdi read; waiting...");

  //  while(ftdi_rx_busy()) {;;}
  while(busy) {
    busy = ftdi_rx_busy();
80005eb2:	20 18       	sub	r8,1
80005eb4:	ae 88       	st.b	r7[0x0],r8
  busy = 1;

  // print_dbg("\r\n setup request ftdi read; waiting...");

  //  while(ftdi_rx_busy()) {;;}
  while(busy) {
80005eb6:	0f 88       	ld.ub	r8,r7[0x0]
    busy = ftdi_rx_busy();
    // print_dbg("\r\n waiting for transfer complete; busy flag: ");
    // print_dbg_ulong(busy);
    
  }
  rxBytes = ftdi_rx_bytes();
80005eb8:	e6 08 18 00 	cp.b	r8,r3
80005ebc:	cf 21       	brne	80005ea0 <check_monome_device_desc+0x1bc>

  // print_dbg(" done waiting. bytes read: ");
  // print_dbg_ulong(rxBytes);

  if(rxBytes != 6 ){
80005ebe:	0f 88       	ld.ub	r8,r7[0x0]
80005ec0:	e8 08 18 00 	cp.b	r8,r4
    print_dbg("\r\n got unexpected byte count in response to mext setup request;\r\n");
80005ec4:	cb 01       	brne	80005e24 <check_monome_device_desc+0x140>
80005ec6:	ca bd       	rcall	8000621c <ftdi_rx_buf>
80005ec8:	30 1a       	mov	r10,1
    print_dbg_ulong(*prx);
80005eca:	f8 c7 ff ff 	sub	r7,r12,-1
80005ece:	0f 8c       	ld.ub	r12,r7[0x0]
80005ed0:	f4 0c 18 00 	cp.b	r12,r10
    
    for(;rxBytes != 0; rxBytes--) {
      print_dbg_ulong(*(++prx));
80005ed4:	c2 41       	brne	80005f1c <check_monome_device_desc+0x238>
80005ed6:	32 08       	mov	r8,32
80005ed8:	30 0c       	mov	r12,0
      print_dbg(" ");
80005eda:	91 1c       	st.w	r8[0x4],r12
80005edc:	0f 99       	ld.ub	r9,r7[0x1]
80005ede:	f4 09 18 00 	cp.b	r9,r10

  if(rxBytes != 6 ){
    print_dbg("\r\n got unexpected byte count in response to mext setup request;\r\n");
    print_dbg_ulong(*prx);
    
    for(;rxBytes != 0; rxBytes--) {
80005ee2:	c0 31       	brne	80005ee8 <check_monome_device_desc+0x204>
80005ee4:	30 89       	mov	r9,8
80005ee6:	c1 28       	rjmp	80005f0a <check_monome_device_desc+0x226>
80005ee8:	30 2a       	mov	r10,2
80005eea:	f4 09 18 00 	cp.b	r9,r10

  mdesc.vari = 1;

  rxBytes = 0;

  while(rxBytes != 6) {
80005eee:	c0 81       	brne	80005efe <check_monome_device_desc+0x21a>
80005ef0:	30 89       	mov	r9,8
80005ef2:	f1 69 00 09 	st.b	r8[9],r9

    // return 0;
    }
  }
  
  prx = ftdi_rx_buf();
80005ef6:	31 09       	mov	r9,16
80005ef8:	f1 69 00 08 	st.b	r8[8],r9
  prx++; // 1st returned byte is 0
80005efc:	c0 b8       	rjmp	80005f12 <check_monome_device_desc+0x22e>
80005efe:	30 4a       	mov	r10,4
  if(*prx == 1) {
80005f00:	f4 09 18 00 	cp.b	r9,r10
80005f04:	e0 81 00 9a 	brne	80006038 <check_monome_device_desc+0x354>
    mdesc.device = eDeviceGrid;
80005f08:	31 09       	mov	r9,16
80005f0a:	f1 69 00 08 	st.b	r8[8],r9
    prx++;
    if(*prx == 1) {
80005f0e:	f1 69 00 09 	st.b	r8[9],r9
80005f12:	30 19       	mov	r9,1
80005f14:	32 08       	mov	r8,32
      // print_dbg("\r\n monome 64");
      mdesc.rows = 8;
80005f16:	f1 69 00 0b 	st.b	r8[11],r9
      mdesc.cols = 8;
    }
    else if(*prx == 2) {
80005f1a:	c1 d8       	rjmp	80005f54 <check_monome_device_desc+0x270>
80005f1c:	2f f7       	sub	r7,-1
80005f1e:	30 58       	mov	r8,5
80005f20:	f0 0c 18 00 	cp.b	r12,r8
      // print_dbg("\r\n monome 128");
      mdesc.rows = 8;
80005f24:	c0 f1       	brne	80005f42 <check_monome_device_desc+0x25e>
80005f26:	30 19       	mov	r9,1
      mdesc.cols = 16;
80005f28:	32 08       	mov	r8,32
80005f2a:	91 19       	st.w	r8[0x4],r9
80005f2c:	0f 89       	ld.ub	r9,r7[0x0]
80005f2e:	fe cc be a2 	sub	r12,pc,-16734
    }
    else if(*prx == 4) {
80005f32:	f1 69 00 0a 	st.b	r8[10],r9
80005f36:	e0 a0 12 39 	rcall	800083a8 <print_dbg>
      // print_dbg("\r\n monome 256");
      mdesc.rows = 16; 
80005f3a:	0f 8c       	ld.ub	r12,r7[0x0]
      mdesc.cols = 16;
80005f3c:	e0 a0 12 30 	rcall	8000839c <print_dbg_ulong>
      mdesc.rows = 8;
      mdesc.cols = 16;
    }
    else if(*prx == 4) {
      // print_dbg("\r\n monome 256");
      mdesc.rows = 16; 
80005f40:	c0 a8       	rjmp	80005f54 <check_monome_device_desc+0x270>
80005f42:	e0 a0 12 0f 	rcall	80008360 <print_dbg_hex>
      mdesc.cols = 16;
    }
    else {
      return 0; // bail
    }		
    mdesc.tilt = 1;
80005f46:	0f 8c       	ld.ub	r12,r7[0x0]
80005f48:	e0 a0 12 0c 	rcall	80008360 <print_dbg_hex>
80005f4c:	0f 9c       	ld.ub	r12,r7[0x1]
80005f4e:	e0 a0 12 09 	rcall	80008360 <print_dbg_hex>
  }
  else if(*prx == 5) {
80005f52:	c7 28       	rjmp	80006036 <check_monome_device_desc+0x352>
80005f54:	30 18       	mov	r8,1
80005f56:	fb 68 00 13 	st.b	sp[19],r8
    mdesc.device = eDeviceArc;
80005f5a:	e1 b8 00 42 	mfsr	r8,0x108
    mdesc.encs = *(++prx);
80005f5e:	f0 02 00 0a 	add	r10,r8,r2
80005f62:	e1 b9 00 42 	mfsr	r9,0x108
    print_dbg("\r\n monome arc ");
80005f66:	14 38       	cp.w	r8,r10
80005f68:	e0 88 00 05 	brls	80005f72 <check_monome_device_desc+0x28e>
    print_dbg_ulong(*prx);
80005f6c:	10 39       	cp.w	r9,r8
80005f6e:	cf a2       	brcc	80005f62 <check_monome_device_desc+0x27e>
80005f70:	c0 38       	rjmp	80005f76 <check_monome_device_desc+0x292>
  } else {
    print_dbg_hex(*prx);
80005f72:	10 39       	cp.w	r9,r8
80005f74:	c7 23       	brcs	80006058 <check_monome_device_desc+0x374>
    print_dbg_hex(*(++prx));
80005f76:	14 39       	cp.w	r9,r10
80005f78:	e0 8b 00 70 	brhi	80006058 <check_monome_device_desc+0x374>
    print_dbg_hex(*(++prx));
80005f7c:	cf 3b       	rjmp	80005f62 <check_monome_device_desc+0x27e>
80005f7e:	e1 b9 00 42 	mfsr	r9,0x108
80005f82:	14 38       	cp.w	r8,r10
    return 0; // bail
  }

  // get id
  w = 1;
80005f84:	e0 88 00 05 	brls	80005f8e <check_monome_device_desc+0x2aa>
80005f88:	10 39       	cp.w	r9,r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80005f8a:	cf a2       	brcc	80005f7e <check_monome_device_desc+0x29a>
80005f8c:	c0 38       	rjmp	80005f92 <check_monome_device_desc+0x2ae>
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005f8e:	10 39       	cp.w	r9,r8
80005f90:	c6 d3       	brcs	8000606a <check_monome_device_desc+0x386>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005f92:	14 39       	cp.w	r9,r10
80005f94:	e0 8b 00 6b 	brhi	8000606a <check_monome_device_desc+0x386>
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005f98:	cf 3b       	rjmp	80005f7e <check_monome_device_desc+0x29a>
80005f9a:	e1 b9 00 42 	mfsr	r9,0x108
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005f9e:	04 38       	cp.w	r8,r2
80005fa0:	e0 88 00 06 	brls	80005fac <check_monome_device_desc+0x2c8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005fa4:	10 39       	cp.w	r9,r8
80005fa6:	cf a2       	brcc	80005f9a <check_monome_device_desc+0x2b6>
80005fa8:	c0 48       	rjmp	80005fb0 <check_monome_device_desc+0x2cc>
80005faa:	d7 03       	nop
80005fac:	10 39       	cp.w	r9,r8
80005fae:	c0 43       	brcs	80005fb6 <check_monome_device_desc+0x2d2>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005fb0:	04 39       	cp.w	r9,r2
80005fb2:	fe 98 ff f4 	brls	80005f9a <check_monome_device_desc+0x2b6>
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005fb6:	c3 bd       	rcall	8000622c <ftdi_rx_busy>
80005fb8:	18 97       	mov	r7,r12
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005fba:	cf e1       	brne	80005fb6 <check_monome_device_desc+0x2d2>
80005fbc:	c3 4d       	rcall	80006224 <ftdi_rx_bytes>
80005fbe:	e0 68 07 d0 	mov	r8,2000
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005fc2:	b0 8c       	st.b	r8[0x0],r12
80005fc4:	c2 cd       	rcall	8000621c <ftdi_rx_buf>
80005fc6:	36 b8       	mov	r8,107
80005fc8:	19 a9       	ld.ub	r9,r12[0x2]
80005fca:	f0 09 18 00 	cp.b	r9,r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005fce:	c0 41       	brne	80005fd6 <check_monome_device_desc+0x2f2>
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005fd0:	32 08       	mov	r8,32
80005fd2:	f1 67 00 0c 	st.b	r8[12],r7
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005fd6:	fe c9 bf e6 	sub	r9,pc,-16410
80005fda:	32 08       	mov	r8,32
80005fdc:	70 1a       	ld.w	r10,r8[0x4]
80005fde:	70 08       	ld.w	r8,r8[0x0]
80005fe0:	f2 08 03 2b 	ld.w	r11,r9[r8<<0x2]
80005fe4:	33 09       	mov	r9,48
80005fe6:	93 0b       	st.w	r9[0x0],r11
80005fe8:	e0 6b 1b 14 	mov	r11,6932
80005fec:	fe c9 bf 44 	sub	r9,pc,-16572
80005ff0:	f2 08 03 29 	ld.w	r9,r9[r8<<0x2]
80005ff4:	97 09       	st.w	r11[0x0],r9
80005ff6:	e0 6b 1c 20 	mov	r11,7200
80005ffa:	97 09       	st.w	r11[0x0],r9
80005ffc:	fe c9 bf f4 	sub	r9,pc,-16396
80006000:	f2 08 03 2b 	ld.w	r11,r9[r8<<0x2]
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80006004:	e0 69 1b 18 	mov	r9,6936
80006008:	93 0b       	st.w	r9[0x0],r11
8000600a:	fe c9 bf 6e 	sub	r9,pc,-16530
  delay_ms(1);
  ftdi_read();
  delay_ms(1);
  busy = 1;
  while(busy) {
    busy = ftdi_rx_busy();
8000600e:	f2 08 03 29 	ld.w	r9,r9[r8<<0x2]
80006012:	e0 68 1c 1c 	mov	r8,7196
  }
  rxBytes = ftdi_rx_bytes();
80006016:	58 1a       	cp.w	r10,1
80006018:	f9 ba 01 00 	movne	r10,0
8000601c:	f9 ba 00 04 	moveq	r10,4
  prx = ftdi_rx_buf();
80006020:	91 09       	st.w	r8[0x0],r9
  if(*(prx+2) == 'k')
80006022:	fe c8 c0 26 	sub	r8,pc,-16346
80006026:	f0 0a 03 09 	ld.w	r9,r8[r10]
8000602a:	e0 68 1b 10 	mov	r8,6928
      mdesc.vari = 0;
8000602e:	91 09       	st.w	r8[0x0],r9
80006030:	c1 ce       	rcall	80005c68 <monome_connect_write_event>

// set function pointers
static inline void set_funcs(void) {
  // print_dbg("\r\n setting monome functions, protocol idx: ");
  // print_dbg_ulong(mdesc.protocol);
  monome_read_serial = readSerialFuncs[mdesc.protocol];
80006032:	30 1c       	mov	r12,1
80006034:	c0 28       	rjmp	80006038 <check_monome_device_desc+0x354>
  monome_grid_map = gridMapFuncs[mdesc.protocol];
  monome_grid_level_map = gridMapFuncs[mdesc.protocol];
  monome_ring_map = ringMapFuncs[mdesc.protocol];
  monome_set_intense = intenseFuncs[mdesc.protocol];
  monome_refresh = refreshFuncs[mdesc.device == eDeviceArc];   // toggle on grid vs arc
80006036:	30 0c       	mov	r12,0

// set function pointers
static inline void set_funcs(void) {
  // print_dbg("\r\n setting monome functions, protocol idx: ");
  // print_dbg_ulong(mdesc.protocol);
  monome_read_serial = readSerialFuncs[mdesc.protocol];
80006038:	2f bd       	sub	sp,-20
8000603a:	d8 32       	popm	r0-r7,pc
8000603c:	30 1b       	mov	r11,1
8000603e:	0a 9c       	mov	r12,r5
80006040:	c3 6d       	rcall	800062ac <ftdi_write>
  monome_grid_map = gridMapFuncs[mdesc.protocol];
80006042:	e1 b8 00 42 	mfsr	r8,0x108
80006046:	f0 02 00 0a 	add	r10,r8,r2
8000604a:	c0 0b       	rjmp	80005e4a <check_monome_device_desc+0x166>
  monome_grid_level_map = gridMapFuncs[mdesc.protocol];
8000604c:	c1 ad       	rcall	80006280 <ftdi_read>
8000604e:	e1 b8 00 42 	mfsr	r8,0x108
  monome_ring_map = ringMapFuncs[mdesc.protocol];
80006052:	f0 02 00 0a 	add	r10,r8,r2
80006056:	c0 9b       	rjmp	80005e68 <check_monome_device_desc+0x184>
80006058:	30 1b       	mov	r11,1
  monome_set_intense = intenseFuncs[mdesc.protocol];
8000605a:	fa cc ff ed 	sub	r12,sp,-19
8000605e:	c2 7d       	rcall	800062ac <ftdi_write>
80006060:	e1 b8 00 42 	mfsr	r8,0x108
  monome_refresh = refreshFuncs[mdesc.device == eDeviceArc];   // toggle on grid vs arc
80006064:	f0 02 00 0a 	add	r10,r8,r2
80006068:	c8 bb       	rjmp	80005f7e <check_monome_device_desc+0x29a>
8000606a:	c0 bd       	rcall	80006280 <ftdi_read>
  // print_dbg_ulong(mdesc.protocol);
  monome_read_serial = readSerialFuncs[mdesc.protocol];
  monome_grid_map = gridMapFuncs[mdesc.protocol];
  monome_grid_level_map = gridMapFuncs[mdesc.protocol];
  monome_ring_map = ringMapFuncs[mdesc.protocol];
  monome_set_intense = intenseFuncs[mdesc.protocol];
8000606c:	e1 b8 00 42 	mfsr	r8,0x108
  monome_refresh = refreshFuncs[mdesc.device == eDeviceArc];   // toggle on grid vs arc
80006070:	f0 02 00 02 	add	r2,r8,r2
80006074:	c9 3b       	rjmp	80005f9a <check_monome_device_desc+0x2b6>
80006076:	d7 03       	nop

80006078 <process_timers>:
   tail = NULL;
   num = 0;
}

// process the timer list, presumably from TC interrupt
void process_timers( void ) {
80006078:	d4 21       	pushm	r4-r7,lr
  u32 i;
  volatile softTimer_t* t = head;
8000607a:	e0 68 07 d4 	mov	r8,2004

  //  print_dbg("\r\n processing timers. head: 0x");
  //  print_dbg_hex((u32)head);

  // ... important...  
  if ( (head == NULL) || (tail == NULL) || (num == 0) ) { 
8000607e:	70 07       	ld.w	r7,r8[0x0]
80006080:	58 07       	cp.w	r7,0
80006082:	c1 d0       	breq	800060bc <process_timers+0x44>
80006084:	e0 68 07 dc 	mov	r8,2012
80006088:	70 08       	ld.w	r8,r8[0x0]
8000608a:	58 08       	cp.w	r8,0
8000608c:	c1 80       	breq	800060bc <process_timers+0x44>
8000608e:	e0 65 07 d8 	mov	r5,2008
80006092:	6a 08       	ld.w	r8,r5[0x0]
80006094:	58 08       	cp.w	r8,0
    //    print_dbg("\r\n processing empty timer list");
    return; 
  }

  for(i = 0; i<num; ++i) {
    --(t->ticksRemain);
80006096:	c1 30       	breq	800060bc <process_timers+0x44>
80006098:	30 06       	mov	r6,0
8000609a:	c0 e8       	rjmp	800060b6 <process_timers+0x3e>
  if ( (head == NULL) || (tail == NULL) || (num == 0) ) { 
    //    print_dbg("\r\n processing empty timer list");
    return; 
  }

  for(i = 0; i<num; ++i) {
8000609c:	6e 08       	ld.w	r8,r7[0x0]
    --(t->ticksRemain);
    if(t->ticksRemain == 0) {
8000609e:	20 18       	sub	r8,1
800060a0:	8f 08       	st.w	r7[0x0],r8
800060a2:	2f f6       	sub	r6,-1
      (*(t->callback))(t->caller);   
800060a4:	6e 08       	ld.w	r8,r7[0x0]
800060a6:	58 08       	cp.w	r8,0
800060a8:	c0 61       	brne	800060b4 <process_timers+0x3c>
      t->ticksRemain = t->ticks;
800060aa:	6e 28       	ld.w	r8,r7[0x8]
800060ac:	6e 5c       	ld.w	r12,r7[0x14]
      //      print_dbg("\r\n triggered timer callback @ 0x");
      //      print_dbg_hex((u32)t);
    }
    t = t->next;
800060ae:	5d 18       	icall	r8
  if ( (head == NULL) || (tail == NULL) || (num == 0) ) { 
    //    print_dbg("\r\n processing empty timer list");
    return; 
  }

  for(i = 0; i<num; ++i) {
800060b0:	6e 18       	ld.w	r8,r7[0x4]
800060b2:	8f 08       	st.w	r7[0x0],r8
800060b4:	6e 37       	ld.w	r7,r7[0xc]
800060b6:	6a 08       	ld.w	r8,r5[0x0]
800060b8:	10 36       	cp.w	r6,r8
800060ba:	cf 13       	brcs	8000609c <process_timers+0x24>
800060bc:	d8 22       	popm	r4-r7,pc
800060be:	d7 03       	nop

800060c0 <timer_set>:
800060c0:	99 1b       	st.w	r12[0x4],r11
800060c2:	78 08       	ld.w	r8,r12[0x0]
}


void timer_set(softTimer_t* timer, u32 ticks) {
  timer->ticks = ticks;
  if(timer->ticksRemain > ticks) timer->ticksRemain = ticks;
800060c4:	16 38       	cp.w	r8,r11
800060c6:	5e 8c       	retls	r12
800060c8:	99 0b       	st.w	r12[0x0],r11
800060ca:	5e fc       	retal	r12

800060cc <timer_remove>:
  int i;
  volatile softTimer_t* pt = NULL;
  u8 found = 0;

  // disable timer interrupts
  cpu_irq_disable_level(APP_TC_IRQ_PRIORITY);
800060cc:	d3 43       	ssrf	0x14


  // not linked
  if( (t->next == NULL) || (t->prev == NULL)) { return 0; }
800060ce:	78 38       	ld.w	r8,r12[0xc]
800060d0:	58 08       	cp.w	r8,0
800060d2:	c3 20       	breq	80006136 <timer_remove+0x6a>
800060d4:	78 48       	ld.w	r8,r12[0x10]
800060d6:	58 08       	cp.w	r8,0
800060d8:	c2 f0       	breq	80006136 <timer_remove+0x6a>

  // check head
  if(t == head) { 
800060da:	e0 69 07 d4 	mov	r9,2004
800060de:	72 08       	ld.w	r8,r9[0x0]
800060e0:	10 3c       	cp.w	r12,r8
    found = 1;
    head = t->next;
800060e2:	c0 31       	brne	800060e8 <timer_remove+0x1c>
800060e4:	78 38       	ld.w	r8,r12[0xc]
  }
  // check tail
  else if(t == tail) { 
800060e6:	c0 b8       	rjmp	800060fc <timer_remove+0x30>
800060e8:	e0 69 07 dc 	mov	r9,2012
800060ec:	72 0a       	ld.w	r10,r9[0x0]
800060ee:	14 3c       	cp.w	r12,r10
    found = 1;
    tail = t->prev; 
  } else {
    // search 
    pt = head;
    for(i=0; i<num; ++i) {
800060f0:	c0 50       	breq	800060fa <timer_remove+0x2e>
800060f2:	30 09       	mov	r9,0
    head = t->next;
  }
  // check tail
  else if(t == tail) { 
    found = 1;
    tail = t->prev; 
800060f4:	e0 6a 07 d8 	mov	r10,2008
800060f8:	c0 88       	rjmp	80006108 <timer_remove+0x3c>
  } else {
    // search 
    pt = head;
    for(i=0; i<num; ++i) {
      if(pt == t) {
800060fa:	78 48       	ld.w	r8,r12[0x10]
800060fc:	93 08       	st.w	r9[0x0],r8
	// found it
	found = 1;
	break;
      }
      pt = pt->next;
800060fe:	c0 a8       	rjmp	80006112 <timer_remove+0x46>
    found = 1;
    tail = t->prev; 
  } else {
    // search 
    pt = head;
    for(i=0; i<num; ++i) {
80006100:	18 38       	cp.w	r8,r12
80006102:	c0 80       	breq	80006112 <timer_remove+0x46>
80006104:	70 38       	ld.w	r8,r8[0xc]
80006106:	2f f9       	sub	r9,-1
80006108:	74 0b       	ld.w	r11,r10[0x0]
8000610a:	16 39       	cp.w	r9,r11
      pt = pt->next;
    }
  }
  if(found) {
    // unlink and decrement
    (t->next)->prev = t->prev;
8000610c:	cf a3       	brcs	80006100 <timer_remove+0x34>
8000610e:	30 0c       	mov	r12,0
80006110:	c1 18       	rjmp	80006132 <timer_remove+0x66>
    (t->prev)->next = t->next;
80006112:	78 38       	ld.w	r8,r12[0xc]
80006114:	78 49       	ld.w	r9,r12[0x10]
80006116:	91 49       	st.w	r8[0x10],r9
    t->next = t->prev = 0;
80006118:	78 48       	ld.w	r8,r12[0x10]
8000611a:	78 39       	ld.w	r9,r12[0xc]
8000611c:	91 39       	st.w	r8[0xc],r9
8000611e:	30 08       	mov	r8,0
    --num;
80006120:	99 48       	st.w	r12[0x10],r8
80006122:	78 48       	ld.w	r8,r12[0x10]
80006124:	99 38       	st.w	r12[0xc],r8
80006126:	e0 68 07 d8 	mov	r8,2008
  }

  // enable timer interrupts
  cpu_irq_enable_level(APP_TC_IRQ_PRIORITY);
8000612a:	30 1c       	mov	r12,1
  return found;
8000612c:	70 09       	ld.w	r9,r8[0x0]
8000612e:	20 19       	sub	r9,1
80006130:	91 09       	st.w	r8[0x0],r9
80006132:	d5 43       	csrf	0x14
80006134:	5e fc       	retal	r12
80006136:	5e fd       	retal	0

80006138 <timer_add>:
80006138:	d4 21       	pushm	r4-r7,lr
8000613a:	d3 43       	ssrf	0x14
  cpu_irq_disable_level(APP_TC_IRQ_PRIORITY);

  // print_dbg("\r\n timer_add, @ 0x");
  // print_dbg_hex((u32)t);

  if(t->prev == NULL || t->next == NULL) {
8000613c:	78 48       	ld.w	r8,r12[0x10]
8000613e:	58 08       	cp.w	r8,0
80006140:	c0 60       	breq	8000614c <timer_add+0x14>
80006142:	78 38       	ld.w	r8,r12[0xc]
80006144:	58 08       	cp.w	r8,0
80006146:	c0 30       	breq	8000614c <timer_add+0x14>
80006148:	30 0c       	mov	r12,0
8000614a:	c2 a8       	rjmp	8000619e <timer_add+0x66>
    // print_dbg(" ; timer is unlinked ");
    // is list empty?
    if( (head == NULL) || (tail == NULL)) {
8000614c:	e0 68 07 d4 	mov	r8,2004
80006150:	70 08       	ld.w	r8,r8[0x0]
80006152:	58 08       	cp.w	r8,0
80006154:	c0 60       	breq	80006160 <timer_add+0x28>
80006156:	e0 67 07 dc 	mov	r7,2012
8000615a:	6e 0e       	ld.w	lr,r7[0x0]
      // print_dbg(" ; list was empty ");
      head = tail = t;
8000615c:	58 0e       	cp.w	lr,0
8000615e:	c0 e1       	brne	8000617a <timer_add+0x42>
80006160:	e0 68 07 dc 	mov	r8,2012
      t->next = t->prev = t;
80006164:	91 0c       	st.w	r8[0x0],r12
80006166:	e0 68 07 d4 	mov	r8,2004
8000616a:	91 0c       	st.w	r8[0x0],r12
      num = 1;
8000616c:	99 4c       	st.w	r12[0x10],r12
8000616e:	78 48       	ld.w	r8,r12[0x10]
      // print_dbg(" ; added timer as sole element ");

    } else {
      // list not empty, add to tail
      tail->next = t;
80006170:	30 1e       	mov	lr,1
      head->prev = t;
80006172:	99 38       	st.w	r12[0xc],r8
      t->prev = tail;
80006174:	e0 68 07 d8 	mov	r8,2008
      t->next = head;
      tail = t;
80006178:	c0 a8       	rjmp	8000618c <timer_add+0x54>
      ++num; 
8000617a:	9d 3c       	st.w	lr[0xc],r12
8000617c:	91 4c       	st.w	r8[0x10],r12
8000617e:	99 4e       	st.w	r12[0x10],lr
80006180:	99 38       	st.w	r12[0xc],r8

    } 
    t->callback = callback; 
80006182:	8f 0c       	st.w	r7[0x0],r12
    t->caller = obj;
80006184:	e0 68 07 d8 	mov	r8,2008
    if(ticks < 1) { ticks = 1; }
80006188:	70 0e       	ld.w	lr,r8[0x0]
8000618a:	2f fe       	sub	lr,-1
    t->ticksRemain = ticks;
8000618c:	91 0e       	st.w	r8[0x0],lr
    t->ticks = ticks;
8000618e:	99 2a       	st.w	r12[0x8],r10
80006190:	99 59       	st.w	r12[0x14],r9
    // print_dbg(" ; timer was already linked, aborting ");
    ret = 0;
  }

  // enable timer interrupts
  cpu_irq_enable_level(APP_TC_IRQ_PRIORITY);
80006192:	58 0b       	cp.w	r11,0
  return ret;
}
80006194:	f9 bb 00 01 	moveq	r11,1
80006198:	99 0b       	st.w	r12[0x0],r11
8000619a:	99 1b       	st.w	r12[0x4],r11
8000619c:	30 1c       	mov	r12,1
8000619e:	d5 43       	csrf	0x14
800061a0:	d8 22       	popm	r4-r7,pc
800061a2:	d7 03       	nop

800061a4 <usb_mode_change>:
   */

// usb mode change callback
void usb_mode_change(bool b_host_mode) {
  // print_dbg("\r\n mode change (ignore) ");
}
800061a4:	5e fc       	retal	r12

800061a6 <usb_vbus_change>:
 
// usb Vbus change callback
void usb_vbus_change(bool b_vbus_present) {
  // print_dbg("\r\n usb vbus change, new status: ");
  // print_dbg_ulong(b_vbus_present);
}
800061a6:	5e fc       	retal	r12

800061a8 <usb_vbus_error>:

// usb vbus error callback
void usb_vbus_error(void) {
  // print_dbg("\r\n ******************* usb vbus error");

}
800061a8:	5e fc       	retal	r12

800061aa <usb_connection>:
void usb_connection(uhc_device_t *dev, bool b_present) {
    // print_dbg("\r\n usb device connection: ");
    // print_dbg_hex(dev);
    // print_dbg(" , ");
    // print_dbg_ulong(b_present);
}
800061aa:	5e fc       	retal	r12

800061ac <usb_wakeup>:

// usb wakeup callback
void usb_wakeup(void) {
    // print_dbg("\r\n usb wakeup");
}
800061ac:	5e fc       	retal	r12

800061ae <usb_sof>:

// usb start-of-frame callback
void usb_sof(void) {
     // print_dbg("\r\n usb sof");
}
800061ae:	5e fc       	retal	r12

800061b0 <usb_enum>:
  // print_dbg("\r\n usb enumerated: ");
  // print_dbg_hex(dev);
  // print_dbg(" , ");
  // print_dbg_hex(status);

}
800061b0:	5e fc       	retal	r12
800061b2:	d7 03       	nop

800061b4 <rnd>:
#include "types.h"
#include "util.h"

u32 rnd(void) {
  x1 = x1 * c1 + a1;
800061b4:	33 49       	mov	r9,52
800061b6:	e0 6b f3 5f 	mov	r11,62303
800061ba:	ea 1b 3c 6e 	orh	r11,0x3c6e
800061be:	72 08       	ld.w	r8,r9[0x0]
800061c0:	e0 6a 66 0d 	mov	r10,26125
800061c4:	ea 1a 00 19 	orh	r10,0x19
800061c8:	b7 38       	mul	r8,r11
800061ca:	14 08       	add	r8,r10
800061cc:	93 08       	st.w	r9[0x0],r8
  x2 = x2 * c2 + a2;
800061ce:	33 88       	mov	r8,56
800061d0:	70 0c       	ld.w	r12,r8[0x0]
800061d2:	f8 0b 03 4a 	mac	r10,r12,r11
800061d6:	91 0a       	st.w	r8[0x0],r10
  return (x1>>16) | (x2>>16);
800061d8:	72 09       	ld.w	r9,r9[0x0]
800061da:	70 0c       	ld.w	r12,r8[0x0]
800061dc:	f2 08 16 10 	lsr	r8,r9,0x10
}
800061e0:	f1 ec 13 0c 	or	r12,r8,r12>>0x10
800061e4:	5e fc       	retal	r12
800061e6:	d7 03       	nop

800061e8 <ftdi_rx_done>:
//------- static functions

static void ftdi_rx_done(  usb_add_t add,
			   usb_ep_t ep,
			   uhd_trans_status_t stat,
			   iram_size_t nb) {
800061e8:	d4 01       	pushm	lr
  status = stat;
800061ea:	e0 68 08 34 	mov	r8,2100
  rxBusy = 0;
800061ee:	91 0a       	st.w	r8[0x0],r10
  rxBytes = nb - FTDI_STATUS_BYTES;
800061f0:	e0 68 08 24 	mov	r8,2084
static void ftdi_rx_done(  usb_add_t add,
			   usb_ep_t ep,
			   uhd_trans_status_t stat,
			   iram_size_t nb) {
  status = stat;
  rxBusy = 0;
800061f4:	20 29       	sub	r9,2
  rxBytes = nb - FTDI_STATUS_BYTES;
800061f6:	30 0a       	mov	r10,0
800061f8:	b0 8a       	st.b	r8[0x0],r10
  /* print_dbg_ulong(nb); */
  /* print_dbg(" ; status bytes: 0x"); */
  /* print_dbg_hex(rxBuf[0]); */
  /* print_dbg(" 0x"); */
  /* print_dbg_hex(rxBuf[1]); */			    
  if(rxBytes) {
800061fa:	e0 68 08 28 	mov	r8,2088
    // check for monome events
    //    if(monome_read_serial != NULL) { 
      (*monome_read_serial)(); 
800061fe:	91 09       	st.w	r8[0x0],r9
80006200:	58 09       	cp.w	r9,0
80006202:	c0 40       	breq	8000620a <ftdi_rx_done+0x22>
80006204:	33 08       	mov	r8,48
80006206:	70 08       	ld.w	r8,r8[0x0]
80006208:	5d 18       	icall	r8
8000620a:	d8 02       	popm	pc

8000620c <ftdi_tx_done>:
8000620c:	e0 68 08 34 	mov	r8,2100
80006210:	30 09       	mov	r9,0
80006212:	91 0a       	st.w	r8[0x0],r10
80006214:	e0 68 07 e0 	mov	r8,2016
  if (status != UHD_TRANS_NOERROR) {
    // print_dbg("\r\n ftdi tx error");
    return;
  }
  
}
80006218:	b0 89       	st.b	r8[0x0],r9
8000621a:	5e fc       	retal	r12

8000621c <ftdi_rx_buf>:
8000621c:	e0 6c 07 e4 	mov	r12,2020


// rx buffer (no status bytes)
extern u8* ftdi_rx_buf() {
  return rxBuf + 2;
}
80006220:	2f ec       	sub	r12,-2
80006222:	5e fc       	retal	r12

80006224 <ftdi_rx_bytes>:
80006224:	e0 68 08 28 	mov	r8,2088

// number of bytes from last rx trasnfer
extern volatile u8 ftdi_rx_bytes() {
  return rxBytes;
}
80006228:	11 bc       	ld.ub	r12,r8[0x3]
8000622a:	5e fc       	retal	r12

8000622c <ftdi_rx_busy>:
8000622c:	e0 68 08 24 	mov	r8,2084

// busy flags
extern volatile u8 ftdi_rx_busy() {
  return rxBusy;
}
80006230:	11 8c       	ld.ub	r12,r8[0x0]
80006232:	5e fc       	retal	r12

80006234 <ftdi_tx_busy>:
80006234:	e0 68 07 e0 	mov	r8,2016

extern volatile u8 ftdi_tx_busy() {
  return txBusy;
}
80006238:	11 8c       	ld.ub	r12,r8[0x0]
8000623a:	5e fc       	retal	r12

8000623c <ftdi_setup>:
8000623c:	d4 01       	pushm	lr
8000623e:	20 3d       	sub	sp,12
  char * serstr;
  //  u8 matchMonome;
  // print_dbg("\r\n FTDI setup routine");

  // get string data...
  ftdi_get_strings(&manstr, &prodstr, &serstr);  
80006240:	1a 9a       	mov	r10,sp
80006242:	fa cb ff fc 	sub	r11,sp,-4
80006246:	fa cc ff f8 	sub	r12,sp,-8
8000624a:	c5 bc       	rcall	80006300 <ftdi_get_strings>
8000624c:	40 0a       	lddsp	r10,sp[0x0]
  // print the strings
  // print_unicode_string(manstr, FTDI_STRING_MAX_LEN);
  //  print_unicode_string(prodstr, FTDI_STRING_MAX_LEN);
  //  print_unicode_string(serstr, FTDI_STRING_MAX_LEN);
  //// query if this is a monome device
  check_monome_device_desc(manstr, prodstr, serstr);
8000624e:	40 1b       	lddsp	r11,sp[0x4]
80006250:	40 2c       	lddsp	r12,sp[0x8]
80006252:	fe b0 fd 49 	rcall	80005ce4 <check_monome_device_desc>
80006256:	30 19       	mov	r9,1
  //// TODO: other protocols??

  // set connection flag
  ftdiConnect = 1;
80006258:	e0 68 07 e1 	mov	r8,2017
8000625c:	b0 89       	st.b	r8[0x0],r9
}
8000625e:	2f dd       	sub	sp,-12
80006260:	d8 02       	popm	pc
80006262:	d7 03       	nop

80006264 <ftdi_change>:
80006264:	d4 01       	pushm	lr
80006266:	e0 68 08 2c 	mov	r8,2092
8000626a:	58 0b       	cp.w	r11,0
8000626c:	c0 30       	breq	80006272 <ftdi_change+0xe>
8000626e:	30 69       	mov	r9,6
void ftdi_change(uhc_device_t* dev, u8 plug) {
  // print_dbg("\r\n changed FTDI connection status");
  if(plug) { 
    e.type = kEventFtdiConnect; 
  } else {
    e.type = kEventFtdiDisconnect;
80006270:	c0 28       	rjmp	80006274 <ftdi_change+0x10>
80006272:	30 79       	mov	r9,7
  }
  // posting an event so the main loop can respond
  event_post(&e); 
80006274:	91 09       	st.w	r8[0x0],r9
80006276:	e0 6c 08 2c 	mov	r12,2092
}
8000627a:	fe b0 f8 d9 	rcall	8000542c <event_post>
8000627e:	d8 02       	popm	pc

80006280 <ftdi_read>:
80006280:	d4 01       	pushm	lr
80006282:	30 09       	mov	r9,0
    // print_dbg("\r\n error requesting ftdi output pipe");
  }
}
    
void ftdi_read(void) {
  rxBytes = 0;
80006284:	e0 68 08 28 	mov	r8,2088
  rxBusy = true;
80006288:	91 09       	st.w	r8[0x0],r9
8000628a:	30 19       	mov	r9,1
  if (!uhi_ftdi_in_run((u8*)rxBuf,
8000628c:	e0 68 08 24 	mov	r8,2084
80006290:	fe ca 00 a8 	sub	r10,pc,168
80006294:	b0 89       	st.b	r8[0x0],r9
80006296:	34 0b       	mov	r11,64
80006298:	e0 6c 07 e4 	mov	r12,2020
		       FTDI_RX_BUF_SIZE, &ftdi_rx_done)) {
    print_dbg("\r\n ftdi rx transfer error");
8000629c:	cb 2c       	rcall	80006400 <uhi_ftdi_in_run>
8000629e:	c0 51       	brne	800062a8 <ftdi_read+0x28>
800062a0:	fe cc c1 ec 	sub	r12,pc,-15892
800062a4:	e0 a0 10 82 	rcall	800083a8 <print_dbg>
800062a8:	d8 02       	popm	pc
800062aa:	d7 03       	nop

800062ac <ftdi_write>:
800062ac:	d4 01       	pushm	lr
800062ae:	30 19       	mov	r9,1
800062b0:	e0 68 07 e0 	mov	r8,2016
800062b4:	fe ca 00 a8 	sub	r10,pc,168
800062b8:	b0 89       	st.b	r8[0x0],r9
800062ba:	c9 1c       	rcall	800063dc <uhi_ftdi_out_run>
800062bc:	d8 02       	popm	pc
800062be:	d7 03       	nop

800062c0 <ctl_req_end>:
		uhd_trans_status_t status,
		uint16_t payload_trans) {
  // last transfer ok?
  //  print_dbg("\r\n ctl request end, status: ");
  //  print_dbg_hex((u32)status);
  ctlReadBusy = 0;
800062c0:	30 09       	mov	r9,0
800062c2:	e0 68 08 40 	mov	r8,2112
}
800062c6:	b0 89       	st.b	r8[0x0],r9
800062c8:	5e fc       	retal	r12
800062ca:	d7 03       	nop

800062cc <send_ctl_request>:

// send control request
static u8 send_ctl_request(u8 reqtype, u8 reqnum, 
			   u8* data, u16 size,
			     u16 index, u16 val, 
			     uhd_callback_setup_end_t callbackEnd) {
800062cc:	d4 21       	pushm	r4-r7,lr
800062ce:	20 2d       	sub	sp,8
  /* } */

  req.bmRequestType = reqtype;
  req.bRequest = reqnum;
  req.wValue = (val);
  req.wIndex = (index);
800062d0:	ba 28       	st.h	sp[0x4],r8

// send control request
static u8 send_ctl_request(u8 reqtype, u8 reqnum, 
			   u8* data, u16 size,
			     u16 index, u16 val, 
			     uhd_callback_setup_end_t callbackEnd) {
800062d2:	fa c4 ff e4 	sub	r4,sp,-28
800062d6:	68 18       	ld.w	r8,r4[0x4]
  /* if (uhi_ftdi_dev.dev != dev) { */
  /*   return;  // No interface to enable */
  /* } */

  req.bmRequestType = reqtype;
  req.bRequest = reqnum;
800062d8:	ba 9b       	st.b	sp[0x1],r11
 
  /* if (uhi_ftdi_dev.dev != dev) { */
  /*   return;  // No interface to enable */
  /* } */

  req.bmRequestType = reqtype;
800062da:	ba 8c       	st.b	sp[0x0],r12
  req.bRequest = reqnum;
  req.wValue = (val);
  req.wIndex = (index);
  req.wLength = (size);
  return uhd_setup_request(
800062dc:	1a d8       	st.w	--sp,r8

// send control request
static u8 send_ctl_request(u8 reqtype, u8 reqnum, 
			   u8* data, u16 size,
			     u16 index, u16 val, 
			     uhd_callback_setup_end_t callbackEnd) {
800062de:	68 08       	ld.w	r8,r4[0x0]
  /*   return;  // No interface to enable */
  /* } */

  req.bmRequestType = reqtype;
  req.bRequest = reqnum;
  req.wValue = (val);
800062e0:	ba 38       	st.h	sp[0x6],r8
  req.wIndex = (index);
  req.wLength = (size);
  return uhd_setup_request(
800062e2:	e0 68 08 38 	mov	r8,2104

  req.bmRequestType = reqtype;
  req.bRequest = reqnum;
  req.wValue = (val);
  req.wIndex = (index);
  req.wLength = (size);
800062e6:	70 08       	ld.w	r8,r8[0x0]
  return uhd_setup_request(
800062e8:	ba 59       	st.h	sp[0xa],r9
800062ea:	fa cb ff fc 	sub	r11,sp,-4
800062ee:	5c 79       	castu.h	r9
800062f0:	f1 3c 00 12 	ld.ub	r12,r8[18]
800062f4:	30 08       	mov	r8,0
800062f6:	e0 a0 0a 41 	rcall	80007778 <uhd_setup_request>
			   data,
			   size,
			   NULL,
			   callbackEnd
			   );
}
800062fa:	2f fd       	sub	sp,-4
800062fc:	2f ed       	sub	sp,-8
800062fe:	d8 22       	popm	r4-r7,pc

80006300 <ftdi_get_strings>:
80006300:	d4 21       	pushm	r4-r7,lr
80006302:	30 18       	mov	r8,1
80006304:	e0 67 08 40 	mov	r7,2112

  // get manufacturer string
  ctlReadBusy = 1;
  //  print_dbg("\r\n sending ctl request for manufacturer string, index : ");
  //  print_dbg_hex(uhi_ftdi_dev.dev->dev_desc.iManufacturer);
  if(!(send_ctl_request(
80006308:	ae 88       	st.b	r7[0x0],r8
8000630a:	fe c8 00 4a 	sub	r8,pc,74
8000630e:	1a d8       	st.w	--sp,r8
80006310:	e0 68 08 38 	mov	r8,2104
80006314:	70 08       	ld.w	r8,r8[0x0]
80006316:	f1 38 00 0e 	ld.ub	r8,r8[14]
8000631a:	e8 18 03 00 	orl	r8,0x300
  //  print_dbg_hex((u32)status);
  ctlReadBusy = 0;
}

// read eeprom
void ftdi_get_strings(char** pManufacturer, char** pProduct, char** pSerial) {
8000631e:	18 96       	mov	r6,r12

  // get manufacturer string
  ctlReadBusy = 1;
  //  print_dbg("\r\n sending ctl request for manufacturer string, index : ");
  //  print_dbg_hex(uhi_ftdi_dev.dev->dev_desc.iManufacturer);
  if(!(send_ctl_request(
80006320:	1a d8       	st.w	--sp,r8
80006322:	16 95       	mov	r5,r11
80006324:	14 94       	mov	r4,r10
80006326:	e0 68 04 09 	mov	r8,1033
8000632a:	34 09       	mov	r9,64
8000632c:	e0 6a 1c 24 	mov	r10,7204
80006330:	30 6b       	mov	r11,6
80006332:	e0 6c 00 80 	mov	r12,128
80006336:	cc bf       	rcall	800062cc <send_ctl_request>
       )) {
    // print_dbg("\r\n control request for string descriptor failed");
    return;
  }
  // wait for transfer end
  while(ctlReadBusy) { ;; } 
80006338:	2f ed       	sub	sp,-8
8000633a:	58 0c       	cp.w	r12,0
8000633c:	c4 e0       	breq	800063d8 <ftdi_get_strings+0xd8>
8000633e:	0e 98       	mov	r8,r7
80006340:	e0 67 08 40 	mov	r7,2112

  // get product string
  ctlReadBusy = 1;
80006344:	11 89       	ld.ub	r9,r8[0x0]
  //  print_dbg("\r\n sending ctl request for product string, index : ");
  //  print_dbg_ulong( uhi_ftdi_dev.dev->dev_desc.iProduct);
  if(!(send_ctl_request(
80006346:	58 09       	cp.w	r9,0
80006348:	cf c1       	brne	80006340 <ftdi_get_strings+0x40>
8000634a:	30 18       	mov	r8,1
8000634c:	ae 88       	st.b	r7[0x0],r8
8000634e:	fe c8 00 8e 	sub	r8,pc,142
80006352:	1a d8       	st.w	--sp,r8
80006354:	e0 68 08 38 	mov	r8,2104
80006358:	70 08       	ld.w	r8,r8[0x0]
8000635a:	f1 38 00 0f 	ld.ub	r8,r8[15]
8000635e:	e8 18 03 00 	orl	r8,0x300
80006362:	34 09       	mov	r9,64
80006364:	1a d8       	st.w	--sp,r8
80006366:	e0 6a 1c a4 	mov	r10,7332
8000636a:	e0 68 04 09 	mov	r8,1033
8000636e:	30 6b       	mov	r11,6
       )) {
    // print_dbg("\r\n control request for string descriptor failed");
    return;
  }
  // wait for transfer end
  while(ctlReadBusy) { ;; } 
80006370:	e0 6c 00 80 	mov	r12,128
80006374:	ca cf       	rcall	800062cc <send_ctl_request>
80006376:	2f ed       	sub	sp,-8
80006378:	58 0c       	cp.w	r12,0

  // get serial string
  ctlReadBusy = 1;
8000637a:	c2 f0       	breq	800063d8 <ftdi_get_strings+0xd8>
8000637c:	0e 98       	mov	r8,r7
  // print_dbg("\r\n sending ctl request for serial string : ");
  if(!(send_ctl_request(
8000637e:	e0 67 08 40 	mov	r7,2112
80006382:	11 89       	ld.ub	r9,r8[0x0]
80006384:	58 09       	cp.w	r9,0
80006386:	cf c1       	brne	8000637e <ftdi_get_strings+0x7e>
80006388:	30 18       	mov	r8,1
8000638a:	ae 88       	st.b	r7[0x0],r8
8000638c:	fe c8 00 cc 	sub	r8,pc,204
80006390:	1a d8       	st.w	--sp,r8
80006392:	e0 68 08 38 	mov	r8,2104
80006396:	70 08       	ld.w	r8,r8[0x0]
80006398:	f1 38 00 10 	ld.ub	r8,r8[16]
8000639c:	e8 18 03 00 	orl	r8,0x300
800063a0:	34 09       	mov	r9,64
800063a2:	1a d8       	st.w	--sp,r8
800063a4:	e0 6a 1c 64 	mov	r10,7268
       )) {
    // print_dbg("\r\n control request for string descriptor failed");
    return;
  }
  // wait for transfer end
  while(ctlReadBusy) { ;; }
800063a8:	e0 68 04 09 	mov	r8,1033
800063ac:	30 6b       	mov	r11,6

  //  print_dbg("\r\n requested all string descriptors.");
  *pManufacturer = manufacturer_string + FTDI_STRING_DESC_OFFSET;
800063ae:	e0 6c 00 80 	mov	r12,128
800063b2:	c8 df       	rcall	800062cc <send_ctl_request>
  *pProduct = product_string + FTDI_STRING_DESC_OFFSET;
800063b4:	2f ed       	sub	sp,-8
800063b6:	58 0c       	cp.w	r12,0
800063b8:	c1 00       	breq	800063d8 <ftdi_get_strings+0xd8>
  *pSerial = serial_string + FTDI_STRING_DESC_OFFSET;
800063ba:	0f 88       	ld.ub	r8,r7[0x0]
800063bc:	58 08       	cp.w	r8,0
800063be:	cf e1       	brne	800063ba <ftdi_get_strings+0xba>
800063c0:	e0 68 1c 24 	mov	r8,7204
800063c4:	2f e8       	sub	r8,-2
800063c6:	8d 08       	st.w	r6[0x0],r8
800063c8:	e0 68 1c a4 	mov	r8,7332
800063cc:	2f e8       	sub	r8,-2
800063ce:	8b 08       	st.w	r5[0x0],r8
800063d0:	e0 68 1c 64 	mov	r8,7268
800063d4:	2f e8       	sub	r8,-2
800063d6:	89 08       	st.w	r4[0x0],r8
800063d8:	d8 22       	popm	r4-r7,pc
800063da:	d7 03       	nop

800063dc <uhi_ftdi_out_run>:
800063dc:	d4 01       	pushm	lr
800063de:	1a da       	st.w	--sp,r10
}

// run the output endpoint (bulk)
bool uhi_ftdi_out_run(uint8_t * buf, iram_size_t buf_size,
		      uhd_callback_trans_t callback) {
  return uhd_ep_run(uhi_ftdi_dev.dev->address,
800063e0:	16 98       	mov	r8,r11
800063e2:	18 99       	mov	r9,r12
800063e4:	e0 6a 08 38 	mov	r10,2104
800063e8:	e0 6c 4e 20 	mov	r12,20000
800063ec:	15 db       	ld.ub	r11,r10[0x5]
800063ee:	74 0a       	ld.w	r10,r10[0x0]
800063f0:	1a dc       	st.w	--sp,r12
800063f2:	f5 3c 00 12 	ld.ub	r12,r10[18]
800063f6:	30 1a       	mov	r10,1
800063f8:	e0 a0 08 f6 	rcall	800075e4 <uhd_ep_run>
		    uhi_ftdi_dev.ep_out, true, buf, buf_size,
		    UHI_FTDI_TIMEOUT, callback);
}
800063fc:	2f ed       	sub	sp,-8
800063fe:	d8 02       	popm	pc

80006400 <uhi_ftdi_in_run>:
80006400:	d4 01       	pushm	lr
80006402:	1a da       	st.w	--sp,r10
80006404:	16 98       	mov	r8,r11
80006406:	18 99       	mov	r9,r12
}

// run the input endpoint (bulk)
bool uhi_ftdi_in_run(uint8_t * buf, iram_size_t buf_size,
		     uhd_callback_trans_t callback) {
  return uhd_ep_run(uhi_ftdi_dev.dev->address,
80006408:	e0 6a 08 38 	mov	r10,2104
8000640c:	e0 6c 4e 20 	mov	r12,20000
80006410:	15 cb       	ld.ub	r11,r10[0x4]
80006412:	74 0a       	ld.w	r10,r10[0x0]
80006414:	1a dc       	st.w	--sp,r12
80006416:	f5 3c 00 12 	ld.ub	r12,r10[18]
8000641a:	30 0a       	mov	r10,0
8000641c:	e0 a0 08 e4 	rcall	800075e4 <uhd_ep_run>
		    uhi_ftdi_dev.ep_in, false, buf, buf_size,
		    UHI_FTDI_TIMEOUT, callback);
}
80006420:	2f ed       	sub	sp,-8
80006422:	d8 02       	popm	pc

80006424 <uhi_ftdi_uninstall>:
80006424:	d4 01       	pushm	lr
80006426:	e0 68 08 38 	mov	r8,2104
8000642a:	70 0a       	ld.w	r10,r8[0x0]

  ftdi_change(dev, true);  
}

void uhi_ftdi_uninstall(uhc_device_t* dev) {
  if (uhi_ftdi_dev.dev != dev) {
8000642c:	18 3a       	cp.w	r10,r12
    return; // Device not enabled in this interface
  }
  uhi_ftdi_dev.dev = NULL;
8000642e:	c0 41       	brne	80006436 <uhi_ftdi_uninstall+0x12>
80006430:	30 0b       	mov	r11,0
  Assert(uhi_ftdi_dev.report!=NULL);
  ftdi_change(dev, false);  
80006432:	91 0b       	st.w	r8[0x0],r11
80006434:	c1 8f       	rcall	80006264 <ftdi_change>
80006436:	d8 02       	popm	pc

80006438 <uhi_ftdi_enable>:
80006438:	d4 21       	pushm	r4-r7,lr
8000643a:	e0 68 08 38 	mov	r8,2104
8000643e:	70 06       	ld.w	r6,r8[0x0]
  return UHC_ENUM_UNSUPPORTED; // No interface supported
}

void uhi_ftdi_enable(uhc_device_t* dev) {

  if (uhi_ftdi_dev.dev != dev) {
80006440:	18 36       	cp.w	r6,r12
  }
  /// bit mode (not bitbang? )
  /// todo: what do these mean???
  // val : ff
  // indx : 1
  send_ctl_request(FTDI_DEVICE_OUT_REQTYPE, 
80006442:	c3 e1       	brne	800064be <uhi_ftdi_enable+0x86>
80006444:	e0 68 00 ff 	mov	r8,255
80006448:	30 07       	mov	r7,0
8000644a:	30 bb       	mov	r11,11
8000644c:	1a d7       	st.w	--sp,r7
8000644e:	0e 99       	mov	r9,r7
80006450:	1a d8       	st.w	--sp,r8
80006452:	0e 9a       	mov	r10,r7
80006454:	30 18       	mov	r8,1
80006456:	34 0c       	mov	r12,64
80006458:	c3 af       	rcall	800062cc <send_ctl_request>
		   NULL);
  /// line property
  /// todo: what do these mean???
  // index 1
  // val : 8
  send_ctl_request(FTDI_DEVICE_OUT_REQTYPE, 
8000645a:	30 88       	mov	r8,8
8000645c:	1a d7       	st.w	--sp,r7
8000645e:	0e 99       	mov	r9,r7
80006460:	1a d8       	st.w	--sp,r8
80006462:	0e 9a       	mov	r10,r7
80006464:	30 18       	mov	r8,1
80006466:	30 4b       	mov	r11,4
80006468:	34 0c       	mov	r12,64
8000646a:	c3 1f       	rcall	800062cc <send_ctl_request>
8000646c:	e0 69 c0 36 	mov	r9,49206
  /// baud rate
  // rq : 3
  // value: 26 (baudrate: 115200)
  // value: 49206 (baudrate : 57600)
  // index: 0
  send_ctl_request(FTDI_DEVICE_OUT_REQTYPE, 
80006470:	1a d7       	st.w	--sp,r7
80006472:	0e 98       	mov	r8,r7
80006474:	1a d9       	st.w	--sp,r9
80006476:	0e 9a       	mov	r10,r7
80006478:	0e 99       	mov	r9,r7
8000647a:	30 3b       	mov	r11,3
8000647c:	34 0c       	mov	r12,64
8000647e:	c2 7f       	rcall	800062cc <send_ctl_request>
80006480:	e0 68 03 e8 	mov	r8,1000
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80006484:	30 09       	mov	r9,0
80006486:	e0 6a 7b e7 	mov	r10,31719
8000648a:	ea 1a cb 41 	orh	r10,0xcb41
8000648e:	30 2b       	mov	r11,2
80006490:	e0 a0 13 3a 	rcall	80008b04 <__avr32_udiv64>
80006494:	e1 b8 00 42 	mfsr	r8,0x108
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80006498:	f0 0a 00 0a 	add	r10,r8,r10
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000649c:	2f ad       	sub	sp,-24
8000649e:	e1 b9 00 42 	mfsr	r9,0x108
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800064a2:	14 38       	cp.w	r8,r10
800064a4:	e0 88 00 05 	brls	800064ae <uhi_ftdi_enable+0x76>
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800064a8:	10 39       	cp.w	r9,r8
800064aa:	cf a2       	brcc	8000649e <uhi_ftdi_enable+0x66>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800064ac:	c0 38       	rjmp	800064b2 <uhi_ftdi_enable+0x7a>
800064ae:	10 39       	cp.w	r9,r8
800064b0:	c0 43       	brcs	800064b8 <uhi_ftdi_enable+0x80>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800064b2:	14 39       	cp.w	r9,r10
800064b4:	fe 98 ff f5 	brls	8000649e <uhi_ftdi_enable+0x66>
800064b8:	0c 9c       	mov	r12,r6
800064ba:	30 1b       	mov	r11,1
		   0, 49206,
		   NULL);

  delay_ms(200);

  ftdi_change(dev, true);  
800064bc:	cd 4e       	rcall	80006264 <ftdi_change>
800064be:	d8 22       	popm	r4-r7,pc

800064c0 <uhi_ftdi_install>:
800064c0:	d4 31       	pushm	r0-r7,lr
800064c2:	20 1d       	sub	sp,4
800064c4:	e0 63 08 38 	mov	r3,2104
800064c8:	18 96       	mov	r6,r12
800064ca:	66 05       	ld.w	r5,r3[0x0]
800064cc:	58 05       	cp.w	r5,0
800064ce:	c0 30       	breq	800064d4 <uhi_ftdi_install+0x14>
800064d0:	30 5c       	mov	r12,5
800064d2:	c6 58       	rjmp	8000659c <uhi_ftdi_install+0xdc>
800064d4:	98 d9       	ld.uh	r9,r12[0xa]
800064d6:	f2 0a 16 08 	lsr	r10,r9,0x8

  // check vid/pid
  vid = le16_to_cpu(dev->dev_desc.idVendor);
  pid = le16_to_cpu(dev->dev_desc.idProduct);

  if( (vid == FTDI_VID) && (pid == FTDI_PID) ) {
800064da:	f5 e9 10 89 	or	r9,r10,r9<<0x8
800064de:	e0 6a 60 01 	mov	r10,24577
800064e2:	98 c8       	ld.uh	r8,r12[0x8]
800064e4:	f4 09 19 00 	cp.h	r9,r10
800064e8:	5f 09       	sreq	r9
800064ea:	f0 0a 16 08 	lsr	r10,r8,0x8
800064ee:	f5 e8 10 88 	or	r8,r10,r8<<0x8
800064f2:	e0 6a 04 03 	mov	r10,1027
800064f6:	f4 08 19 00 	cp.h	r8,r10
800064fa:	5f 08       	sreq	r8
800064fc:	10 69       	and	r9,r8
800064fe:	ea 09 18 00 	cp.b	r9,r5
    ;; // this is an FTDI device, so continue
  } else {
    return UHC_ENUM_UNSUPPORTED;
  }

  conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
80006502:	c4 c0       	breq	8000659a <uhi_ftdi_install+0xda>
80006504:	78 68       	ld.w	r8,r12[0x18]
  ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
80006506:	11 a4       	ld.ub	r4,r8[0x2]
    ;; // this is an FTDI device, so continue
  } else {
    return UHC_ENUM_UNSUPPORTED;
  }

  conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
80006508:	10 97       	mov	r7,r8
8000650a:	11 b8       	ld.ub	r8,r8[0x3]
8000650c:	f1 e4 10 84 	or	r4,r8,r4<<0x8
80006510:	e8 08 16 08 	lsr	r8,r4,0x8
80006514:	30 40       	mov	r0,4
80006516:	f1 e4 10 84 	or	r4,r8,r4<<0x8
8000651a:	3f f1       	mov	r1,-1
    case USB_DT_INTERFACE:
      if ((ptr_iface->bInterfaceClass == FTDI_CLASS)
	  && (ptr_iface->bInterfaceProtocol == FTDI_PROTOCOL) ) {
	// print_dbg("\r\n class/protocol matches FTDI. ");
	b_iface_supported = true;
	uhi_ftdi_dev.ep_in = 0;
8000651c:	5c 84       	casts.h	r4
  conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
  ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
  b_iface_supported = false;

  while(conf_desc_lgt) {
    switch (ptr_iface->bDescriptorType) {
8000651e:	0a 92       	mov	r2,r5

  conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
  ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
  b_iface_supported = false;

  while(conf_desc_lgt) {
80006520:	30 58       	mov	r8,5
    switch (ptr_iface->bDescriptorType) {
80006522:	c3 38       	rjmp	80006588 <uhi_ftdi_install+0xc8>
80006524:	0f 99       	ld.ub	r9,r7[0x1]
80006526:	e0 09 18 00 	cp.b	r9,r0
8000652a:	c0 50       	breq	80006534 <uhi_ftdi_install+0x74>
8000652c:	f0 09 18 00 	cp.b	r9,r8
80006530:	c2 81       	brne	80006580 <uhi_ftdi_install+0xc0>

    case USB_DT_INTERFACE:
      if ((ptr_iface->bInterfaceClass == FTDI_CLASS)
80006532:	c0 d8       	rjmp	8000654c <uhi_ftdi_install+0x8c>
80006534:	0f d9       	ld.ub	r9,r7[0x5]
80006536:	e2 09 18 00 	cp.b	r9,r1
	  && (ptr_iface->bInterfaceProtocol == FTDI_PROTOCOL) ) {
8000653a:	c2 21       	brne	8000657e <uhi_ftdi_install+0xbe>
8000653c:	0f f9       	ld.ub	r9,r7[0x7]
8000653e:	e2 09 18 00 	cp.b	r9,r1
	// print_dbg("\r\n class/protocol matches FTDI. ");
	b_iface_supported = true;
	uhi_ftdi_dev.ep_in = 0;
80006542:	c1 e1       	brne	8000657e <uhi_ftdi_install+0xbe>
	uhi_ftdi_dev.ep_out = 0;
80006544:	a6 c2       	st.b	r3[0x4],r2
80006546:	a6 d2       	st.b	r3[0x5],r2

  while(conf_desc_lgt) {
    switch (ptr_iface->bDescriptorType) {

    case USB_DT_INTERFACE:
      if ((ptr_iface->bInterfaceClass == FTDI_CLASS)
80006548:	30 15       	mov	r5,1
	b_iface_supported = false;
      }
      break;

    case USB_DT_ENDPOINT:
      if (!b_iface_supported) {
8000654a:	c1 b8       	rjmp	80006580 <uhi_ftdi_install+0xc0>
8000654c:	58 05       	cp.w	r5,0
	break;
      }
      if (!uhd_ep_alloc(dev->address, (usb_ep_desc_t*)ptr_iface)) {
8000654e:	c1 90       	breq	80006580 <uhi_ftdi_install+0xc0>
80006550:	ed 3c 00 12 	ld.ub	r12,r6[18]
80006554:	0e 9b       	mov	r11,r7
80006556:	50 08       	stdsp	sp[0x0],r8
80006558:	e0 a0 09 9e 	rcall	80007894 <uhd_ep_alloc>
8000655c:	40 08       	lddsp	r8,sp[0x0]
8000655e:	c0 31       	brne	80006564 <uhi_ftdi_install+0xa4>
80006560:	30 4c       	mov	r12,4
	// print_dbg("\r\n endpoint allocation failed");
	return UHC_ENUM_HARDWARE_LIMIT;
      }

      switch(((usb_ep_desc_t*)ptr_iface)->bmAttributes & USB_EP_TYPE_MASK) {
80006562:	c1 d8       	rjmp	8000659c <uhi_ftdi_install+0xdc>
80006564:	0f b9       	ld.ub	r9,r7[0x3]
80006566:	f3 d9 c0 02 	bfextu	r9,r9,0x0,0x2
8000656a:	58 29       	cp.w	r9,2
      case USB_EP_TYPE_BULK:
	//	print_dbg("\r\n allocating bulk endpoint: ");
	if (((usb_ep_desc_t*)ptr_iface)->bEndpointAddress & USB_EP_DIR_IN) {
8000656c:	c0 a1       	brne	80006580 <uhi_ftdi_install+0xc0>
8000656e:	0f a9       	ld.ub	r9,r7[0x2]
80006570:	e4 09 18 00 	cp.b	r9,r2
	  uhi_ftdi_dev.ep_in = ((usb_ep_desc_t*)ptr_iface)->bEndpointAddress;
80006574:	c0 34       	brge	8000657a <uhi_ftdi_install+0xba>
80006576:	a6 c9       	st.b	r3[0x4],r9
	} else {
	  uhi_ftdi_dev.ep_out = ((usb_ep_desc_t*)ptr_iface)->bEndpointAddress;
80006578:	c0 48       	rjmp	80006580 <uhi_ftdi_install+0xc0>
8000657a:	a6 d9       	st.b	r3[0x5],r9
8000657c:	c0 28       	rjmp	80006580 <uhi_ftdi_install+0xc0>
    default:
      // print_dbg("\r\n ignoring descriptor in ftdi device enumeration");
      break;
    }
    Assert(conf_desc_lgt>=ptr_iface->bLength);
    conf_desc_lgt -= ptr_iface->bLength;
8000657e:	30 05       	mov	r5,0
80006580:	0f 89       	ld.ub	r9,r7[0x0]
    ptr_iface = (usb_iface_desc_t*)((uint8_t*)ptr_iface + ptr_iface->bLength);
80006582:	12 14       	sub	r4,r9
    default:
      // print_dbg("\r\n ignoring descriptor in ftdi device enumeration");
      break;
    }
    Assert(conf_desc_lgt>=ptr_iface->bLength);
    conf_desc_lgt -= ptr_iface->bLength;
80006584:	12 07       	add	r7,r9

  conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
  ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
  b_iface_supported = false;

  while(conf_desc_lgt) {
80006586:	5c 84       	casts.h	r4
80006588:	58 04       	cp.w	r4,0
    Assert(conf_desc_lgt>=ptr_iface->bLength);
    conf_desc_lgt -= ptr_iface->bLength;
    ptr_iface = (usb_iface_desc_t*)((uint8_t*)ptr_iface + ptr_iface->bLength);
  }

  if (b_iface_supported) {
8000658a:	cc d1       	brne	80006524 <uhi_ftdi_install+0x64>
8000658c:	58 05       	cp.w	r5,0
    uhi_ftdi_dev.dev = dev;
8000658e:	c0 60       	breq	8000659a <uhi_ftdi_install+0xda>
80006590:	e0 68 08 38 	mov	r8,2104
    // print_dbg("\r\n completed FTDI device install");
    return UHC_ENUM_SUCCESS;
80006594:	08 9c       	mov	r12,r4
80006596:	91 06       	st.w	r8[0x0],r6
  }
  return UHC_ENUM_UNSUPPORTED; // No interface supported
}
80006598:	c0 28       	rjmp	8000659c <uhi_ftdi_install+0xdc>
8000659a:	30 1c       	mov	r12,1
8000659c:	2f fd       	sub	sp,-4
8000659e:	d8 32       	popm	r0-r7,pc

800065a0 <flashc_set_bus_freq>:
}


void flashc_set_bus_freq(unsigned int cpu_f_hz)
{
	if (cpu_f_hz >= AVR32_FLASHC_FWS_0_MAX_FREQ) {
800065a0:	e0 68 8a 3f 	mov	r8,35391
800065a4:	ea 18 01 f7 	orh	r8,0x1f7
800065a8:	10 3c       	cp.w	r12,r8
800065aa:	e0 88 00 07 	brls	800065b8 <flashc_set_bus_freq+0x18>
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
800065ae:	fe 68 14 00 	mov	r8,-125952
	u_avr32_flashc_fcr.FCR.fws = wait_state;
800065b2:	30 1a       	mov	r10,1
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
800065b4:	70 09       	ld.w	r9,r8[0x0]
800065b6:	c0 58       	rjmp	800065c0 <flashc_set_bus_freq+0x20>
800065b8:	fe 68 14 00 	mov	r8,-125952
	u_avr32_flashc_fcr.FCR.fws = wait_state;
800065bc:	30 0a       	mov	r10,0
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
800065be:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
800065c0:	f3 da d0 c1 	bfins	r9,r10,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
800065c4:	91 09       	st.w	r8[0x0],r9
800065c6:	5e fc       	retal	r12

800065c8 <flashc_default_wait_until_ready>:
//! @{


bool flashc_is_ready(void)
{
	return ((AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_FRDY_MASK) != 0);
800065c8:	fe 69 14 00 	mov	r9,-125952
}


void flashc_default_wait_until_ready(void)
{
	while (!flashc_is_ready());
800065cc:	30 08       	mov	r8,0
//! @{


bool flashc_is_ready(void)
{
	return ((AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_FRDY_MASK) != 0);
800065ce:	72 2a       	ld.w	r10,r9[0x8]
}


void flashc_default_wait_until_ready(void)
{
	while (!flashc_is_ready());
800065d0:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
800065d4:	f0 0a 18 00 	cp.b	r10,r8
800065d8:	cf b0       	breq	800065ce <flashc_default_wait_until_ready+0x6>
}
800065da:	5e fc       	retal	r12

800065dc <flashc_issue_command>:
	return (AVR32_FLASHC.fcmd & AVR32_FLASHC_FCMD_PAGEN_MASK) >> AVR32_FLASHC_FCMD_PAGEN_OFFSET;
}


void flashc_issue_command(unsigned int command, int page_number)
{
800065dc:	d4 21       	pushm	r4-r7,lr
	u_avr32_flashc_fcmd_t u_avr32_flashc_fcmd;

	flashc_wait_until_ready();
800065de:	33 c8       	mov	r8,60
	return (AVR32_FLASHC.fcmd & AVR32_FLASHC_FCMD_PAGEN_MASK) >> AVR32_FLASHC_FCMD_PAGEN_OFFSET;
}


void flashc_issue_command(unsigned int command, int page_number)
{
800065e0:	18 97       	mov	r7,r12
	u_avr32_flashc_fcmd_t u_avr32_flashc_fcmd;

	flashc_wait_until_ready();
800065e2:	70 08       	ld.w	r8,r8[0x0]
	return (AVR32_FLASHC.fcmd & AVR32_FLASHC_FCMD_PAGEN_MASK) >> AVR32_FLASHC_FCMD_PAGEN_OFFSET;
}


void flashc_issue_command(unsigned int command, int page_number)
{
800065e4:	16 96       	mov	r6,r11
	u_avr32_flashc_fcmd_t u_avr32_flashc_fcmd;

	flashc_wait_until_ready();
800065e6:	5d 18       	icall	r8
	u_avr32_flashc_fcmd.fcmd = AVR32_FLASHC.fcmd;
800065e8:	fe 68 14 00 	mov	r8,-125952
800065ec:	70 18       	ld.w	r8,r8[0x4]
	u_avr32_flashc_fcmd.FCMD.cmd = command;
800065ee:	f1 d7 d0 06 	bfins	r8,r7,0x0,0x6
	if (page_number >= 0) {
800065f2:	58 06       	cp.w	r6,0
800065f4:	c0 35       	brlt	800065fa <flashc_issue_command+0x1e>
		u_avr32_flashc_fcmd.FCMD.pagen = page_number;
800065f6:	f1 d6 d1 10 	bfins	r8,r6,0x8,0x10
	}
	u_avr32_flashc_fcmd.FCMD.key = AVR32_FLASHC_FCMD_KEY_KEY;
	AVR32_FLASHC.fcmd = u_avr32_flashc_fcmd.fcmd;
800065fa:	fe 69 14 00 	mov	r9,-125952
	u_avr32_flashc_fcmd.fcmd = AVR32_FLASHC.fcmd;
	u_avr32_flashc_fcmd.FCMD.cmd = command;
	if (page_number >= 0) {
		u_avr32_flashc_fcmd.FCMD.pagen = page_number;
	}
	u_avr32_flashc_fcmd.FCMD.key = AVR32_FLASHC_FCMD_KEY_KEY;
800065fe:	3a 5a       	mov	r10,-91
80006600:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
	AVR32_FLASHC.fcmd = u_avr32_flashc_fcmd.fcmd;
80006604:	93 18       	st.w	r9[0x4],r8
 *          the driver's API which instead presents \ref flashc_is_lock_error
 *          and \ref flashc_is_programming_error.
 */
static unsigned int flashc_get_error_status(void)
{
	return AVR32_FLASHC.fsr & (AVR32_FLASHC_FSR_LOCKE_MASK |
80006606:	72 28       	ld.w	r8,r9[0x8]
	if (page_number >= 0) {
		u_avr32_flashc_fcmd.FCMD.pagen = page_number;
	}
	u_avr32_flashc_fcmd.FCMD.key = AVR32_FLASHC_FCMD_KEY_KEY;
	AVR32_FLASHC.fcmd = u_avr32_flashc_fcmd.fcmd;
	flashc_error_status = flashc_get_error_status();
80006608:	e0 69 08 44 	mov	r9,2116
8000660c:	e2 18 00 0c 	andl	r8,0xc,COH
	flashc_wait_until_ready();
80006610:	93 08       	st.w	r9[0x0],r8
80006612:	33 c8       	mov	r8,60
80006614:	70 08       	ld.w	r8,r8[0x0]
}
80006616:	5d 18       	icall	r8
80006618:	d8 22       	popm	r4-r7,pc
8000661a:	d7 03       	nop

8000661c <flashc_clear_page_buffer>:
8000661c:	d4 01       	pushm	lr
8000661e:	3f fb       	mov	r11,-1
//! @{


void flashc_clear_page_buffer(void)
{
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_CPB, -1);
80006620:	30 3c       	mov	r12,3
80006622:	cd df       	rcall	800065dc <flashc_issue_command>
80006624:	d8 02       	popm	pc
}
80006626:	d7 03       	nop

80006628 <flashc_quick_page_read>:
80006628:	d4 01       	pushm	lr
8000662a:	18 9b       	mov	r11,r12
}


bool flashc_quick_page_read(int page_number)
{
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_QPR, page_number);
8000662c:	30 cc       	mov	r12,12
8000662e:	cd 7f       	rcall	800065dc <flashc_issue_command>
80006630:	fe 68 14 00 	mov	r8,-125952
}


bool flashc_is_page_erased(void)
{
	return ((AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_QPRR_MASK) != 0);
80006634:	70 2c       	ld.w	r12,r8[0x8]
80006636:	f9 dc c0 a1 	bfextu	r12,r12,0x5,0x1

bool flashc_quick_page_read(int page_number)
{
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_QPR, page_number);
	return flashc_is_page_erased();
}
8000663a:	d8 02       	popm	pc

8000663c <flashc_erase_page>:
8000663c:	d4 21       	pushm	r4-r7,lr
8000663e:	16 97       	mov	r7,r11
80006640:	18 9b       	mov	r11,r12
80006642:	30 2c       	mov	r12,2

bool flashc_erase_page(int page_number, bool check)
{
	bool page_erased = true;

	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_EP, page_number);
80006644:	cc cf       	rcall	800065dc <flashc_issue_command>
80006646:	58 07       	cp.w	r7,0
	if (check) {
80006648:	c0 21       	brne	8000664c <flashc_erase_page+0x10>
8000664a:	da 2a       	popm	r4-r7,pc,r12=1
8000664c:	e0 67 08 44 	mov	r7,2116
		unsigned int error_status = flashc_error_status;
		page_erased = flashc_quick_page_read(-1);
80006650:	3f fc       	mov	r12,-1
{
	bool page_erased = true;

	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_EP, page_number);
	if (check) {
		unsigned int error_status = flashc_error_status;
80006652:	6e 06       	ld.w	r6,r7[0x0]
		page_erased = flashc_quick_page_read(-1);
80006654:	ce af       	rcall	80006628 <flashc_quick_page_read>
80006656:	6e 08       	ld.w	r8,r7[0x0]
		flashc_error_status |= error_status;
80006658:	f1 e6 10 06 	or	r6,r8,r6
8000665c:	8f 06       	st.w	r7[0x0],r6
8000665e:	d8 22       	popm	r4-r7,pc

80006660 <flashc_write_page>:
	}
	return page_erased;
}
80006660:	d4 01       	pushm	lr
80006662:	18 9b       	mov	r11,r12
80006664:	30 1c       	mov	r12,1
80006666:	cb bf       	rcall	800065dc <flashc_issue_command>
80006668:	d8 02       	popm	pc
8000666a:	d7 03       	nop

8000666c <flashc_quick_user_page_read>:
8000666c:	d4 01       	pushm	lr
8000666e:	30 fc       	mov	r12,15
}


bool flashc_quick_user_page_read(void)
{
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_QPRUP, -1);
80006670:	3f fb       	mov	r11,-1
80006672:	cb 5f       	rcall	800065dc <flashc_issue_command>
80006674:	fe 68 14 00 	mov	r8,-125952
}


bool flashc_is_page_erased(void)
{
	return ((AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_QPRR_MASK) != 0);
80006678:	70 2c       	ld.w	r12,r8[0x8]
8000667a:	f9 dc c0 a1 	bfextu	r12,r12,0x5,0x1

bool flashc_quick_user_page_read(void)
{
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_QPRUP, -1);
	return flashc_is_page_erased();
}
8000667e:	d8 02       	popm	pc

80006680 <flashc_erase_user_page>:
80006680:	d4 21       	pushm	r4-r7,lr
80006682:	3f fb       	mov	r11,-1
80006684:	18 97       	mov	r7,r12
80006686:	30 ec       	mov	r12,14


bool flashc_erase_user_page(bool check)
{
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_EUP, -1);
80006688:	ca af       	rcall	800065dc <flashc_issue_command>
8000668a:	58 07       	cp.w	r7,0
	return (check) ? flashc_quick_user_page_read() : true;
8000668c:	c0 21       	brne	80006690 <flashc_erase_user_page+0x10>
8000668e:	da 2a       	popm	r4-r7,pc,r12=1
80006690:	ce ef       	rcall	8000666c <flashc_quick_user_page_read>
80006692:	d8 22       	popm	r4-r7,pc

80006694 <flashc_write_user_page>:
80006694:	d4 01       	pushm	lr
}
80006696:	3f fb       	mov	r11,-1
80006698:	30 dc       	mov	r12,13
8000669a:	ca 1f       	rcall	800065dc <flashc_issue_command>
8000669c:	d8 02       	popm	pc
8000669e:	d7 03       	nop

800066a0 <flashc_memset64>:


void flashc_write_user_page(void)
{
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_WUP, -1);
}
800066a0:	d4 31       	pushm	r0-r7,lr
800066a2:	21 2d       	sub	sp,72
	return flashc_memset64(dst, src | (uint64_t)src << 32, nbytes, erase);
}


volatile void *flashc_memset64(volatile void *dst, uint64_t src, size_t nbytes, bool erase)
{
800066a4:	50 58       	stdsp	sp[0x14],r8
800066a6:	12 96       	mov	r6,r9
	// Use aggregated pointers to have several alignments available for a same address.
	UnionCVPtr flash_array_end;
	UnionVPtr dest;
	Union64 source = {0};
800066a8:	30 08       	mov	r8,0
800066aa:	30 09       	mov	r9,0
	return flashc_memset64(dst, src | (uint64_t)src << 32, nbytes, erase);
}


volatile void *flashc_memset64(volatile void *dst, uint64_t src, size_t nbytes, bool erase)
{
800066ac:	18 97       	mov	r7,r12
	// Use aggregated pointers to have several alignments available for a same address.
	UnionCVPtr flash_array_end;
	UnionVPtr dest;
	Union64 source = {0};
800066ae:	fa e9 00 38 	st.d	sp[56],r8
	return flashc_memset64(dst, src | (uint64_t)src << 32, nbytes, erase);
}


volatile void *flashc_memset64(volatile void *dst, uint64_t src, size_t nbytes, bool erase)
{
800066b2:	14 94       	mov	r4,r10
800066b4:	16 95       	mov	r5,r11
		256,
		384,
		512,
		768,
		1024,
	};
800066b6:	31 0a       	mov	r10,16
800066b8:	fe cb c5 ea 	sub	r11,pc,-14870
800066bc:	fa cc ff e0 	sub	r12,sp,-32
800066c0:	e0 a0 15 a2 	rcall	80009204 <memcpy>
	return ((unsigned int)FLASH_SIZE[(AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_FSZ_MASK)
800066c4:	fe 68 14 00 	mov	r8,-125952
	UnionVPtr tmp;
	unsigned int error_status = 0;
	unsigned int i;

	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
800066c8:	fa cb ff b8 	sub	r11,sp,-72
800066cc:	70 28       	ld.w	r8,r8[0x8]
800066ce:	f1 d8 c1 a3 	bfextu	r8,r8,0xd,0x3
800066d2:	f6 08 00 18 	add	r8,r11,r8<<0x1
800066d6:	f1 13 ff d8 	ld.uh	r3,r8[-40]
800066da:	30 08       	mov	r8,0
800066dc:	ea 18 80 00 	orh	r8,0x8000
	dest.u8ptr = dst;
800066e0:	ab 63       	lsl	r3,0xa
	UnionVPtr tmp;
	unsigned int error_status = 0;
	unsigned int i;

	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
800066e2:	51 17       	stdsp	sp[0x44],r7
	dest.u8ptr = dst;
	for (i = (Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)) - 1) & (sizeof(uint64_t) - 1);
800066e4:	10 03       	add	r3,r8
800066e6:	ee c8 ff f9 	sub	r8,r7,-7
800066ea:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
			src; i = (i - 1) & (sizeof(uint64_t) - 1)) {
800066ee:	c1 38       	rjmp	80006714 <flashc_memset64+0x74>
800066f0:	f0 c9 00 01 	sub	r9,r8,1
		source.u8[i] = src;
800066f4:	fa ca ff b8 	sub	r10,sp,-72
800066f8:	f4 08 00 08 	add	r8,r10,r8
		src >>= 8;
800066fc:	ea 0a 16 08 	lsr	r10,r5,0x8
	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
	dest.u8ptr = dst;
	for (i = (Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)) - 1) & (sizeof(uint64_t) - 1);
			src; i = (i - 1) & (sizeof(uint64_t) - 1)) {
		source.u8[i] = src;
80006700:	f1 64 ff f0 	st.b	r8[-16],r4

	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
	dest.u8ptr = dst;
	for (i = (Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)) - 1) & (sizeof(uint64_t) - 1);
			src; i = (i - 1) & (sizeof(uint64_t) - 1)) {
80006704:	f1 d9 c0 03 	bfextu	r8,r9,0x0,0x3
		source.u8[i] = src;
		src >>= 8;
80006708:	e8 09 16 08 	lsr	r9,r4,0x8
8000670c:	f3 e5 11 89 	or	r9,r9,r5<<0x18
80006710:	14 95       	mov	r5,r10
	unsigned int i;

	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
	dest.u8ptr = dst;
	for (i = (Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)) - 1) & (sizeof(uint64_t) - 1);
80006712:	12 94       	mov	r4,r9
80006714:	58 04       	cp.w	r4,0
80006716:	5c 25       	cpc	r5
			src; i = (i - 1) & (sizeof(uint64_t) - 1)) {
		source.u8[i] = src;
		src >>= 8;
	}
	dest_end.u8ptr = dest.u8ptr + nbytes;
80006718:	ce c1       	brne	800066f0 <flashc_memset64+0x50>
8000671a:	ee 06 00 06 	add	r6,r7,r6

	// If destination is outside flash, go to next flash page if any.
	if (dest.u8ptr < AVR32_FLASH) {
8000671e:	e0 69 ff ff 	mov	r9,65535
80006722:	ea 19 7f ff 	orh	r9,0x7fff
80006726:	12 37       	cp.w	r7,r9
80006728:	e0 8b 00 06 	brhi	80006734 <flashc_memset64+0x94>
		dest.u8ptr = AVR32_FLASH;
8000672c:	30 08       	mov	r8,0
8000672e:	ea 18 80 00 	orh	r8,0x8000
	} else if (flash_array_end.u8ptr <= dest.u8ptr && dest.u8ptr < AVR32_FLASHC_USER_PAGE) {
80006732:	c0 e8       	rjmp	8000674e <flashc_memset64+0xae>
80006734:	0e 33       	cp.w	r3,r7
80006736:	e0 8b 00 0d 	brhi	80006750 <flashc_memset64+0xb0>
8000673a:	e0 68 ff ff 	mov	r8,65535
8000673e:	ea 18 80 7f 	orh	r8,0x807f
80006742:	10 37       	cp.w	r7,r8
80006744:	e0 8b 00 06 	brhi	80006750 <flashc_memset64+0xb0>
		dest.u8ptr = AVR32_FLASHC_USER_PAGE;
80006748:	30 08       	mov	r8,0
8000674a:	ea 18 80 80 	orh	r8,0x8080
	}

	// If end of destination is outside flash, move it to the end of the previous flash page if any.
	if (dest_end.u8ptr > AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE) {
8000674e:	51 18       	stdsp	sp[0x44],r8
80006750:	e0 61 02 00 	mov	r1,512
80006754:	ea 11 80 80 	orh	r1,0x8080
80006758:	02 36       	cp.w	r6,r1
8000675a:	e0 88 00 04 	brls	80006762 <flashc_memset64+0xc2>
8000675e:	02 96       	mov	r6,r1
		dest_end.u8ptr = AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE;
	} else if (AVR32_FLASHC_USER_PAGE >= dest_end.u8ptr && dest_end.u8ptr > flash_array_end.u8ptr) {
80006760:	c0 a8       	rjmp	80006774 <flashc_memset64+0xd4>
80006762:	30 00       	mov	r0,0
80006764:	ea 10 80 80 	orh	r0,0x8080
80006768:	00 36       	cp.w	r6,r0
8000676a:	e0 8b 00 05 	brhi	80006774 <flashc_memset64+0xd4>
8000676e:	06 36       	cp.w	r6,r3
80006770:	e6 06 17 b0 	movhi	r6,r3
		// Determine if the current destination page has an incomplete end.
		incomplete_flash_page_end = (Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) >=
				Align_down((uint32_t)dest_end.u8ptr, AVR32_FLASHC_PAGE_SIZE));

		// Use a flash double-word buffer to manage unaligned accesses.
		flash_dword.u64 = source.u64;
80006774:	fa ea 00 38 	ld.d	r10,sp[56]
			// pages that have already been written to.
			{
				tmp.u8ptr = (volatile uint8_t *)dest_end.u8ptr;

				// If end of destination is not 64-bit aligned...
				if (!Test_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t))) {
80006778:	e5 d6 c0 03 	bfextu	r2,r6,0x0,0x3
					// Fill the end of the flash double-word buffer with the current flash page data.
					for (i = Get_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t)); i < sizeof(uint64_t); i++)
8000677c:	0c 91       	mov	r1,r6
8000677e:	ec 02 01 08 	sub	r8,r6,r2
		// Determine if the current destination page has an incomplete end.
		incomplete_flash_page_end = (Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) >=
				Align_down((uint32_t)dest_end.u8ptr, AVR32_FLASHC_PAGE_SIZE));

		// Use a flash double-word buffer to manage unaligned accesses.
		flash_dword.u64 = source.u64;
80006782:	fa eb 00 04 	st.d	sp[4],r10
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
			*dest.u64ptr++ = source.u64;
		}

		// If the current destination page has an incomplete end...
		if (incomplete_flash_page_end) {
80006786:	2f 88       	sub	r8,-8
	}

	// Align each end of destination pointer with its natural boundary.
	dest_end.u16ptr = (uint16_t *)Align_down((uint32_t)dest_end.u8ptr, sizeof(uint16_t));
	dest_end.u32ptr = (uint32_t *)Align_down((uint32_t)dest_end.u16ptr, sizeof(uint32_t));
	dest_end.u64ptr = (uint64_t *)Align_down((uint32_t)dest_end.u32ptr, sizeof(uint64_t));
80006788:	0c 9a       	mov	r10,r6
8000678a:	e0 11 ff f8 	andl	r1,0xfff8
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
			*dest.u64ptr++ = source.u64;
		}

		// If the current destination page has an incomplete end...
		if (incomplete_flash_page_end) {
8000678e:	e0 1a fe 00 	andl	r10,0xfe00
		// Determine if the current destination page has an incomplete end.
		incomplete_flash_page_end = (Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) >=
				Align_down((uint32_t)dest_end.u8ptr, AVR32_FLASHC_PAGE_SIZE));

		// Use a flash double-word buffer to manage unaligned accesses.
		flash_dword.u64 = source.u64;
80006792:	50 78       	stdsp	sp[0x1c],r8
80006794:	30 05       	mov	r5,0
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
			*dest.u64ptr++ = source.u64;
		}

		// If the current destination page has an incomplete end...
		if (incomplete_flash_page_end) {
80006796:	e0 64 08 44 	mov	r4,2116
	dest_end.u64ptr = (uint64_t *)Align_down((uint32_t)dest_end.u32ptr, sizeof(uint64_t));

	// While end of destination is not reached...
	while (dest.u8ptr < dest_end.u8ptr) {
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
8000679a:	50 6a       	stdsp	sp[0x18],r10
8000679c:	c9 d8       	rjmp	800068d6 <flashc_memset64+0x236>
		// Determine if the current destination page has an incomplete end.
		incomplete_flash_page_end = (Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) >=
				Align_down((uint32_t)dest_end.u8ptr, AVR32_FLASHC_PAGE_SIZE));

		// Use a flash double-word buffer to manage unaligned accesses.
		flash_dword.u64 = source.u64;
8000679e:	c3 ff       	rcall	8000661c <flashc_clear_page_buffer>
800067a0:	fa e8 00 04 	ld.d	r8,sp[4]
800067a4:	fa e9 00 30 	st.d	sp[48],r8
		flashc_clear_page_buffer();
		error_status |= flashc_error_status;

		// Determine where the source data will end in the current flash page.
		flash_page_source_end.u64ptr =
				(uint64_t *)min((uint32_t)dest_end.u64ptr,
800067a8:	68 08       	ld.w	r8,r4[0x0]

	// While end of destination is not reached...
	while (dest.u8ptr < dest_end.u8ptr) {
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
		error_status |= flashc_error_status;
800067aa:	00 99       	mov	r9,r0

		// Determine where the source data will end in the current flash page.
		flash_page_source_end.u64ptr =
				(uint64_t *)min((uint32_t)dest_end.u64ptr,
800067ac:	10 45       	or	r5,r8
800067ae:	e0 19 fe 00 	andl	r9,0xfe00

		// Use a flash double-word buffer to manage unaligned accesses.
		flash_dword.u64 = source.u64;

		// If destination does not point to the beginning of the current flash page...
		if (!Test_align((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE)) {
800067b2:	f1 d0 c0 09 	bfextu	r8,r0,0x0,0x9
		flashc_clear_page_buffer();
		error_status |= flashc_error_status;

		// Determine where the source data will end in the current flash page.
		flash_page_source_end.u64ptr =
				(uint64_t *)min((uint32_t)dest_end.u64ptr,
800067b6:	f2 cc fe 00 	sub	r12,r9,-512
800067ba:	e2 0c 0d 4c 	min	r12,r1,r12

		// Use a flash double-word buffer to manage unaligned accesses.
		flash_dword.u64 = source.u64;

		// If destination does not point to the beginning of the current flash page...
		if (!Test_align((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE)) {
800067be:	58 08       	cp.w	r8,0
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
					tmp.u64ptr < (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
800067c0:	c3 20       	breq	80006824 <flashc_memset64+0x184>
		if (!Test_align((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE)) {
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
800067c2:	00 9a       	mov	r10,r0
800067c4:	51 09       	stdsp	sp[0x40],r9
					tmp.u64ptr < (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
800067c6:	12 9b       	mov	r11,r9
800067c8:	e0 1a ff f8 	andl	r10,0xfff8
800067cc:	0c 9e       	mov	lr,r6
		if (!Test_align((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE)) {
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
800067ce:	50 07       	stdsp	sp[0x0],r7
					tmp.u64ptr < (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
					tmp.u64ptr++) {
				*tmp.u64ptr = *tmp.u64ptr;
800067d0:	c0 58       	rjmp	800067da <flashc_memset64+0x13a>
800067d2:	f0 e6 00 00 	ld.d	r6,r8[0]
800067d6:	f0 e7 00 00 	st.d	r8[0],r6
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
					tmp.u64ptr < (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
800067da:	16 98       	mov	r8,r11
		if (!Test_align((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE)) {
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
800067dc:	2f 8b       	sub	r11,-8
800067de:	14 38       	cp.w	r8,r10
800067e0:	cf 93       	brcs	800067d2 <flashc_memset64+0x132>
800067e2:	51 08       	stdsp	sp[0x40],r8
800067e4:	1c 96       	mov	r6,lr
					tmp.u64ptr++) {
				*tmp.u64ptr = *tmp.u64ptr;
			}

			// If destination is not 64-bit aligned...
			if (!Test_align((uint32_t)dest.u8ptr, sizeof(uint64_t))) {
800067e6:	40 07       	lddsp	r7,sp[0x0]
800067e8:	e1 d0 c0 03 	bfextu	r0,r0,0x0,0x3
800067ec:	c1 c0       	breq	80006824 <flashc_memset64+0x184>
800067ee:	30 0b       	mov	r11,0
800067f0:	50 39       	stdsp	sp[0xc],r9
800067f2:	f0 0b 00 0e 	add	lr,r8,r11
				// flash page data.
				// This is required by the hardware, even if page erase is not
				// requested, in order to be able to write successfully to erased parts
				// of flash pages that have already been written to.
				for (i = 0; i < Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)); i++) {
					flash_dword.u8[i] = *tmp.u8ptr++;
800067f6:	fa c9 ff d0 	sub	r9,sp,-48
800067fa:	1d 8e       	ld.ub	lr,lr[0x0]
800067fc:	f2 0b 0b 0e 	st.b	r9[r11],lr
				// Fill the beginning of the flash double-word buffer with the current
				// flash page data.
				// This is required by the hardware, even if page erase is not
				// requested, in order to be able to write successfully to erased parts
				// of flash pages that have already been written to.
				for (i = 0; i < Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)); i++) {
80006800:	2f fb       	sub	r11,-1
80006802:	00 3b       	cp.w	r11,r0
80006804:	cf 71       	brne	800067f2 <flashc_memset64+0x152>
					flash_dword.u8[i] = *tmp.u8ptr++;
				}

				// Align the destination pointer with its 64-bit boundary.
				dest.u64ptr = (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
80006806:	16 08       	add	r8,r11
				// Fill the beginning of the flash double-word buffer with the current
				// flash page data.
				// This is required by the hardware, even if page erase is not
				// requested, in order to be able to write successfully to erased parts
				// of flash pages that have already been written to.
				for (i = 0; i < Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)); i++) {
80006808:	51 1a       	stdsp	sp[0x44],r10
8000680a:	51 08       	stdsp	sp[0x40],r8

				// Align the destination pointer with its 64-bit boundary.
				dest.u64ptr = (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));

				// If the current destination double-word is not the last one...
				if (dest.u64ptr < dest_end.u64ptr) {
8000680c:	40 39       	lddsp	r9,sp[0xc]
8000680e:	02 3a       	cp.w	r10,r1
					// Write the flash double-word buffer to the page buffer and reinitialize it.
					*dest.u64ptr++ = flash_dword.u64;
80006810:	c0 a2       	brcc	80006824 <flashc_memset64+0x184>
80006812:	14 98       	mov	r8,r10
80006814:	fa ea 00 30 	ld.d	r10,sp[48]
					flash_dword.u64 = source.u64;
80006818:	b1 2a       	st.d	r8++,r10
8000681a:	fa ea 00 04 	ld.d	r10,sp[4]
8000681e:	51 18       	stdsp	sp[0x44],r8
80006820:	fa eb 00 30 	st.d	sp[48],r10
				}
			}
		}

		// Write the source data to the page buffer with 64-bit alignment.
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
80006824:	41 18       	lddsp	r8,sp[0x44]
80006826:	02 9e       	mov	lr,r1
80006828:	10 1c       	sub	r12,r8
8000682a:	10 9b       	mov	r11,r8
8000682c:	a3 5c       	asr	r12,0x3
8000682e:	18 9a       	mov	r10,r12
80006830:	c0 68       	rjmp	8000683c <flashc_memset64+0x19c>
80006832:	d7 03       	nop
80006834:	fa e0 00 04 	ld.d	r0,sp[4]
80006838:	20 1a       	sub	r10,1
8000683a:	b7 20       	st.d	r11++,r0
8000683c:	58 0a       	cp.w	r10,0
8000683e:	cf b1       	brne	80006834 <flashc_memset64+0x194>
			*dest.u64ptr++ = source.u64;
80006840:	f0 0c 00 3c 	add	r12,r8,r12<<0x3
				}
			}
		}

		// Write the source data to the page buffer with 64-bit alignment.
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
80006844:	51 1c       	stdsp	sp[0x44],r12
			*dest.u64ptr++ = source.u64;
80006846:	1c 91       	mov	r1,lr
				}
			}
		}

		// Write the source data to the page buffer with 64-bit alignment.
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
80006848:	40 60       	lddsp	r0,sp[0x18]
8000684a:	00 39       	cp.w	r9,r0
8000684c:	c2 13       	brcs	8000688e <flashc_memset64+0x1ee>
8000684e:	51 06       	stdsp	sp[0x40],r6
80006850:	58 02       	cp.w	r2,0
80006852:	c1 10       	breq	80006874 <flashc_memset64+0x1d4>
			*dest.u64ptr++ = source.u64;
		}

		// If the current destination page has an incomplete end...
		if (incomplete_flash_page_end) {
80006854:	fa c8 ff d0 	sub	r8,sp,-48
80006858:	0c 99       	mov	r9,r6
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			{
				tmp.u8ptr = (volatile uint8_t *)dest_end.u8ptr;
8000685a:	04 08       	add	r8,r2

				// If end of destination is not 64-bit aligned...
				if (!Test_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t))) {
8000685c:	fa ca ff c8 	sub	r10,sp,-56
80006860:	13 3b       	ld.ub	r11,r9++
80006862:	10 cb       	st.b	r8++,r11
80006864:	14 38       	cp.w	r8,r10
80006866:	cf d1       	brne	80006860 <flashc_memset64+0x1c0>
{
	return flashc_memset64(dst, src | (uint64_t)src << 32, nbytes, erase);
}


volatile void *flashc_memset64(volatile void *dst, uint64_t src, size_t nbytes, bool erase)
80006868:	40 7b       	lddsp	r11,sp[0x1c]
8000686a:	51 0b       	stdsp	sp[0x40],r11

				// If end of destination is not 64-bit aligned...
				if (!Test_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t))) {
					// Fill the end of the flash double-word buffer with the current flash page data.
					for (i = Get_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t)); i < sizeof(uint64_t); i++)
						flash_dword.u8[i] = *tmp.u8ptr++;
8000686c:	fa e8 00 30 	ld.d	r8,sp[48]
				tmp.u8ptr = (volatile uint8_t *)dest_end.u8ptr;

				// If end of destination is not 64-bit aligned...
				if (!Test_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t))) {
					// Fill the end of the flash double-word buffer with the current flash page data.
					for (i = Get_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t)); i < sizeof(uint64_t); i++)
80006870:	b9 28       	st.d	r12++,r8
80006872:	51 1c       	stdsp	sp[0x44],r12
80006874:	41 08       	lddsp	r8,sp[0x40]
80006876:	c0 58       	rjmp	80006880 <flashc_memset64+0x1e0>
						flash_dword.u8[i] = *tmp.u8ptr++;

					// Write the flash double-word buffer to the page buffer.
					*dest.u64ptr++ = flash_dword.u64;
80006878:	f2 ea 00 00 	ld.d	r10,r9[0]
8000687c:	f2 eb 00 00 	st.d	r9[0],r10
80006880:	10 99       	mov	r9,r8
80006882:	f5 d8 c0 09 	bfextu	r10,r8,0x0,0x9
				}

				// Fill the end of the page buffer with the current flash page data.
				for (; !Test_align((uint32_t)tmp.u64ptr, AVR32_FLASHC_PAGE_SIZE); tmp.u64ptr++) {
					*tmp.u64ptr = *tmp.u64ptr;
80006886:	2f 88       	sub	r8,-8
80006888:	58 0a       	cp.w	r10,0
8000688a:	cf 71       	brne	80006878 <flashc_memset64+0x1d8>
8000688c:	51 09       	stdsp	sp[0x40],r9
					// Write the flash double-word buffer to the page buffer.
					*dest.u64ptr++ = flash_dword.u64;
				}

				// Fill the end of the page buffer with the current flash page data.
				for (; !Test_align((uint32_t)tmp.u64ptr, AVR32_FLASHC_PAGE_SIZE); tmp.u64ptr++) {
8000688e:	41 10       	lddsp	r0,sp[0x44]
80006890:	30 0a       	mov	r10,0
80006892:	ea 1a 80 80 	orh	r10,0x8080
80006896:	14 30       	cp.w	r0,r10
80006898:	e0 8b 00 15 	brhi	800068c2 <flashc_memset64+0x222>
				}
			}
		}

		// If the current flash page is in the flash array...
		if (dest.u8ptr <= AVR32_FLASHC_USER_PAGE) {
8000689c:	40 59       	lddsp	r9,sp[0x14]
8000689e:	58 09       	cp.w	r9,0
800068a0:	c0 60       	breq	800068ac <flashc_memset64+0x20c>
800068a2:	30 0b       	mov	r11,0
800068a4:	3f fc       	mov	r12,-1
800068a6:	cc be       	rcall	8000663c <flashc_erase_page>
			// Erase the current page if requested and write it from the page buffer.
			if (erase) {
800068a8:	68 08       	ld.w	r8,r4[0x0]
800068aa:	10 45       	or	r5,r8
800068ac:	3f fc       	mov	r12,-1
				flashc_erase_page(-1, false);
800068ae:	cd 9e       	rcall	80006660 <flashc_write_page>
800068b0:	68 08       	ld.w	r8,r4[0x0]
800068b2:	10 45       	or	r5,r8
800068b4:	06 30       	cp.w	r0,r3
				error_status |= flashc_error_status;
800068b6:	c1 03       	brcs	800068d6 <flashc_memset64+0x236>
800068b8:	30 08       	mov	r8,0
			}
			flashc_write_page(-1);
800068ba:	ea 18 80 80 	orh	r8,0x8080
800068be:	51 18       	stdsp	sp[0x44],r8
			error_status |= flashc_error_status;
800068c0:	c0 b8       	rjmp	800068d6 <flashc_memset64+0x236>
800068c2:	40 58       	lddsp	r8,sp[0x14]

			// If the end of the flash array is reached, go to the User page.
			if (dest.u8ptr >= flash_array_end.u8ptr) {
800068c4:	58 08       	cp.w	r8,0
800068c6:	c0 50       	breq	800068d0 <flashc_memset64+0x230>
				dest.u8ptr = AVR32_FLASHC_USER_PAGE;
800068c8:	30 0c       	mov	r12,0
800068ca:	cd be       	rcall	80006680 <flashc_erase_user_page>
800068cc:	68 08       	ld.w	r8,r4[0x0]
800068ce:	10 45       	or	r5,r8
800068d0:	ce 2e       	rcall	80006694 <flashc_write_user_page>
			}
		} else {
			// Erase the User page if requested and write it from the page buffer.
			if (erase) {
800068d2:	68 08       	ld.w	r8,r4[0x0]
800068d4:	10 45       	or	r5,r8
800068d6:	41 10       	lddsp	r0,sp[0x44]
				flashc_erase_user_page(false);
800068d8:	0c 30       	cp.w	r0,r6
800068da:	fe 93 ff 62 	brlo	8000679e <flashc_memset64+0xfe>
				error_status |= flashc_error_status;
800068de:	e0 68 08 44 	mov	r8,2116
			}
			flashc_write_user_page();
800068e2:	0e 9c       	mov	r12,r7
800068e4:	91 05       	st.w	r8[0x0],r5
			error_status |= flashc_error_status;
800068e6:	2e ed       	sub	sp,-72
800068e8:	d8 32       	popm	r0-r7,pc
	dest_end.u16ptr = (uint16_t *)Align_down((uint32_t)dest_end.u8ptr, sizeof(uint16_t));
	dest_end.u32ptr = (uint32_t *)Align_down((uint32_t)dest_end.u16ptr, sizeof(uint32_t));
	dest_end.u64ptr = (uint64_t *)Align_down((uint32_t)dest_end.u32ptr, sizeof(uint64_t));

	// While end of destination is not reached...
	while (dest.u8ptr < dest_end.u8ptr) {
800068ea:	d7 03       	nop

800068ec <flashc_memset32>:
800068ec:	d4 21       	pushm	r4-r7,lr
800068ee:	30 0e       	mov	lr,0
800068f0:	16 96       	mov	r6,r11
			error_status |= flashc_error_status;
		}
	}

	// Update the FLASHC error status.
	flashc_error_status = error_status;
800068f2:	1c 97       	mov	r7,lr

	// Return the initial destination pointer as the standard memset function does.
	return dst;
}
800068f4:	12 98       	mov	r8,r9
			error_status |= flashc_error_status;
		}
	}

	// Update the FLASHC error status.
	flashc_error_status = error_status;
800068f6:	0c 9b       	mov	r11,r6

	// Return the initial destination pointer as the standard memset function does.
	return dst;
}
800068f8:	14 99       	mov	r9,r10
800068fa:	0e 4b       	or	r11,r7
800068fc:	0e 9a       	mov	r10,r7
800068fe:	0c 4a       	or	r10,r6
80006900:	cd 0e       	rcall	800066a0 <flashc_memset64>
80006902:	d8 22       	popm	r4-r7,pc

80006904 <flashc_memset16>:
80006904:	d4 01       	pushm	lr
80006906:	f7 db d2 10 	bfins	r11,r11,0x10,0x10
8000690a:	cf 1f       	rcall	800068ec <flashc_memset32>
8000690c:	d8 02       	popm	pc
8000690e:	d7 03       	nop

80006910 <flashc_memset8>:


volatile void *flashc_memset16(volatile void *dst, uint16_t src, size_t nbytes, bool erase)
{
	return flashc_memset32(dst, src | (uint32_t)src << 16, nbytes, erase);
}
80006910:	d4 01       	pushm	lr
80006912:	f7 eb 10 8b 	or	r11,r11,r11<<0x8
}


volatile void *flashc_memset8(volatile void *dst, uint8_t src, size_t nbytes, bool erase)
{
	return flashc_memset16(dst, src | (uint16_t)src << 8, nbytes, erase);
80006916:	5c 7b       	castu.h	r11
80006918:	cf 6f       	rcall	80006904 <flashc_memset16>
8000691a:	d8 02       	popm	pc

8000691c <flashc_memcpy>:
}
8000691c:	d4 31       	pushm	r0-r7,lr
8000691e:	20 4d       	sub	sp,16
80006920:	e0 6e ff ff 	mov	lr,65535
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashc_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHC_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHC_USER_PAGE;
80006924:	ea 1e 80 7f 	orh	lr,0x807f

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add % AVR32_FLASHC_PAGE_SIZE));
80006928:	18 94       	mov	r4,r12
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashc_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHC_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHC_USER_PAGE;
8000692a:	1c 3c       	cp.w	r12,lr
8000692c:	5f b5       	srhi	r5
	return dst;
}


volatile void *flashc_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
8000692e:	18 97       	mov	r7,r12
	Union64 flash_dword;
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
80006930:	18 92       	mov	r2,r12
	return dst;
}


volatile void *flashc_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
80006932:	14 96       	mov	r6,r10
	// Return the initial destination pointer as the standard memset function does.
	return dst;
}


volatile void *flashc_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
80006934:	fa cc ff f0 	sub	r12,sp,-16
{
80006938:	50 19       	stdsp	sp[0x4],r9
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
	const uint8_t* src_buf=(const uint8_t*)src;
8000693a:	16 90       	mov	r0,r11
			|| (((uint8_t *)dst >= AVR32_FLASHC_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHC_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add % AVR32_FLASHC_PAGE_SIZE));
8000693c:	30 01       	mov	r1,0
8000693e:	e0 14 fe 00 	andl	r4,0xfe00
80006942:	e0 63 08 44 	mov	r3,2116

	while (nbytes) {
80006946:	50 0c       	stdsp	sp[0x0],r12
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
80006948:	c4 08       	rjmp	800069c8 <flashc_memcpy+0xac>
8000694a:	c6 9e       	rcall	8000661c <flashc_clear_page_buffer>
		error_status |= flashc_error_status;
8000694c:	66 08       	ld.w	r8,r3[0x0]
8000694e:	e8 cb fe 00 	sub	r11,r4,-512
80006952:	10 41       	or	r1,r8
80006954:	16 9c       	mov	r12,r11
80006956:	08 98       	mov	r8,r4

		// Loop in the page
		for (page_pos=0; page_pos<AVR32_FLASHC_PAGE_SIZE; page_pos+=sizeof(uint64_t) ) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
80006958:	f0 ea 00 00 	ld.d	r10,r8[0]
8000695c:	fa c9 ff f8 	sub	r9,sp,-8
80006960:	fa eb 00 08 	st.d	sp[8],r10
	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add % AVR32_FLASHC_PAGE_SIZE));

	while (nbytes) {
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
		error_status |= flashc_error_status;
80006964:	10 9a       	mov	r10,r8

		// Loop in the page
		for (page_pos=0; page_pos<AVR32_FLASHC_PAGE_SIZE; page_pos+=sizeof(uint64_t) ) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
80006966:	18 9b       	mov	r11,r12

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
				if (nbytes && (flash_add == dest_add)) {
80006968:	04 3a       	cp.w	r10,r2
8000696a:	5f 0e       	sreq	lr
8000696c:	58 06       	cp.w	r6,0
8000696e:	5f 1c       	srne	r12
80006970:	fd ec 00 0c 	and	r12,lr,r12
80006974:	30 0e       	mov	lr,0
80006976:	fc 0c 18 00 	cp.b	r12,lr
8000697a:	c0 50       	breq	80006984 <flashc_memcpy+0x68>
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
8000697c:	01 3c       	ld.ub	r12,r0++
	// Return the initial destination pointer as the standard memset function does.
	return dst;
}


volatile void *flashc_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
8000697e:	2f f2       	sub	r2,-1
			for (i = 0; i < sizeof(uint64_t); i++) {
				if (nbytes && (flash_add == dest_add)) {
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
					dest_add++;
					nbytes--;
80006980:	20 16       	sub	r6,1

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
				if (nbytes && (flash_add == dest_add)) {
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
80006982:	b2 8c       	st.b	r9[0x0],r12
					dest_add++;
					nbytes--;
				}
				flash_add++;
80006984:	2f fa       	sub	r10,-1
80006986:	2f f9       	sub	r9,-1
		for (page_pos=0; page_pos<AVR32_FLASHC_PAGE_SIZE; page_pos+=sizeof(uint64_t) ) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80006988:	40 0c       	lddsp	r12,sp[0x0]
8000698a:	18 39       	cp.w	r9,r12
8000698c:	ce e1       	brne	80006968 <flashc_memcpy+0x4c>
8000698e:	16 9c       	mov	r12,r11
				}
				flash_add++;
			}

			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
80006990:	fa ea 00 08 	ld.d	r10,sp[8]
80006994:	b1 2a       	st.d	r8++,r10
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
		error_status |= flashc_error_status;

		// Loop in the page
		for (page_pos=0; page_pos<AVR32_FLASHC_PAGE_SIZE; page_pos+=sizeof(uint64_t) ) {
80006996:	18 38       	cp.w	r8,r12
80006998:	ce 01       	brne	80006958 <flashc_memcpy+0x3c>
8000699a:	e8 c4 fe 00 	sub	r4,r4,-512
			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
		}

		// Erase the current page if requested and write it from the page buffer.
		if (erase) {
8000699e:	40 1a       	lddsp	r10,sp[0x4]
800069a0:	58 0a       	cp.w	r10,0
800069a2:	c0 b0       	breq	800069b8 <flashc_memcpy+0x9c>
			(b_user_page)? flashc_erase_user_page(false) : flashc_erase_page(-1, false);
800069a4:	58 05       	cp.w	r5,0
800069a6:	c0 40       	breq	800069ae <flashc_memcpy+0x92>
800069a8:	30 0c       	mov	r12,0
800069aa:	c6 be       	rcall	80006680 <flashc_erase_user_page>
800069ac:	c0 48       	rjmp	800069b4 <flashc_memcpy+0x98>
800069ae:	0a 9b       	mov	r11,r5
800069b0:	3f fc       	mov	r12,-1
800069b2:	c4 5e       	rcall	8000663c <flashc_erase_page>
800069b4:	66 08       	ld.w	r8,r3[0x0]
800069b6:	10 41       	or	r1,r8
			error_status |= flashc_error_status;
800069b8:	58 05       	cp.w	r5,0
800069ba:	c0 30       	breq	800069c0 <flashc_memcpy+0xa4>
		}

		// Write the page
		(b_user_page)? flashc_write_user_page() : flashc_write_page(-1);
800069bc:	c6 ce       	rcall	80006694 <flashc_write_user_page>
800069be:	c0 38       	rjmp	800069c4 <flashc_memcpy+0xa8>
800069c0:	3f fc       	mov	r12,-1
800069c2:	c4 fe       	rcall	80006660 <flashc_write_page>
800069c4:	66 08       	ld.w	r8,r3[0x0]
800069c6:	10 41       	or	r1,r8
800069c8:	58 06       	cp.w	r6,0
800069ca:	cc 01       	brne	8000694a <flashc_memcpy+0x2e>
		error_status |= flashc_error_status;
800069cc:	e0 68 08 44 	mov	r8,2116

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHC_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add % AVR32_FLASHC_PAGE_SIZE));

	while (nbytes) {
800069d0:	0e 9c       	mov	r12,r7
800069d2:	91 01       	st.w	r8[0x0],r1
		// Write the page
		(b_user_page)? flashc_write_user_page() : flashc_write_page(-1);
		error_status |= flashc_error_status;
	}
	// Update the FLASHC error status.
	flashc_error_status = error_status;
800069d4:	2f cd       	sub	sp,-16

	// Return the initial destination pointer as the standard memcpy function does.
	return dst;
}
800069d6:	d8 32       	popm	r0-r7,pc

800069d8 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800069d8:	f8 08 16 05 	lsr	r8,r12,0x5
800069dc:	a9 68       	lsl	r8,0x8
800069de:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
800069e2:	58 1b       	cp.w	r11,1
800069e4:	c0 d0       	breq	800069fe <gpio_enable_module_pin+0x26>
800069e6:	c0 63       	brcs	800069f2 <gpio_enable_module_pin+0x1a>
800069e8:	58 2b       	cp.w	r11,2
800069ea:	c0 f0       	breq	80006a08 <gpio_enable_module_pin+0x30>
800069ec:	58 3b       	cp.w	r11,3
800069ee:	c1 20       	breq	80006a12 <gpio_enable_module_pin+0x3a>
800069f0:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800069f2:	30 19       	mov	r9,1
800069f4:	f2 0c 09 49 	lsl	r9,r9,r12
800069f8:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800069fa:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800069fc:	c1 08       	rjmp	80006a1c <gpio_enable_module_pin+0x44>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800069fe:	f6 0c 09 4b 	lsl	r11,r11,r12
80006a02:	91 5b       	st.w	r8[0x14],r11
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80006a04:	91 ab       	st.w	r8[0x28],r11
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80006a06:	c0 b8       	rjmp	80006a1c <gpio_enable_module_pin+0x44>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80006a08:	30 19       	mov	r9,1
80006a0a:	f2 0c 09 49 	lsl	r9,r9,r12
80006a0e:	91 69       	st.w	r8[0x18],r9
80006a10:	c0 58       	rjmp	80006a1a <gpio_enable_module_pin+0x42>
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80006a12:	30 19       	mov	r9,1
80006a14:	f2 0c 09 49 	lsl	r9,r9,r12
80006a18:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80006a1a:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80006a1c:	30 19       	mov	r9,1
80006a1e:	f2 0c 09 4c 	lsl	r12,r9,r12
80006a22:	91 2c       	st.w	r8[0x8],r12
80006a24:	5e fd       	retal	0
80006a26:	d7 03       	nop

80006a28 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80006a28:	d4 21       	pushm	r4-r7,lr
80006a2a:	30 07       	mov	r7,0
80006a2c:	18 96       	mov	r6,r12
80006a2e:	16 94       	mov	r4,r11
80006a30:	0e 95       	mov	r5,r7
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80006a32:	c0 78       	rjmp	80006a40 <gpio_enable_module+0x18>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80006a34:	6c 1b       	ld.w	r11,r6[0x4]
80006a36:	6c 0c       	ld.w	r12,r6[0x0]
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80006a38:	2f f7       	sub	r7,-1
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
80006a3a:	2f 86       	sub	r6,-8
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80006a3c:	cc ef       	rcall	800069d8 <gpio_enable_module_pin>
80006a3e:	18 45       	or	r5,r12
80006a40:	08 37       	cp.w	r7,r4
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80006a42:	cf 93       	brcs	80006a34 <gpio_enable_module+0xc>
80006a44:	0a 9c       	mov	r12,r5
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
80006a46:	d8 22       	popm	r4-r7,pc

80006a48 <gpio_enable_gpio_pin>:
80006a48:	30 18       	mov	r8,1
80006a4a:	f0 0c 09 48 	lsl	r8,r8,r12
80006a4e:	a5 9c       	lsr	r12,0x5
 *            AVR32_PWM_3_PIN for PWM channel 3 can also be used to release
 *            module pins for GPIO.
 */
void gpio_enable_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006a50:	a9 6c       	lsl	r12,0x8
80006a52:	e0 2c f0 00 	sub	r12,61440
	
	gpio_port->oderc = 1 << (pin & 0x1F);
80006a56:	f9 48 00 48 	st.w	r12[72],r8
	gpio_port->gpers = 1 << (pin & 0x1F);
80006a5a:	99 18       	st.w	r12[0x4],r8
}
80006a5c:	5e fc       	retal	r12

80006a5e <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006a5e:	f8 08 16 05 	lsr	r8,r12,0x5
80006a62:	a9 68       	lsl	r8,0x8
80006a64:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
80006a68:	71 88       	ld.w	r8,r8[0x60]
80006a6a:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80006a6e:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80006a72:	5e fc       	retal	r12

80006a74 <gpio_set_gpio_pin>:
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80006a74:	30 18       	mov	r8,1
80006a76:	f0 0c 09 48 	lsl	r8,r8,r12
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006a7a:	a5 9c       	lsr	r12,0x5
80006a7c:	a9 6c       	lsl	r12,0x8
80006a7e:	e0 2c f0 00 	sub	r12,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80006a82:	f9 48 00 54 	st.w	r12[84],r8
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80006a86:	f9 48 00 44 	st.w	r12[68],r8
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80006a8a:	99 18       	st.w	r12[0x4],r8
}
80006a8c:	5e fc       	retal	r12

80006a8e <gpio_clr_gpio_pin>:
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80006a8e:	30 18       	mov	r8,1
80006a90:	f0 0c 09 48 	lsl	r8,r8,r12
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006a94:	a5 9c       	lsr	r12,0x5
80006a96:	a9 6c       	lsl	r12,0x8
80006a98:	e0 2c f0 00 	sub	r12,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80006a9c:	f9 48 00 58 	st.w	r12[88],r8
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80006aa0:	f9 48 00 44 	st.w	r12[68],r8
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80006aa4:	99 18       	st.w	r12[0x4],r8
}
80006aa6:	5e fc       	retal	r12

80006aa8 <gpio_enable_pin_interrupt>:
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
80006aa8:	30 1a       	mov	r10,1
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006aaa:	f8 08 16 05 	lsr	r8,r12,0x5

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
80006aae:	f4 0c 09 49 	lsl	r9,r10,r12
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006ab2:	a9 68       	lsl	r8,0x8
80006ab4:	e0 28 f0 00 	sub	r8,61440

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
80006ab8:	f1 49 00 c4 	st.w	r8[196],r9
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];

	/* Configure the edge detector. */
	switch (mode) {
80006abc:	14 3b       	cp.w	r11,r10
80006abe:	c0 80       	breq	80006ace <gpio_enable_pin_interrupt+0x26>
80006ac0:	c0 43       	brcs	80006ac8 <gpio_enable_pin_interrupt+0x20>
80006ac2:	58 2b       	cp.w	r11,2
80006ac4:	c0 f1       	brne	80006ae2 <gpio_enable_pin_interrupt+0x3a>
80006ac6:	c0 98       	rjmp	80006ad8 <gpio_enable_pin_interrupt+0x30>
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80006ac8:	f1 49 00 a8 	st.w	r8[168],r9
80006acc:	c0 38       	rjmp	80006ad2 <gpio_enable_pin_interrupt+0x2a>
		gpio_port->imr1c = 1 << (pin & 0x1F);
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
80006ace:	f1 49 00 a4 	st.w	r8[164],r9
		gpio_port->imr1c = 1 << (pin & 0x1F);
80006ad2:	f1 49 00 b8 	st.w	r8[184],r9
80006ad6:	c0 78       	rjmp	80006ae4 <gpio_enable_pin_interrupt+0x3c>
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80006ad8:	f1 49 00 a8 	st.w	r8[168],r9
		gpio_port->imr1s = 1 << (pin & 0x1F);
80006adc:	f1 49 00 b4 	st.w	r8[180],r9
80006ae0:	c0 28       	rjmp	80006ae4 <gpio_enable_pin_interrupt+0x3c>
80006ae2:	5e fa       	retal	r10
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
80006ae4:	f1 49 00 94 	st.w	r8[148],r9
80006ae8:	5e fd       	retal	0

80006aea <gpio_get_pin_interrupt_flag>:
 *
 * \return The pin interrupt flag.
 */
bool gpio_get_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006aea:	f8 08 16 05 	lsr	r8,r12,0x5
80006aee:	a9 68       	lsl	r8,0x8
80006af0:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->ifr >> (pin & 0x1F)) & 1;
80006af4:	f0 f8 00 d0 	ld.w	r8,r8[208]
80006af8:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80006afc:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80006b00:	5e fc       	retal	r12

80006b02 <gpio_clear_pin_interrupt_flag>:
	gpio_port->ifrc = 1 << (pin & 0x1F);

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
80006b02:	30 18       	mov	r8,1
80006b04:	f0 0c 09 48 	lsl	r8,r8,r12
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006b08:	a5 9c       	lsr	r12,0x5
80006b0a:	a9 6c       	lsl	r12,0x8
80006b0c:	e0 2c f0 00 	sub	r12,61440
	gpio_port->ifrc = 1 << (pin & 0x1F);

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
80006b10:	f9 48 00 d8 	st.w	r12[216],r8
#endif
}
80006b14:	5e fc       	retal	r12

80006b16 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80006b16:	c0 08       	rjmp	80006b16 <_unhandled_interrupt>

80006b18 <INTC_register_interrupt>:

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80006b18:	f3 db c0 05 	bfextu	r9,r11,0x0,0x5
80006b1c:	fe c8 ca 3c 	sub	r8,pc,-13764
80006b20:	a5 9b       	lsr	r11,0x5
80006b22:	f0 0b 00 38 	add	r8,r8,r11<<0x3
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80006b26:	70 18       	ld.w	r8,r8[0x4]
80006b28:	f0 09 09 2c 	st.w	r8[r9<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80006b2c:	58 0a       	cp.w	r10,0
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006b2e:	c0 c1       	brne	80006b46 <INTC_register_interrupt+0x2e>
80006b30:	fe 78 08 00 	mov	r8,-63488
80006b34:	fe c9 d1 34 	sub	r9,pc,-11980
80006b38:	fe ca d0 34 	sub	r10,pc,-12236
80006b3c:	f4 09 01 09 	sub	r9,r10,r9
	} else if (int_level == AVR32_INTC_INT1) {
80006b40:	f0 0b 09 29 	st.w	r8[r11<<0x2],r9
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80006b44:	5e fc       	retal	r12
80006b46:	58 1a       	cp.w	r10,1
80006b48:	c0 91       	brne	80006b5a <INTC_register_interrupt+0x42>
80006b4a:	fe c8 d1 4a 	sub	r8,pc,-11958
80006b4e:	fe c9 d0 3c 	sub	r9,pc,-12228
	} else if (int_level == AVR32_INTC_INT2) {
80006b52:	f2 08 01 08 	sub	r8,r9,r8
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80006b56:	bf a8       	sbr	r8,0x1e
80006b58:	c1 18       	rjmp	80006b7a <INTC_register_interrupt+0x62>
80006b5a:	fe c8 d1 5a 	sub	r8,pc,-11942
80006b5e:	58 2a       	cp.w	r10,2
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80006b60:	c0 71       	brne	80006b6e <INTC_register_interrupt+0x56>
80006b62:	fe c9 d0 42 	sub	r9,pc,-12222
80006b66:	f2 08 01 08 	sub	r8,r9,r8
80006b6a:	bf b8       	sbr	r8,0x1f
80006b6c:	c0 78       	rjmp	80006b7a <INTC_register_interrupt+0x62>
80006b6e:	fe c9 d0 40 	sub	r9,pc,-12224
80006b72:	f2 08 01 08 	sub	r8,r9,r8
80006b76:	ea 18 c0 00 	orh	r8,0xc000
80006b7a:	fe 79 08 00 	mov	r9,-63488
80006b7e:	f2 0b 09 28 	st.w	r9[r11<<0x2],r8
80006b82:	5e fc       	retal	r12

80006b84 <INTC_init_interrupts>:
80006b84:	d4 21       	pushm	r4-r7,lr
80006b86:	fe c8 d1 86 	sub	r8,pc,-11898
80006b8a:	e3 b8 00 01 	mtsr	0x4,r8
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80006b8e:	fe ce d0 8a 	sub	lr,pc,-12150
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80006b92:	fe c9 ca b2 	sub	r9,pc,-13646

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006b96:	10 1e       	sub	lr,r8
80006b98:	fe cc 00 82 	sub	r12,pc,130
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80006b9c:	30 08       	mov	r8,0
80006b9e:	fe 7b 08 00 	mov	r11,-63488
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80006ba2:	c0 e8       	rjmp	80006bbe <INTC_init_interrupts+0x3a>
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80006ba4:	72 16       	ld.w	r6,r9[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006ba6:	ec 0a 00 26 	add	r6,r6,r10<<0x2

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006baa:	2f fa       	sub	r10,-1
80006bac:	8d 0c       	st.w	r6[0x0],r12
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80006bae:	0e 3a       	cp.w	r10,r7
80006bb0:	cf a3       	brcs	80006ba4 <INTC_init_interrupts+0x20>
80006bb2:	f6 08 09 2e 	st.w	r11[r8<<0x2],lr
80006bb6:	2f 89       	sub	r9,-8
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006bb8:	2f f8       	sub	r8,-1
80006bba:	59 28       	cp.w	r8,18
80006bbc:	c0 40       	breq	80006bc4 <INTC_init_interrupts+0x40>
80006bbe:	30 0a       	mov	r10,0
80006bc0:	72 07       	ld.w	r7,r9[0x0]
80006bc2:	cf 6b       	rjmp	80006bae <INTC_init_interrupts+0x2a>
80006bc4:	d8 22       	popm	r4-r7,pc
80006bc6:	d7 03       	nop

80006bc8 <_get_interrupt_handler>:
80006bc8:	e0 68 00 83 	mov	r8,131
80006bcc:	fe 79 08 00 	mov	r9,-63488
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80006bd0:	f0 0c 01 0c 	sub	r12,r8,r12
80006bd4:	f2 0c 03 28 	ld.w	r8,r9[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80006bd8:	f0 ca ff c0 	sub	r10,r8,-64
80006bdc:	f2 0a 03 2c 	ld.w	r12,r9[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006be0:	58 0c       	cp.w	r12,0
80006be2:	5e 0c       	reteq	r12
		? _int_handler_table[int_grp]._int_line_handler_table[32
80006be4:	fe c9 cb 04 	sub	r9,pc,-13564
80006be8:	f8 0c 12 00 	clz	r12,r12
80006bec:	f2 08 00 38 	add	r8,r9,r8<<0x3
80006bf0:	f8 0c 11 1f 	rsub	r12,r12,31
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006bf4:	70 18       	ld.w	r8,r8[0x4]
80006bf6:	f0 0c 03 2c 	ld.w	r12,r8[r12<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80006bfa:	5e fc       	retal	r12

80006bfc <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80006bfc:	f8 c8 00 01 	sub	r8,r12,1
80006c00:	f0 0b 00 0b 	add	r11,r8,r11
80006c04:	f6 0c 0d 0a 	divu	r10,r11,r12
80006c08:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80006c0a:	f4 c8 00 01 	sub	r8,r10,1
80006c0e:	e0 48 00 fe 	cp.w	r8,254
80006c12:	e0 88 00 03 	brls	80006c18 <getBaudDiv+0x1c>
80006c16:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80006c18:	5c 8c       	casts.h	r12
}
80006c1a:	5e fc       	retal	r12

80006c1c <spi_initMaster>:
	return SPI_OK;
}

spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
80006c1c:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
80006c1e:	30 18       	mov	r8,1
	return SPI_OK;
}

spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
80006c20:	18 99       	mov	r9,r12
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
80006c22:	f7 3a 00 0d 	ld.ub	r10,r11[13]
80006c26:	f0 0a 18 00 	cp.b	r10,r8
80006c2a:	e0 88 00 04 	brls	80006c32 <spi_initMaster+0x16>
80006c2e:	30 2c       	mov	r12,2
80006c30:	d8 02       	popm	pc

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
	u_avr32_spi_mr.MR.mstr = 1;
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
	u_avr32_spi_mr.MR.llb = 0;
80006c32:	30 0a       	mov	r10,0
	if (options->modfdis > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80006c34:	e0 68 00 80 	mov	r8,128
80006c38:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
	u_avr32_spi_mr.MR.mstr = 1;
80006c3a:	30 1e       	mov	lr,1

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80006c3c:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
80006c3e:	f7 3b 00 0d 	ld.ub	r11,r11[13]
	u_avr32_spi_mr.MR.llb = 0;
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
	spi->mr = u_avr32_spi_mr.mr;
80006c42:	14 9c       	mov	r12,r10
	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
	u_avr32_spi_mr.MR.mstr = 1;
80006c44:	f1 de d0 01 	bfins	r8,lr,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
80006c48:	f1 db d0 81 	bfins	r8,r11,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
80006c4c:	f1 da d0 e1 	bfins	r8,r10,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
80006c50:	30 fa       	mov	r10,15
80006c52:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
80006c56:	93 18       	st.w	r9[0x4],r8

	return SPI_OK;
}
80006c58:	d8 02       	popm	pc

80006c5a <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80006c5a:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80006c5c:	30 18       	mov	r8,1
80006c5e:	f0 0b 18 00 	cp.b	r11,r8
80006c62:	5f be       	srhi	lr
80006c64:	f0 0a 18 00 	cp.b	r10,r8
80006c68:	5f b8       	srhi	r8
80006c6a:	1c 48       	or	r8,lr
80006c6c:	c0 30       	breq	80006c72 <spi_selectionMode+0x18>
80006c6e:	30 2c       	mov	r12,2
80006c70:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
80006c72:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80006c74:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80006c78:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80006c7c:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80006c80:	99 18       	st.w	r12[0x4],r8
80006c82:	d8 0a       	popm	pc,r12=0

80006c84 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80006c84:	78 19       	ld.w	r9,r12[0x4]

	return SPI_OK;
}

spi_status_t spi_selectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80006c86:	18 98       	mov	r8,r12
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80006c88:	ea 19 00 0f 	orh	r9,0xf
80006c8c:	99 19       	st.w	r12[0x4],r9

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80006c8e:	78 1c       	ld.w	r12,r12[0x4]
80006c90:	e2 1c 00 04 	andl	r12,0x4,COH
80006c94:	c1 00       	breq	80006cb4 <spi_selectChip+0x30>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80006c96:	30 e9       	mov	r9,14
80006c98:	f2 0b 18 00 	cp.b	r11,r9
80006c9c:	e0 8b 00 1a 	brhi	80006cd0 <spi_selectChip+0x4c>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80006ca0:	70 19       	ld.w	r9,r8[0x4]
80006ca2:	b1 6b       	lsl	r11,0x10
80006ca4:	30 0c       	mov	r12,0
80006ca6:	ea 1b ff f0 	orh	r11,0xfff0
80006caa:	e8 1b ff ff 	orl	r11,0xffff
80006cae:	12 6b       	and	r11,r9
80006cb0:	91 1b       	st.w	r8[0x4],r11
80006cb2:	5e fc       	retal	r12
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80006cb4:	30 39       	mov	r9,3
80006cb6:	f2 0b 18 00 	cp.b	r11,r9
80006cba:	e0 8b 00 0b 	brhi	80006cd0 <spi_selectChip+0x4c>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80006cbe:	70 19       	ld.w	r9,r8[0x4]
80006cc0:	2f 0b       	sub	r11,-16
80006cc2:	30 1a       	mov	r10,1
80006cc4:	f4 0b 09 4b 	lsl	r11,r10,r11
80006cc8:	5c db       	com	r11
80006cca:	12 6b       	and	r11,r9
80006ccc:	91 1b       	st.w	r8[0x4],r11
80006cce:	5e fc       	retal	r12
80006cd0:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80006cd2:	5e fc       	retal	r12

80006cd4 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80006cd4:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80006cd8:	c0 58       	rjmp	80006ce2 <spi_unselectChip+0xe>
		if (!timeout--) {
80006cda:	58 08       	cp.w	r8,0
80006cdc:	c0 21       	brne	80006ce0 <spi_unselectChip+0xc>
80006cde:	5e ff       	retal	1
80006ce0:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80006ce2:	78 49       	ld.w	r9,r12[0x10]
80006ce4:	ed b9 00 09 	bld	r9,0x9
80006ce8:	cf 91       	brne	80006cda <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80006cea:	78 18       	ld.w	r8,r12[0x4]
80006cec:	ea 18 00 0f 	orh	r8,0xf
80006cf0:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80006cf2:	30 08       	mov	r8,0
80006cf4:	ea 18 01 00 	orh	r8,0x100
80006cf8:	99 08       	st.w	r12[0x0],r8
80006cfa:	5e fd       	retal	0

80006cfc <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80006cfc:	d4 31       	pushm	r0-r7,lr
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80006cfe:	30 32       	mov	r2,3
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80006d00:	16 97       	mov	r7,r11
80006d02:	18 96       	mov	r6,r12
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80006d04:	f7 34 00 0c 	ld.ub	r4,r11[12]
80006d08:	e4 04 18 00 	cp.b	r4,r2
80006d0c:	e0 8b 00 46 	brhi	80006d98 <spi_setupChipReg+0x9c>
			options->stay_act > 1 ||
80006d10:	f7 31 00 0b 	ld.ub	r1,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80006d14:	30 15       	mov	r5,1
80006d16:	ea 01 18 00 	cp.b	r1,r5
80006d1a:	e0 8b 00 3f 	brhi	80006d98 <spi_setupChipReg+0x9c>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80006d1e:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80006d22:	30 78       	mov	r8,7
80006d24:	f0 03 18 00 	cp.b	r3,r8
80006d28:	e0 88 00 38 	brls	80006d98 <spi_setupChipReg+0x9c>
80006d2c:	31 08       	mov	r8,16
80006d2e:	f0 03 18 00 	cp.b	r3,r8
80006d32:	e0 8b 00 33 	brhi	80006d98 <spi_setupChipReg+0x9c>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80006d36:	14 9b       	mov	r11,r10
80006d38:	6e 1c       	ld.w	r12,r7[0x4]
80006d3a:	c6 1f       	rcall	80006bfc <getBaudDiv>
80006d3c:	c2 e5       	brlt	80006d98 <spi_setupChipReg+0x9c>

	if (baudDiv < 0) {
80006d3e:	08 9a       	mov	r10,r4
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80006d40:	ec 1a 00 01 	eorl	r10,0x1
80006d44:	30 08       	mov	r8,0
	if (baudDiv < 0) {
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
80006d46:	a1 94       	lsr	r4,0x1
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80006d48:	f1 d4 d0 01 	bfins	r8,r4,0x0,0x1
80006d4c:	f1 da d0 21 	bfins	r8,r10,0x1,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80006d50:	ef 3a 00 09 	ld.ub	r10,r7[9]
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
80006d54:	20 83       	sub	r3,8
	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80006d56:	f1 d1 d0 61 	bfins	r8,r1,0x3,0x1

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80006d5a:	0f 89       	ld.ub	r9,r7[0x0]
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;

	switch (options->reg) {
80006d5c:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80006d60:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
80006d64:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
80006d68:	ef 3a 00 0a 	ld.ub	r10,r7[10]
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80006d6c:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
80006d70:	ea 09 18 00 	cp.b	r9,r5

	switch (options->reg) {
80006d74:	c0 c0       	breq	80006d8c <spi_setupChipReg+0x90>
80006d76:	c0 93       	brcs	80006d88 <spi_setupChipReg+0x8c>
80006d78:	30 2a       	mov	r10,2
80006d7a:	f4 09 18 00 	cp.b	r9,r10
80006d7e:	c0 90       	breq	80006d90 <spi_setupChipReg+0x94>
80006d80:	e4 09 18 00 	cp.b	r9,r2
80006d84:	c0 a1       	brne	80006d98 <spi_setupChipReg+0x9c>
80006d86:	c0 78       	rjmp	80006d94 <spi_setupChipReg+0x98>
80006d88:	8d c8       	st.w	r6[0x30],r8
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80006d8a:	c0 68       	rjmp	80006d96 <spi_setupChipReg+0x9a>
80006d8c:	8d d8       	st.w	r6[0x34],r8
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80006d8e:	c0 48       	rjmp	80006d96 <spi_setupChipReg+0x9a>
80006d90:	8d e8       	st.w	r6[0x38],r8
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80006d92:	c0 28       	rjmp	80006d96 <spi_setupChipReg+0x9a>
80006d94:	8d f8       	st.w	r6[0x3c],r8
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80006d96:	d8 3a       	popm	r0-r7,pc,r12=0
80006d98:	30 2c       	mov	r12,2
		break;
80006d9a:	d8 32       	popm	r0-r7,pc

80006d9c <spi_enable>:
		}
	}
#endif

	return SPI_OK;
}
80006d9c:	30 18       	mov	r8,1
80006d9e:	99 08       	st.w	r12[0x0],r8
80006da0:	5e fc       	retal	r12

80006da2 <spi_write>:
80006da2:	e0 68 3a 98 	mov	r8,15000

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80006da6:	c0 58       	rjmp	80006db0 <spi_write+0xe>
		if (!timeout--) {
80006da8:	58 08       	cp.w	r8,0
80006daa:	c0 21       	brne	80006dae <spi_write+0xc>
80006dac:	5e ff       	retal	1
80006dae:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80006db0:	78 49       	ld.w	r9,r12[0x10]
80006db2:	ed b9 00 01 	bld	r9,0x1
80006db6:	cf 91       	brne	80006da8 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80006db8:	5c 7b       	castu.h	r11
80006dba:	99 3b       	st.w	r12[0xc],r11
80006dbc:	5e fd       	retal	0

80006dbe <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
80006dbe:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80006dc2:	c0 58       	rjmp	80006dcc <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
80006dc4:	58 08       	cp.w	r8,0
80006dc6:	c0 21       	brne	80006dca <spi_read+0xc>
80006dc8:	5e ff       	retal	1
80006dca:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80006dcc:	78 49       	ld.w	r9,r12[0x10]
80006dce:	e2 19 02 01 	andl	r9,0x201,COH
80006dd2:	e0 49 02 01 	cp.w	r9,513
80006dd6:	cf 71       	brne	80006dc4 <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
80006dd8:	78 28       	ld.w	r8,r12[0x8]
80006dda:	30 0c       	mov	r12,0
80006ddc:	b6 08       	st.h	r11[0x0],r8

	return SPI_OK;
}
80006dde:	5e fc       	retal	r12

80006de0 <tc_init_waveform>:
  return 0;
}


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
80006de0:	d4 01       	pushm	lr
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80006de2:	76 09       	ld.w	r9,r11[0x0]
80006de4:	58 29       	cp.w	r9,2
80006de6:	e0 88 00 03 	brls	80006dec <tc_init_waveform+0xc>
80006dea:	dc 0a       	popm	pc,r12=-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80006dec:	76 18       	ld.w	r8,r11[0x4]
80006dee:	a5 69       	lsl	r9,0x4
80006df0:	10 9e       	mov	lr,r8
80006df2:	e6 1e c0 00 	andh	lr,0xc000,COH
80006df6:	f2 ca ff ff 	sub	r10,r9,-1
80006dfa:	f3 d8 c0 03 	bfextu	r9,r8,0x0,0x3
80006dfe:	af b9       	sbr	r9,0xf
80006e00:	1c 49       	or	r9,lr
80006e02:	10 9e       	mov	lr,r8
80006e04:	e6 1e 30 00 	andh	lr,0x3000,COH
80006e08:	1c 49       	or	r9,lr
80006e0a:	10 9e       	mov	lr,r8
80006e0c:	e6 1e 0c 00 	andh	lr,0xc00,COH
80006e10:	1c 49       	or	r9,lr
80006e12:	10 9e       	mov	lr,r8
80006e14:	e6 1e 03 00 	andh	lr,0x300,COH
80006e18:	1c 49       	or	r9,lr
80006e1a:	10 9e       	mov	lr,r8
80006e1c:	e6 1e 00 c0 	andh	lr,0xc0,COH
80006e20:	1c 49       	or	r9,lr
80006e22:	10 9e       	mov	lr,r8
80006e24:	e6 1e 00 30 	andh	lr,0x30,COH
80006e28:	1c 49       	or	r9,lr
80006e2a:	10 9e       	mov	lr,r8
80006e2c:	e6 1e 00 0c 	andh	lr,0xc,COH
80006e30:	1c 49       	or	r9,lr
80006e32:	10 9e       	mov	lr,r8
80006e34:	e6 1e 00 03 	andh	lr,0x3,COH
80006e38:	1c 49       	or	r9,lr
80006e3a:	10 9e       	mov	lr,r8
80006e3c:	e2 1e 60 00 	andl	lr,0x6000,COH
80006e40:	1c 49       	or	r9,lr
80006e42:	10 9e       	mov	lr,r8
80006e44:	e2 1e 10 00 	andl	lr,0x1000,COH
80006e48:	1c 49       	or	r9,lr
80006e4a:	10 9e       	mov	lr,r8
80006e4c:	e2 1e 0c 00 	andl	lr,0xc00,COH
80006e50:	1c 49       	or	r9,lr
80006e52:	10 9e       	mov	lr,r8
80006e54:	e2 1e 03 00 	andl	lr,0x300,COH
80006e58:	1c 49       	or	r9,lr
80006e5a:	10 9e       	mov	lr,r8
80006e5c:	e2 1e 00 80 	andl	lr,0x80,COH
80006e60:	10 9b       	mov	r11,r8
80006e62:	1c 49       	or	r9,lr
80006e64:	e2 1b 00 08 	andl	r11,0x8,COH
80006e68:	10 9e       	mov	lr,r8
80006e6a:	e2 18 00 30 	andl	r8,0x30,COH
80006e6e:	e2 1e 00 40 	andl	lr,0x40,COH
80006e72:	1c 49       	or	r9,lr
80006e74:	f3 e8 10 08 	or	r8,r9,r8
80006e78:	16 48       	or	r8,r11
80006e7a:	f8 0a 09 28 	st.w	r12[r10<<0x2],r8
80006e7e:	d8 0a       	popm	pc,r12=0

80006e80 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80006e80:	58 2b       	cp.w	r11,2
80006e82:	e0 88 00 03 	brls	80006e88 <tc_start+0x8>
80006e86:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80006e88:	a7 6b       	lsl	r11,0x6
80006e8a:	16 0c       	add	r12,r11
80006e8c:	30 58       	mov	r8,5
80006e8e:	99 08       	st.w	r12[0x0],r8
80006e90:	5e fd       	retal	0

80006e92 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80006e92:	58 2b       	cp.w	r11,2
80006e94:	e0 88 00 03 	brls	80006e9a <tc_read_sr+0x8>
80006e98:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80006e9a:	a7 6b       	lsl	r11,0x6
80006e9c:	2e 0b       	sub	r11,-32
80006e9e:	16 0c       	add	r12,r11
80006ea0:	78 0c       	ld.w	r12,r12[0x0]
}
80006ea2:	5e fc       	retal	r12

80006ea4 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80006ea4:	58 2b       	cp.w	r11,2
80006ea6:	e0 88 00 03 	brls	80006eac <tc_write_rc+0x8>
80006eaa:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80006eac:	f6 08 15 04 	lsl	r8,r11,0x4
80006eb0:	2f f8       	sub	r8,-1
80006eb2:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80006eb6:	ed b8 00 0f 	bld	r8,0xf
80006eba:	c0 c1       	brne	80006ed2 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80006ebc:	a7 6b       	lsl	r11,0x6
80006ebe:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80006ec2:	16 0c       	add	r12,r11
80006ec4:	2e 4c       	sub	r12,-28
80006ec6:	78 08       	ld.w	r8,r12[0x0]
80006ec8:	e0 18 00 00 	andl	r8,0x0
80006ecc:	f3 e8 10 08 	or	r8,r9,r8
80006ed0:	99 08       	st.w	r12[0x0],r8

  return value;
80006ed2:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80006ed6:	5e fc       	retal	r12

80006ed8 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80006ed8:	d4 21       	pushm	r4-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80006eda:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80006ede:	58 2b       	cp.w	r11,2
80006ee0:	e0 88 00 03 	brls	80006ee6 <tc_configure_interrupts+0xe>
80006ee4:	dc 2a       	popm	r4-r7,pc,r12=-1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80006ee6:	74 08       	ld.w	r8,r10[0x0]
80006ee8:	10 9e       	mov	lr,r8
80006eea:	e2 1e 00 02 	andl	lr,0x2,COH
80006eee:	e2 18 00 fd 	andl	r8,0xfd,COH
80006ef2:	1c 48       	or	r8,lr
80006ef4:	f6 0e 15 06 	lsl	lr,r11,0x6
80006ef8:	f8 0e 00 0e 	add	lr,r12,lr
80006efc:	2d ce       	sub	lr,-36
80006efe:	9d 08       	st.w	lr[0x0],r8
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80006f00:	ee 19 00 01 	eorh	r9,0x1
80006f04:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80006f08:	c0 20       	breq	80006f0c <tc_configure_interrupts+0x34>
80006f0a:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80006f0c:	74 08       	ld.w	r8,r10[0x0]
80006f0e:	e0 67 00 80 	mov	r7,128
80006f12:	ed d8 c0 e1 	bfextu	r6,r8,0x7,0x1
80006f16:	f9 b7 01 00 	movne	r7,0
80006f1a:	f5 d8 c0 01 	bfextu	r10,r8,0x0,0x1
80006f1e:	ec 1a 00 01 	eorl	r10,0x1
80006f22:	ef ea 10 0a 	or	r10,r7,r10
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80006f26:	ef d8 c0 c1 	bfextu	r7,r8,0x6,0x1
80006f2a:	f9 b7 00 40 	moveq	r7,64
80006f2e:	f9 b7 01 00 	movne	r7,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80006f32:	0e 4a       	or	r10,r7
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80006f34:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80006f38:	f9 b7 00 20 	moveq	r7,32
80006f3c:	f9 b7 01 00 	movne	r7,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80006f40:	0e 4a       	or	r10,r7
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80006f42:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80006f46:	f9 b7 00 10 	moveq	r7,16
80006f4a:	f9 b7 01 00 	movne	r7,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80006f4e:	0e 4a       	or	r10,r7
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80006f50:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80006f54:	f9 b7 00 08 	moveq	r7,8
80006f58:	f9 b7 01 00 	movne	r7,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80006f5c:	0e 4a       	or	r10,r7
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80006f5e:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80006f62:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80006f66:	58 07       	cp.w	r7,0
80006f68:	f9 b7 00 04 	moveq	r7,4
80006f6c:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80006f70:	58 08       	cp.w	r8,0
80006f72:	f9 b8 00 02 	moveq	r8,2
80006f76:	f9 b8 01 00 	movne	r8,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80006f7a:	0e 4a       	or	r10,r7
80006f7c:	f5 e8 10 08 	or	r8,r10,r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80006f80:	f6 0e 15 06 	lsl	lr,r11,0x6
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80006f84:	a7 6b       	lsl	r11,0x6
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80006f86:	2e 0e       	sub	lr,-32
80006f88:	f8 0e 00 0e 	add	lr,r12,lr
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80006f8c:	16 0c       	add	r12,r11
80006f8e:	2d 8c       	sub	r12,-40
80006f90:	99 08       	st.w	r12[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80006f92:	7c 08       	ld.w	r8,lr[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80006f94:	58 09       	cp.w	r9,0
80006f96:	c0 31       	brne	80006f9c <tc_configure_interrupts+0xc4>
80006f98:	12 9c       	mov	r12,r9
80006f9a:	d8 22       	popm	r4-r7,pc
80006f9c:	d5 03       	csrf	0x10
80006f9e:	d8 2a       	popm	r4-r7,pc,r12=0

80006fa0 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80006fa0:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80006fa2:	f6 0e 15 04 	lsl	lr,r11,0x4
80006fa6:	1c 3a       	cp.w	r10,lr
80006fa8:	f9 be 02 10 	movhs	lr,16
80006fac:	f9 be 03 08 	movlo	lr,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80006fb0:	fc 0b 02 4b 	mul	r11,lr,r11
80006fb4:	f6 08 16 01 	lsr	r8,r11,0x1
80006fb8:	f0 0a 00 3a 	add	r10,r8,r10<<0x3
80006fbc:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80006fc0:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80006fc4:	f2 c8 00 01 	sub	r8,r9,1
80006fc8:	e0 48 ff fe 	cp.w	r8,65534
80006fcc:	e0 88 00 03 	brls	80006fd2 <usart_set_async_baudrate+0x32>
80006fd0:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80006fd2:	78 18       	ld.w	r8,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80006fd4:	e8 6b 00 00 	mov	r11,524288
80006fd8:	e4 18 ff f7 	andh	r8,0xfff7
80006fdc:	e0 18 fe cf 	andl	r8,0xfecf
80006fe0:	59 0e       	cp.w	lr,16
80006fe2:	f6 0e 17 10 	movne	lr,r11
80006fe6:	f9 be 00 00 	moveq	lr,0
80006fea:	fd e8 10 08 	or	r8,lr,r8
80006fee:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80006ff0:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80006ff4:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80006ff8:	99 89       	st.w	r12[0x20],r9
80006ffa:	d8 0a       	popm	pc,r12=0

80006ffc <usart_write_line>:
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80006ffc:	c0 e8       	rjmp	80007018 <usart_write_line+0x1c>
80006ffe:	e0 68 27 10 	mov	r8,10000
{
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80007002:	20 18       	sub	r8,1
80007004:	5b f8       	cp.w	r8,-1
80007006:	c0 80       	breq	80007016 <usart_write_line+0x1a>
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80007008:	78 59       	ld.w	r9,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
8000700a:	ed b9 00 01 	bld	r9,0x1
8000700e:	cf a1       	brne	80007002 <usart_write_line+0x6>
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80007010:	f5 da c0 09 	bfextu	r10,r10,0x0,0x9
80007014:	99 7a       	st.w	r12[0x1c],r10


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
    usart_putchar(usart, *string++);
80007016:	2f fb       	sub	r11,-1
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80007018:	17 8a       	ld.ub	r10,r11[0x0]
8000701a:	58 0a       	cp.w	r10,0
8000701c:	cf 11       	brne	80006ffe <usart_write_line+0x2>
    usart_putchar(usart, *string++);
}
8000701e:	5e fc       	retal	r12

80007020 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80007020:	e1 b8 00 00 	mfsr	r8,0x0
80007024:	ee 18 00 01 	eorh	r8,0x1
80007028:	f1 d8 c2 01 	bfextu	r8,r8,0x10,0x1

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
8000702c:	c0 20       	breq	80007030 <usart_reset+0x10>
8000702e:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80007030:	3f f9       	mov	r9,-1
80007032:	99 39       	st.w	r12[0xc],r9
  usart->csr;
80007034:	78 59       	ld.w	r9,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80007036:	58 08       	cp.w	r8,0
80007038:	c0 20       	breq	8000703c <usart_reset+0x1c>
8000703a:	d5 03       	csrf	0x10

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
8000703c:	30 08       	mov	r8,0
8000703e:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80007040:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80007042:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80007044:	ea 68 61 0c 	mov	r8,680204
80007048:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
8000704a:	5e fc       	retal	r12

8000704c <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
8000704c:	d4 21       	pushm	r4-r7,lr
8000704e:	20 1d       	sub	sp,4
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80007050:	50 0a       	stdsp	sp[0x0],r10
              AVR32_USART_CR_RTSDIS_MASK;
}


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80007052:	16 96       	mov	r6,r11
80007054:	18 97       	mov	r7,r12
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80007056:	ce 5f       	rcall	80007020 <usart_reset>
80007058:	40 0a       	lddsp	r10,sp[0x0]

  // Check input values.
  if (!opt || // Null pointer.
8000705a:	58 06       	cp.w	r6,0
8000705c:	c5 40       	breq	80007104 <usart_init_rs232+0xb8>
8000705e:	0d c8       	ld.ub	r8,r6[0x4]
      opt->charlength < 5 || opt->charlength > 9 ||
80007060:	30 49       	mov	r9,4
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80007062:	f2 08 18 00 	cp.b	r8,r9
80007066:	e0 88 00 4f 	brls	80007104 <usart_init_rs232+0xb8>
8000706a:	30 95       	mov	r5,9
8000706c:	ea 08 18 00 	cp.b	r8,r5
80007070:	e0 8b 00 4a 	brhi	80007104 <usart_init_rs232+0xb8>
80007074:	0d d9       	ld.ub	r9,r6[0x5]
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80007076:	30 78       	mov	r8,7
80007078:	f0 09 18 00 	cp.b	r9,r8
8000707c:	e0 8b 00 44 	brhi	80007104 <usart_init_rs232+0xb8>
80007080:	8c 39       	ld.sh	r9,r6[0x6]
      opt->stopbits > 2 + 255 ||
80007082:	e0 68 01 01 	mov	r8,257
80007086:	f0 09 19 00 	cp.h	r9,r8
8000708a:	e0 8b 00 3d 	brhi	80007104 <usart_init_rs232+0xb8>
8000708e:	ed 39 00 08 	ld.ub	r9,r6[8]
      opt->channelmode > 3 ||
80007092:	30 38       	mov	r8,3
80007094:	f0 09 18 00 	cp.b	r9,r8
80007098:	e0 8b 00 36 	brhi	80007104 <usart_init_rs232+0xb8>
8000709c:	6c 0b       	ld.w	r11,r6[0x0]
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
8000709e:	0e 9c       	mov	r12,r7
800070a0:	c8 0f       	rcall	80006fa0 <usart_set_async_baudrate>
800070a2:	58 1c       	cp.w	r12,1
800070a4:	c3 00       	breq	80007104 <usart_init_rs232+0xb8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
800070a6:	0d c8       	ld.ub	r8,r6[0x4]
800070a8:	ea 08 18 00 	cp.b	r8,r5
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
800070ac:	c0 41       	brne	800070b4 <usart_init_rs232+0x68>
800070ae:	6e 18       	ld.w	r8,r7[0x4]
800070b0:	b1 b8       	sbr	r8,0x11
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
800070b2:	c0 58       	rjmp	800070bc <usart_init_rs232+0x70>
800070b4:	20 58       	sub	r8,5
800070b6:	6e 19       	ld.w	r9,r7[0x4]
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
800070b8:	f3 e8 10 68 	or	r8,r9,r8<<0x6
800070bc:	8f 18       	st.w	r7[0x4],r8
800070be:	6e 19       	ld.w	r9,r7[0x4]
800070c0:	ed 3a 00 08 	ld.ub	r10,r6[8]
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
800070c4:	0d d8       	ld.ub	r8,r6[0x5]
800070c6:	a9 78       	lsl	r8,0x9
800070c8:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
800070cc:	12 48       	or	r8,r9
800070ce:	8f 18       	st.w	r7[0x4],r8
800070d0:	30 29       	mov	r9,2
800070d2:	8c 38       	ld.sh	r8,r6[0x6]
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
800070d4:	f2 08 19 00 	cp.h	r8,r9
800070d8:	e0 88 00 09 	brls	800070ea <usart_init_rs232+0x9e>
800070dc:	6e 18       	ld.w	r8,r7[0x4]
800070de:	ad b8       	sbr	r8,0xd
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
800070e0:	8f 18       	st.w	r7[0x4],r8
800070e2:	8c b8       	ld.uh	r8,r6[0x6]
800070e4:	20 28       	sub	r8,2
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
800070e6:	8f a8       	st.w	r7[0x28],r8
800070e8:	c0 68       	rjmp	800070f4 <usart_init_rs232+0xa8>
800070ea:	6e 19       	ld.w	r9,r7[0x4]
800070ec:	5c 78       	castu.h	r8
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
800070ee:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
800070f2:	8f 18       	st.w	r7[0x4],r8
800070f4:	6e 18       	ld.w	r8,r7[0x4]
800070f6:	e0 18 ff f0 	andl	r8,0xfff0

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
800070fa:	8f 18       	st.w	r7[0x4],r8
800070fc:	30 0c       	mov	r12,0
800070fe:	35 08       	mov	r8,80
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80007100:	8f 08       	st.w	r7[0x0],r8
80007102:	c0 28       	rjmp	80007106 <usart_init_rs232+0xba>
80007104:	30 1c       	mov	r12,1
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80007106:	2f fd       	sub	sp,-4
80007108:	d8 22       	popm	r4-r7,pc
}
8000710a:	d7 03       	nop

8000710c <uhd_get_speed>:
	cpu_irq_restore(flags);
}

uhd_speed_t uhd_get_speed(void)
{
	switch (uhd_get_speed_mode()) {
8000710c:	fe 68 08 04 	mov	r8,-129020
80007110:	70 08       	ld.w	r8,r8[0x0]
80007112:	f1 d8 c1 82 	bfextu	r8,r8,0xc,0x2
80007116:	58 38       	cp.w	r8,3
80007118:	c0 21       	brne	8000711c <uhd_get_speed+0x10>
8000711a:	5e fd       	retal	0
8000711c:	fe c9 cf ac 	sub	r9,pc,-12372
80007120:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]

	default:
		Assert(false);
		return UHD_SPEED_LOW;
	}
}
80007124:	5e fc       	retal	r12
80007126:	d7 03       	nop

80007128 <uhd_send_reset>:
	return uhd_get_microsof_number();
}

void uhd_send_reset(uhd_callback_reset_t callback)
{
	uhd_reset_callback = callback;
80007128:	e0 69 08 f0 	mov	r9,2288
	uhd_start_reset();
8000712c:	93 0c       	st.w	r9[0x0],r12
8000712e:	fe 68 04 00 	mov	r8,-130048
80007132:	70 09       	ld.w	r9,r8[0x0]
80007134:	a9 b9       	sbr	r9,0x9
}
80007136:	91 09       	st.w	r8[0x0],r9
80007138:	5e fc       	retal	r12
8000713a:	d7 03       	nop

8000713c <uhd_suspend>:

void uhd_suspend(void)
{
8000713c:	d4 01       	pushm	lr
	if (uhd_ctrl_request_timeout) {
8000713e:	e0 68 1c f4 	mov	r8,7412
80007142:	90 08       	ld.sh	r8,r8[0x0]
80007144:	58 08       	cp.w	r8,0
		// Delay suspend after setup requests
		uhd_b_suspend_requested = true;
80007146:	c0 50       	breq	80007150 <uhd_suspend+0x14>
80007148:	30 19       	mov	r9,1
8000714a:	e0 68 09 6f 	mov	r8,2415
		return;
8000714e:	c1 d8       	rjmp	80007188 <uhd_suspend+0x4c>
80007150:	fe 69 05 c4 	mov	r9,-129596
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
		uhd_freeze_pipe(pipe);
80007154:	10 9a       	mov	r10,r8
		return;
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
80007156:	e2 6c 00 00 	mov	r12,131072
		uhd_freeze_pipe(pipe);
8000715a:	72 0b       	ld.w	r11,r9[0x0]
8000715c:	93 cc       	st.w	r9[0x30],r12
{
	uhd_reset_callback = callback;
	uhd_start_reset();
}

void uhd_suspend(void)
8000715e:	f2 ce ff d0 	sub	lr,r9,-48
		return;
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
80007162:	2f f8       	sub	r8,-1
		uhd_freeze_pipe(pipe);
80007164:	ee 1b 00 02 	eorh	r11,0x2
		return;
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
80007168:	2f c9       	sub	r9,-4
8000716a:	f7 db c2 21 	bfextu	r11,r11,0x11,0x1
8000716e:	f6 08 09 4b 	lsl	r11,r11,r8
80007172:	f7 ea 10 0a 	or	r10,r11,r10
		uhd_b_suspend_requested = true;
		return;
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
80007176:	5c 5a       	castu.b	r10
80007178:	58 68       	cp.w	r8,6
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
		uhd_freeze_pipe(pipe);
	}
	// Wait three SOFs before entering in suspend state
	uhd_suspend_start = 3;
8000717a:	cf 01       	brne	8000715a <uhd_suspend+0x1e>
		uhd_b_suspend_requested = true;
		return;
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
8000717c:	e0 68 09 6d 	mov	r8,2413
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
		uhd_freeze_pipe(pipe);
	}
	// Wait three SOFs before entering in suspend state
	uhd_suspend_start = 3;
80007180:	30 39       	mov	r9,3
80007182:	b0 8a       	st.b	r8[0x0],r10
80007184:	e0 68 09 6c 	mov	r8,2412
80007188:	b0 89       	st.b	r8[0x0],r9
8000718a:	d8 02       	popm	pc

8000718c <uhd_ctrl_phase_data_out>:
8000718c:	d4 21       	pushm	r4-r7,lr
8000718e:	e0 68 1c e8 	mov	r8,7400
80007192:	e0 6b 1c e4 	mov	r11,7396
	uint8_t *ptr_ep_data;
	uint8_t ep_ctrl_size;

	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_DATA_OUT;

	if (uhd_ctrl_nb_trans == uhd_ctrl_request_first->req.wLength) {
80007196:	70 0a       	ld.w	r10,r8[0x0]
static void uhd_ctrl_phase_data_out(void)
{
	uint8_t *ptr_ep_data;
	uint8_t ep_ctrl_size;

	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_DATA_OUT;
80007198:	30 19       	mov	r9,1

	if (uhd_ctrl_nb_trans == uhd_ctrl_request_first->req.wLength) {
8000719a:	e0 68 1c ec 	mov	r8,7404
8000719e:	97 09       	st.w	r11[0x0],r9
800071a0:	90 0c       	ld.sh	r12,r8[0x0]
800071a2:	15 fe       	ld.ub	lr,r10[0x7]
800071a4:	f5 38 00 08 	ld.ub	r8,r10[8]
800071a8:	f1 ee 10 88 	or	r8,r8,lr<<0x8
 * \brief Starts the ZLP IN phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_in(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_IN;
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_IN);
800071ac:	f0 0c 19 00 	cp.h	r12,r8
800071b0:	c1 91       	brne	800071e2 <uhd_ctrl_phase_data_out+0x56>
800071b2:	fe 6a 05 00 	mov	r10,-129792
800071b6:	74 08       	ld.w	r8,r10[0x0]
800071b8:	e0 18 fc ff 	andl	r8,0xfcff
	uhd_ack_in_received(0);
800071bc:	a9 a8       	sbr	r8,0x8
800071be:	95 08       	st.w	r10[0x0],r8
	uhd_ack_short_packet(0);
800071c0:	fe 68 05 60 	mov	r8,-129696
800071c4:	91 09       	st.w	r8[0x0],r9
	uhd_enable_in_received_interrupt(0);
800071c6:	e0 6a 00 80 	mov	r10,128
800071ca:	91 0a       	st.w	r8[0x0],r10
	uhd_ack_fifocon(0);
800071cc:	fe 68 05 f0 	mov	r8,-129552
800071d0:	91 09       	st.w	r8[0x0],r9
800071d2:	e0 69 40 00 	mov	r9,16384
 * \internal
 * \brief Starts the ZLP IN phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_in(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_IN;
800071d6:	fe 68 06 20 	mov	r8,-129504
800071da:	91 09       	st.w	r8[0x0],r9
		// End of DATA phase
		uhd_ctrl_phase_zlp_in();
		return;
	}

	if (!uhd_ctrl_request_first->payload_size) {
800071dc:	30 39       	mov	r9,3
800071de:	97 09       	st.w	r11[0x0],r9
800071e0:	c7 a8       	rjmp	800072d4 <uhd_ctrl_phase_data_out+0x148>
800071e2:	f5 09 00 10 	ld.sh	r9,r10[16]
800071e6:	30 08       	mov	r8,0
		// Buffer empty, then request a new buffer
		if (uhd_ctrl_request_first->callback_run==NULL
				|| !uhd_ctrl_request_first->callback_run(
800071e8:	f0 09 19 00 	cp.h	r9,r8
		return;
	}

	if (!uhd_ctrl_request_first->payload_size) {
		// Buffer empty, then request a new buffer
		if (uhd_ctrl_request_first->callback_run==NULL
800071ec:	c2 91       	brne	8000723e <uhd_ctrl_phase_data_out+0xb2>
				|| !uhd_ctrl_request_first->callback_run(
				uhd_get_configured_address(0),
800071ee:	74 58       	ld.w	r8,r10[0x14]
800071f0:	58 08       	cp.w	r8,0
		return;
	}

	if (!uhd_ctrl_request_first->payload_size) {
		// Buffer empty, then request a new buffer
		if (uhd_ctrl_request_first->callback_run==NULL
800071f2:	c0 b0       	breq	80007208 <uhd_ctrl_phase_data_out+0x7c>
800071f4:	fe 69 04 24 	mov	r9,-130012
800071f8:	f4 cb ff f4 	sub	r11,r10,-12
800071fc:	72 0c       	ld.w	r12,r9[0x0]
800071fe:	2f 0a       	sub	r10,-16
80007200:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
 * \brief Starts the ZLP IN phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_in(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_IN;
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_IN);
80007204:	5d 18       	icall	r8
80007206:	c1 c1       	brne	8000723e <uhd_ctrl_phase_data_out+0xb2>
80007208:	fe 69 05 00 	mov	r9,-129792
8000720c:	72 08       	ld.w	r8,r9[0x0]
8000720e:	e0 18 fc ff 	andl	r8,0xfcff
	uhd_ack_in_received(0);
80007212:	a9 a8       	sbr	r8,0x8
80007214:	93 08       	st.w	r9[0x0],r8
80007216:	fe 69 05 60 	mov	r9,-129696
	uhd_ack_short_packet(0);
8000721a:	30 18       	mov	r8,1
8000721c:	93 08       	st.w	r9[0x0],r8
	uhd_enable_in_received_interrupt(0);
8000721e:	e0 6a 00 80 	mov	r10,128
80007222:	93 0a       	st.w	r9[0x0],r10
	uhd_ack_fifocon(0);
80007224:	fe 69 05 f0 	mov	r9,-129552
80007228:	93 08       	st.w	r9[0x0],r8
8000722a:	e0 69 40 00 	mov	r9,16384
 * \internal
 * \brief Starts the ZLP IN phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_in(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_IN;
8000722e:	fe 68 06 20 	mov	r8,-129504
80007232:	91 09       	st.w	r8[0x0],r9
80007234:	30 3a       	mov	r10,3
	}

#ifdef USB_HOST_HUB_SUPPORT
	// TODO
#else
	ep_ctrl_size = uhd_get_pipe_size(0);
80007236:	e0 69 1c e4 	mov	r9,7396
8000723a:	93 0a       	st.w	r9[0x0],r10
#endif

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
8000723c:	c4 c8       	rjmp	800072d4 <uhd_ctrl_phase_data_out+0x148>
8000723e:	fe 69 05 00 	mov	r9,-129792
80007242:	72 06       	ld.w	r6,r9[0x0]
80007244:	72 08       	ld.w	r8,r9[0x0]
	}

#ifdef USB_HOST_HUB_SUPPORT
	// TODO
#else
	ep_ctrl_size = uhd_get_pipe_size(0);
80007246:	e0 18 fc ff 	andl	r8,0xfcff
8000724a:	a9 b8       	sbr	r8,0x9
8000724c:	93 08       	st.w	r9[0x0],r8
#endif

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
	uhd_ack_out_ready(0);
8000724e:	30 88       	mov	r8,8
80007250:	30 29       	mov	r9,2
80007252:	ed d6 c0 83 	bfextu	r6,r6,0x4,0x3
	}

#ifdef USB_HOST_HUB_SUPPORT
	// TODO
#else
	ep_ctrl_size = uhd_get_pipe_size(0);
80007256:	30 0a       	mov	r10,0

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
	uhd_ack_out_ready(0);
	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
	while ((uhd_ctrl_nb_trans < uhd_ctrl_request_first->req.wLength)
80007258:	ea 1a d0 00 	orh	r10,0xd000
	ep_ctrl_size = uhd_get_pipe_size(0);
#endif

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
	uhd_ack_out_ready(0);
8000725c:	f0 06 09 46 	lsl	r6,r8,r6
80007260:	e0 6e 1c e8 	mov	lr,7400
	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
	while ((uhd_ctrl_nb_trans < uhd_ctrl_request_first->req.wLength)
80007264:	fe 68 05 60 	mov	r8,-129696
80007268:	5c 56       	castu.b	r6
			&& ep_ctrl_size && uhd_ctrl_request_first->payload_size) {
		*ptr_ep_data++ = *uhd_ctrl_request_first->payload++;
8000726a:	91 09       	st.w	r8[0x0],r9
8000726c:	30 0c       	mov	r12,0
8000726e:	e0 69 1c ec 	mov	r9,7404
		uhd_ctrl_nb_trans++;
80007272:	30 07       	mov	r7,0
80007274:	c0 e8       	rjmp	80007290 <uhd_ctrl_phase_data_out+0x104>
80007276:	70 3b       	ld.w	r11,r8[0xc]
		ep_ctrl_size--;
		uhd_ctrl_request_first->payload_size--;
80007278:	17 35       	ld.ub	r5,r11++
8000727a:	14 c5       	st.b	r10++,r5
8000727c:	91 3b       	st.w	r8[0xc],r11
8000727e:	92 08       	ld.sh	r8,r9[0x0]
80007280:	2f f8       	sub	r8,-1
80007282:	b2 08       	st.h	r9[0x0],r8

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
	uhd_ack_out_ready(0);
	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
	while ((uhd_ctrl_nb_trans < uhd_ctrl_request_first->req.wLength)
80007284:	7c 08       	ld.w	r8,lr[0x0]
80007286:	f1 0b 00 10 	ld.sh	r11,r8[16]
8000728a:	20 1b       	sub	r11,1
8000728c:	f1 5b 00 10 	st.h	r8[16],r11
80007290:	92 05       	ld.sh	r5,r9[0x0]
80007292:	7c 08       	ld.w	r8,lr[0x0]
80007294:	11 f4       	ld.ub	r4,r8[0x7]
80007296:	f1 3b 00 08 	ld.ub	r11,r8[8]
8000729a:	f7 e4 10 8b 	or	r11,r11,r4<<0x8
8000729e:	f6 05 19 00 	cp.h	r5,r11
800072a2:	5f 3b       	srlo	r11
800072a4:	ec 0a 01 05 	sub	r5,r6,r10
800072a8:	f8 05 18 00 	cp.b	r5,r12
			&& ep_ctrl_size && uhd_ctrl_request_first->payload_size) {
800072ac:	5f 15       	srne	r5
800072ae:	eb eb 00 0b 	and	r11,r5,r11
800072b2:	f8 0b 18 00 	cp.b	r11,r12
		*ptr_ep_data++ = *uhd_ctrl_request_first->payload++;
		uhd_ctrl_nb_trans++;
		ep_ctrl_size--;
		uhd_ctrl_request_first->payload_size--;
	}
	uhd_enable_out_ready_interrupt(0);
800072b6:	c0 60       	breq	800072c2 <uhd_ctrl_phase_data_out+0x136>
800072b8:	f1 0b 00 10 	ld.sh	r11,r8[16]
800072bc:	ee 0b 19 00 	cp.h	r11,r7
	uhd_ack_fifocon(0);
800072c0:	cd b1       	brne	80007276 <uhd_ctrl_phase_data_out+0xea>
800072c2:	30 29       	mov	r9,2
800072c4:	fe 68 05 f0 	mov	r8,-129552
	uhd_unfreeze_pipe(0);
800072c8:	91 09       	st.w	r8[0x0],r9
800072ca:	fe 68 06 20 	mov	r8,-129504
800072ce:	e0 69 40 00 	mov	r9,16384
800072d2:	91 09       	st.w	r8[0x0],r9
800072d4:	e2 69 00 00 	mov	r9,131072
800072d8:	91 09       	st.w	r8[0x0],r9
800072da:	d8 22       	popm	r4-r7,pc

800072dc <uhd_get_pipe>:
 * \param endp  Endpoint number
 *
 * \return Pipe number
 */
static uint8_t uhd_get_pipe(usb_add_t add, usb_ep_t endp)
{
800072dc:	d4 31       	pushm	r0-r7,lr
800072de:	fe 6a 05 00 	mov	r10,-129792
800072e2:	18 98       	mov	r8,r12
800072e4:	30 09       	mov	r9,0
	uint8_t pipe;

	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
800072e6:	fe 64 00 00 	mov	r4,-131072
800072ea:	30 15       	mov	r5,1
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
800072ec:	37 f6       	mov	r6,127
			continue;
		}
		if (endp != uhd_get_pipe_endpoint_address(pipe)) {
800072ee:	e0 67 00 80 	mov	r7,128
{
	uint8_t pipe;

	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
800072f2:	e8 f2 04 1c 	ld.w	r2,r4[1052]
 * \param endp  Endpoint number
 *
 * \return Pipe number
 */
static uint8_t uhd_get_pipe(usb_add_t add, usb_ep_t endp)
{
800072f6:	f9 d9 c0 08 	bfextu	r12,r9,0x0,0x8
	uint8_t pipe;

	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
800072fa:	ea 09 09 41 	lsl	r1,r5,r9
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
800072fe:	18 9e       	mov	lr,r12
			continue;
		}
		if (endp != uhd_get_pipe_endpoint_address(pipe)) {
80007300:	f8 c3 ff ff 	sub	r3,r12,-1
	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
80007304:	e2 1e 00 fc 	andl	lr,0xfc,COH
{
	uint8_t pipe;

	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
80007308:	e3 e2 00 02 	and	r2,r1,r2
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
8000730c:	e0 3e fb dc 	sub	lr,130012
{
	uint8_t pipe;

	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
80007310:	58 02       	cp.w	r2,0
80007312:	c1 d0       	breq	8000734c <uhd_get_pipe+0x70>
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
80007314:	7c 02       	ld.w	r2,lr[0x0]
80007316:	fd d9 c0 02 	bfextu	lr,r9,0x0,0x2
8000731a:	a3 7e       	lsl	lr,0x3
8000731c:	ec 0e 09 4e 	lsl	lr,r6,lr
80007320:	1c 62       	and	r2,lr
80007322:	5c 9e       	brev	lr
80007324:	fc 0e 12 00 	clz	lr,lr
80007328:	e4 0e 0a 4e 	lsr	lr,r2,lr
8000732c:	1c 38       	cp.w	r8,lr
8000732e:	c0 f1       	brne	8000734c <uhd_get_pipe+0x70>
			continue;
		}
		if (endp != uhd_get_pipe_endpoint_address(pipe)) {
80007330:	74 02       	ld.w	r2,r10[0x0]
80007332:	74 0e       	ld.w	lr,r10[0x0]
80007334:	e5 d2 c2 04 	bfextu	r2,r2,0x10,0x4
80007338:	fd de c1 02 	bfextu	lr,lr,0x8,0x2
8000733c:	58 1e       	cp.w	lr,1
8000733e:	ee 0e 17 00 	moveq	lr,r7
80007342:	f9 be 01 00 	movne	lr,0
80007346:	04 4e       	or	lr,r2
80007348:	1c 3b       	cp.w	r11,lr
8000734a:	c0 70       	breq	80007358 <uhd_get_pipe+0x7c>
8000734c:	f9 d3 c0 08 	bfextu	r12,r3,0x0,0x8
80007350:	2f f9       	sub	r9,-1
80007352:	2f ca       	sub	r10,-4
static uint8_t uhd_get_pipe(usb_add_t add, usb_ep_t endp)
{
	uint8_t pipe;

	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
80007354:	58 79       	cp.w	r9,7
80007356:	cc e1       	brne	800072f2 <uhd_get_pipe+0x16>
			continue;
		}
		break;
	}
	return pipe;
}
80007358:	d8 32       	popm	r0-r7,pc
8000735a:	d7 03       	nop

8000735c <uhd_pipe_finish_job>:
 *
 * \param pipe   Pipe number
 * \param status Status of the transfer
 */
static void uhd_pipe_finish_job(uint8_t pipe, uhd_trans_status_t status)
{
8000735c:	d4 21       	pushm	r4-r7,lr
	uhd_pipe_job_t *ptr_job;

	// Get job corresponding at endpoint
	ptr_job = &uhd_pipe_job[pipe - 1];
8000735e:	e0 68 08 f4 	mov	r8,2292
80007362:	f8 c9 00 01 	sub	r9,r12,1
80007366:	16 9a       	mov	r10,r11
80007368:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000736c:	f0 09 00 29 	add	r9,r8,r9<<0x2
	if (ptr_job->busy == false) {
80007370:	72 08       	ld.w	r8,r9[0x0]
80007372:	58 08       	cp.w	r8,0
		return; // No job running
	}
	ptr_job->busy = false;
80007374:	c2 f4       	brge	800073d2 <uhd_pipe_finish_job+0x76>
80007376:	30 0b       	mov	r11,0
80007378:	f1 db d3 e1 	bfins	r8,r11,0x1f,0x1
	if (NULL == ptr_job->call_end) {
8000737c:	93 08       	st.w	r9[0x0],r8
8000737e:	72 48       	ld.w	r8,r9[0x10]
80007380:	58 08       	cp.w	r8,0
		return; // No callback linked to job
	}
	ptr_job->call_end(uhd_get_configured_address(pipe),
			uhd_get_pipe_endpoint_address(pipe),
80007382:	c2 80       	breq	800073d2 <uhd_pipe_finish_job+0x76>
80007384:	f8 0e 15 02 	lsl	lr,r12,0x2
80007388:	e0 3e fb 00 	sub	lr,129792
	}
	ptr_job->busy = false;
	if (NULL == ptr_job->call_end) {
		return; // No callback linked to job
	}
	ptr_job->call_end(uhd_get_configured_address(pipe),
8000738c:	ef dc c0 02 	bfextu	r7,r12,0x0,0x2
80007390:	7c 06       	ld.w	r6,lr[0x0]
80007392:	e2 1c 03 fc 	andl	r12,0x3fc,COH
80007396:	7c 0b       	ld.w	r11,lr[0x0]
80007398:	e0 3c fb dc 	sub	r12,130012
8000739c:	fd d6 c2 04 	bfextu	lr,r6,0x10,0x4
800073a0:	a3 77       	lsl	r7,0x3
800073a2:	f7 db c1 02 	bfextu	r11,r11,0x8,0x2
800073a6:	e0 66 00 80 	mov	r6,128
800073aa:	58 1b       	cp.w	r11,1
800073ac:	ec 0b 17 00 	moveq	r11,r6
800073b0:	f9 bb 01 00 	movne	r11,0
800073b4:	1c 4b       	or	r11,lr
800073b6:	78 0e       	ld.w	lr,r12[0x0]
800073b8:	37 fc       	mov	r12,127
800073ba:	f8 07 09 4c 	lsl	r12,r12,r7
800073be:	f9 ee 00 0e 	and	lr,r12,lr
800073c2:	72 39       	ld.w	r9,r9[0xc]
800073c4:	5c 9c       	brev	r12
800073c6:	f8 0c 12 00 	clz	r12,r12
800073ca:	fc 0c 0a 4c 	lsr	r12,lr,r12
800073ce:	5c 5c       	castu.b	r12
800073d0:	5d 18       	icall	r8
800073d2:	d8 22       	popm	r4-r7,pc

800073d4 <uhd_ep_abort_pipe>:
800073d4:	d4 01       	pushm	lr
800073d6:	fe 68 00 00 	mov	r8,-131072
 * \param status Reason of abort
 */
static void uhd_ep_abort_pipe(uint8_t pipe, uhd_trans_status_t status)
{
	// Stop transfer
	uhd_reset_pipe(pipe);
800073da:	e0 7a 00 00 	mov	r10,65536
800073de:	f0 fe 04 1c 	ld.w	lr,r8[1052]
800073e2:	f4 0c 09 4a 	lsl	r10,r10,r12
800073e6:	f5 ee 10 0e 	or	lr,r10,lr
800073ea:	5c da       	com	r10
800073ec:	f1 4e 04 1c 	st.w	r8[1052],lr
800073f0:	f0 fe 04 1c 	ld.w	lr,r8[1052]
800073f4:	1c 6a       	and	r10,lr
800073f6:	f1 4a 04 1c 	st.w	r8[1052],r10

	// Autoswitch bank and interrupts has been reseted, then re-enable it
	uhd_enable_pipe_bank_autoswitch(pipe);
800073fa:	f8 08 15 02 	lsl	r8,r12,0x2
800073fe:	fe 6a 05 00 	mov	r10,-129792
80007402:	f0 0a 00 0e 	add	lr,r8,r10
80007406:	7c 0a       	ld.w	r10,lr[0x0]
80007408:	ab aa       	sbr	r10,0xa
8000740a:	9d 0a       	st.w	lr[0x0],r10
	uhd_enable_stall_interrupt(pipe);
8000740c:	fe 6e 05 f0 	mov	lr,-129552
80007410:	f0 0e 00 0a 	add	r10,r8,lr
80007414:	34 0e       	mov	lr,64
80007416:	95 0e       	st.w	r10[0x0],lr
	uhd_enable_pipe_error_interrupt(pipe);

	uhd_disable_out_ready_interrupt(pipe);
80007418:	e0 38 f9 e0 	sub	r8,129504
	uhd_reset_pipe(pipe);

	// Autoswitch bank and interrupts has been reseted, then re-enable it
	uhd_enable_pipe_bank_autoswitch(pipe);
	uhd_enable_stall_interrupt(pipe);
	uhd_enable_pipe_error_interrupt(pipe);
8000741c:	30 8e       	mov	lr,8
8000741e:	95 0e       	st.w	r10[0x0],lr

	uhd_disable_out_ready_interrupt(pipe);
	uhd_pipe_dma_set_control(pipe, 0);
80007420:	30 09       	mov	r9,0
	// Autoswitch bank and interrupts has been reseted, then re-enable it
	uhd_enable_pipe_bank_autoswitch(pipe);
	uhd_enable_stall_interrupt(pipe);
	uhd_enable_pipe_error_interrupt(pipe);

	uhd_disable_out_ready_interrupt(pipe);
80007422:	30 2a       	mov	r10,2
80007424:	91 0a       	st.w	r8[0x0],r10
	uhd_pipe_dma_set_control(pipe, 0);
80007426:	f8 08 15 04 	lsl	r8,r12,0x4
8000742a:	e0 38 f9 00 	sub	r8,129280
8000742e:	91 29       	st.w	r8[0x8],r9
	uhd_pipe_finish_job(pipe, status);
80007430:	c9 6f       	rcall	8000735c <uhd_pipe_finish_job>
80007432:	d8 02       	popm	pc

80007434 <uhd_pipe_trans_complet>:
}
80007434:	d4 31       	pushm	r0-r7,lr
80007436:	e0 69 08 f4 	mov	r9,2292
8000743a:	f8 c8 00 01 	sub	r8,r12,1
	iram_size_t max_trans;
	iram_size_t next_trans;
	irqflags_t flags;

	// Get job corresponding at endpoint
	ptr_job = &uhd_pipe_job[pipe - 1];
8000743e:	f0 08 00 28 	add	r8,r8,r8<<0x2
80007442:	f2 08 00 28 	add	r8,r9,r8<<0x2

	if (!ptr_job->busy) {
80007446:	70 09       	ld.w	r9,r8[0x0]
80007448:	58 09       	cp.w	r9,0
8000744a:	e0 84 00 cb 	brge	800075e0 <uhd_pipe_trans_complet+0x1ac>
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->nb_trans != ptr_job->buf_size) {
8000744e:	70 3e       	ld.w	lr,r8[0xc]
80007450:	70 2a       	ld.w	r10,r8[0x8]
80007452:	14 3e       	cp.w	lr,r10
80007454:	e0 80 00 9e 	breq	80007590 <uhd_pipe_trans_complet+0x15c>
		// Need to send or receive other data
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
		max_trans = UHD_PIPE_MAX_TRANS;
		if (uhd_is_pipe_in(pipe)) {
80007458:	fe 6b 05 00 	mov	r11,-129792
8000745c:	f8 07 15 02 	lsl	r7,r12,0x2
80007460:	ee 0b 00 09 	add	r9,r7,r11
80007464:	72 0b       	ld.w	r11,r9[0x0]
80007466:	f7 db c1 02 	bfextu	r11,r11,0x8,0x2
8000746a:	58 1b       	cp.w	r11,1
			// 256 is the maximum of IN requests via UPINRQ
			if ((256L*uhd_get_pipe_size(pipe))<UHD_PIPE_MAX_TRANS) {
8000746c:	c1 51       	brne	80007496 <uhd_pipe_trans_complet+0x62>
8000746e:	72 0b       	ld.w	r11,r9[0x0]
80007470:	30 86       	mov	r6,8
80007472:	f7 db c0 83 	bfextu	r11,r11,0x4,0x3
80007476:	ec 0b 09 4b 	lsl	r11,r6,r11
8000747a:	f6 06 09 4b 	lsl	r11,r11,r6
8000747e:	e0 4b ff ff 	cp.w	r11,65535
80007482:	e0 89 00 0a 	brgt	80007496 <uhd_pipe_trans_complet+0x62>
				 max_trans = 256L * uhd_get_pipe_size(pipe);
80007486:	72 0b       	ld.w	r11,r9[0x0]
80007488:	f7 db c0 83 	bfextu	r11,r11,0x4,0x3
8000748c:	ec 0b 09 4b 	lsl	r11,r6,r11
80007490:	f6 06 09 4b 	lsl	r11,r11,r6
80007494:	c0 38       	rjmp	8000749a <uhd_pipe_trans_complet+0x66>
80007496:	e0 7b 00 00 	mov	r11,65536
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->nb_trans != ptr_job->buf_size) {
		// Need to send or receive other data
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
8000749a:	1c 1a       	sub	r10,lr
8000749c:	14 3b       	cp.w	r11,r10
8000749e:	f6 0a 17 80 	movls	r10,r11
			// The USB hardware supports a maximum
			// transfer size of UHD_PIPE_MAX_TRANS Bytes
			next_trans = max_trans;
		}

		if (next_trans == UHD_PIPE_MAX_TRANS) {
800074a2:	e0 5a 00 00 	cp.w	r10,65536
800074a6:	c0 31       	brne	800074ac <uhd_pipe_trans_complet+0x78>
800074a8:	30 0b       	mov	r11,0
			// Set 0 to transfer the maximum
			uhd_dma_ctrl = (0 <<
					AVR32_USBB_UHDMA1_CONTROL_CH_BYTE_LENGTH_OFFSET)
					& AVR32_USBB_UHDMA1_CONTROL_CH_BYTE_LENGTH_MASK;
		} else {
			uhd_dma_ctrl = (next_trans <<
800074aa:	c0 38       	rjmp	800074b0 <uhd_pipe_trans_complet+0x7c>
800074ac:	f4 0b 15 10 	lsl	r11,r10,0x10
					AVR32_USBB_UHDMA1_CONTROL_CH_BYTE_LENGTH_OFFSET)
					& AVR32_USBB_UHDMA1_CONTROL_CH_BYTE_LENGTH_MASK;
		}

		if (uhd_is_pipe_out(pipe)) {
800074b0:	72 0e       	ld.w	lr,r9[0x0]
800074b2:	fd de c1 02 	bfextu	lr,lr,0x8,0x2
800074b6:	58 2e       	cp.w	lr,2
			if (0 != next_trans % uhd_get_pipe_size(pipe)) {
800074b8:	c1 21       	brne	800074dc <uhd_pipe_trans_complet+0xa8>
800074ba:	72 0e       	ld.w	lr,r9[0x0]
800074bc:	30 86       	mov	r6,8
800074be:	fd de c0 83 	bfextu	lr,lr,0x4,0x3
800074c2:	ec 0e 09 4e 	lsl	lr,r6,lr
800074c6:	20 1e       	sub	lr,1
800074c8:	f5 ee 00 0e 	and	lr,r10,lr
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				uhd_dma_ctrl |= AVR32_USBB_UHDMA1_CONTROL_DMAEND_EN_MASK;
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
800074cc:	c1 80       	breq	800074fc <uhd_pipe_trans_complet+0xc8>
		if (uhd_is_pipe_out(pipe)) {
			if (0 != next_trans % uhd_get_pipe_size(pipe)) {
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				uhd_dma_ctrl |= AVR32_USBB_UHDMA1_CONTROL_DMAEND_EN_MASK;
800074ce:	70 0e       	ld.w	lr,r8[0x0]
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
800074d0:	0c 4b       	or	r11,r6
800074d2:	30 06       	mov	r6,0
800074d4:	fd d6 d3 c1 	bfins	lr,r6,0x1e,0x1
800074d8:	91 0e       	st.w	r8[0x0],lr
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != uhd_get_pipe_type(pipe))
800074da:	c1 18       	rjmp	800074fc <uhd_pipe_trans_complet+0xc8>
800074dc:	72 0e       	ld.w	lr,r9[0x0]
800074de:	fd de c1 82 	bfextu	lr,lr,0xc,0x2
800074e2:	58 1e       	cp.w	lr,1
					|| (next_trans <= uhd_get_pipe_size(pipe))) {
800074e4:	c0 a1       	brne	800074f8 <uhd_pipe_trans_complet+0xc4>
				uhd_dma_ctrl |= AVR32_USBB_UHDMA1_CONTROL_DMAEND_EN_MASK;
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != uhd_get_pipe_type(pipe))
800074e6:	72 0e       	ld.w	lr,r9[0x0]
800074e8:	30 86       	mov	r6,8
800074ea:	fd de c0 83 	bfextu	lr,lr,0x4,0x3
800074ee:	ec 0e 09 4e 	lsl	lr,r6,lr
800074f2:	1c 3a       	cp.w	r10,lr
800074f4:	e0 8b 00 04 	brhi	800074fc <uhd_pipe_trans_complet+0xc8>
					|| (next_trans <= uhd_get_pipe_size(pipe))) {
				// Enable short packet reception
				uhd_dma_ctrl |= AVR32_USBB_UHDMA1_CONTROL_EOT_IRQ_EN_MASK
800074f8:	e8 1b 00 14 	orl	r11,0x14
						| AVR32_USBB_UHDMA1_CONTROL_BUFF_CLOSE_IN_EN_MASK;
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		uhd_pipe_dma_set_addr(pipe, (U32) &ptr_job->buf[ptr_job->nb_trans]);
800074fc:	70 3e       	ld.w	lr,r8[0xc]
800074fe:	70 16       	ld.w	r6,r8[0x4]
80007500:	1c 06       	add	r6,lr
80007502:	f8 0e 15 04 	lsl	lr,r12,0x4
80007506:	e0 3e f9 00 	sub	lr,129280

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000750a:	9d 16       	st.w	lr[0x4],r6
8000750c:	e1 b5 00 00 	mfsr	r5,0x0
				AVR32_USBB_UHDMA1_CONTROL_CH_EN_MASK;

		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if( !(uhd_pipe_dma_get_status(pipe)
80007510:	d3 03       	ssrf	0x10
80007512:	7c 36       	ld.w	r6,lr[0xc]
80007514:	e2 16 00 10 	andl	r6,0x10,COH
				& AVR32_USBB_UHDMA1_STATUS_EOT_STA_MASK)) {
			if (uhd_is_pipe_in(pipe)) {
80007518:	c3 61       	brne	80007584 <uhd_pipe_trans_complet+0x150>
8000751a:	72 0c       	ld.w	r12,r9[0x0]
8000751c:	f9 dc c1 02 	bfextu	r12,r12,0x8,0x2
80007520:	58 1c       	cp.w	r12,1
				uhd_in_request_number(pipe,
80007522:	c1 c1       	brne	8000755a <uhd_pipe_trans_complet+0x126>
80007524:	fe 6c 06 50 	mov	r12,-129456
80007528:	ee 0c 00 06 	add	r6,r7,r12
8000752c:	6c 0c       	ld.w	r12,r6[0x0]
8000752e:	72 03       	ld.w	r3,r9[0x0]
80007530:	e0 1c ff 00 	andl	r12,0xff00
80007534:	72 04       	ld.w	r4,r9[0x0]
80007536:	f3 d3 c0 83 	bfextu	r9,r3,0x4,0x3
8000753a:	e9 d4 c0 83 	bfextu	r4,r4,0x4,0x3
8000753e:	30 83       	mov	r3,8
80007540:	2f d4       	sub	r4,-3
80007542:	e6 09 09 49 	lsl	r9,r3,r9
80007546:	20 19       	sub	r9,1
80007548:	14 09       	add	r9,r10
8000754a:	f2 04 0a 49 	lsr	r9,r9,r4
8000754e:	20 19       	sub	r9,1
80007550:	f3 d9 c0 08 	bfextu	r9,r9,0x0,0x8
80007554:	f3 ec 10 0c 	or	r12,r9,r12
						(next_trans+uhd_get_pipe_size(pipe)-1)/uhd_get_pipe_size(pipe));
			}
			uhd_disable_bank_interrupt(pipe);
80007558:	8d 0c       	st.w	r6[0x0],r12
8000755a:	e0 37 f9 e0 	sub	r7,129504
8000755e:	e0 69 10 00 	mov	r9,4096
			uhd_unfreeze_pipe(pipe);
80007562:	8f 09       	st.w	r7[0x0],r9
80007564:	e2 69 00 00 	mov	r9,131072
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		uhd_pipe_dma_set_addr(pipe, (U32) &ptr_job->buf[ptr_job->nb_trans]);
		uhd_dma_ctrl |= AVR32_USBB_UHDMA1_CONTROL_EOBUFF_IRQ_EN_MASK |
80007568:	8f 09       	st.w	r7[0x0],r9
8000756a:	e8 1b 00 21 	orl	r11,0x21
						(next_trans+uhd_get_pipe_size(pipe)-1)/uhd_get_pipe_size(pipe));
			}
			uhd_disable_bank_interrupt(pipe);
			uhd_unfreeze_pipe(pipe);
			uhd_pipe_dma_set_control(pipe, uhd_dma_ctrl);
			ptr_job->nb_trans += next_trans;
8000756e:	9d 2b       	st.w	lr[0x8],r11
80007570:	70 39       	ld.w	r9,r8[0xc]
80007572:	f2 0a 00 0a 	add	r10,r9,r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80007576:	91 3a       	st.w	r8[0xc],r10
80007578:	e6 15 00 01 	andh	r5,0x1,COH
      cpu_irq_enable();
8000757c:	c0 21       	brne	80007580 <uhd_pipe_trans_complet+0x14c>
			cpu_irq_restore(flags);
			return;
8000757e:	d5 03       	csrf	0x10
80007580:	d8 32       	popm	r0-r7,pc
80007582:	d7 03       	nop
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80007584:	e6 15 00 01 	andh	r5,0x1,COH
80007588:	c0 21       	brne	8000758c <uhd_pipe_trans_complet+0x158>
      cpu_irq_enable();
8000758a:	d5 03       	csrf	0x10
		}
		cpu_irq_restore(flags);
		// Here a ZLP has been received
		// and the DMA transfer must be not started.
		// It is the end of transfer
		ptr_job->buf_size = ptr_job->nb_trans;
8000758c:	70 39       	ld.w	r9,r8[0xc]
8000758e:	91 29       	st.w	r8[0x8],r9
	}
	if (uhd_is_pipe_out(pipe)) {
80007590:	f8 09 15 02 	lsl	r9,r12,0x2
80007594:	fe 6b 05 00 	mov	r11,-129792
80007598:	f2 0b 00 0a 	add	r10,r9,r11
8000759c:	74 0a       	ld.w	r10,r10[0x0]
8000759e:	f5 da c1 02 	bfextu	r10,r10,0x8,0x2
800075a2:	58 2a       	cp.w	r10,2
800075a4:	c1 c1       	brne	800075dc <uhd_pipe_trans_complet+0x1a8>
		if (ptr_job->b_shortpacket) {
800075a6:	70 08       	ld.w	r8,r8[0x0]
800075a8:	ed b8 00 1e 	bld	r8,0x1e
800075ac:	c1 81       	brne	800075dc <uhd_pipe_trans_complet+0x1a8>
			// Need to send a ZLP (No possible with USB DMA)
			// enable interrupt to wait a free bank to sent ZLP
			uhd_ack_out_ready(pipe);
800075ae:	fe 6c 05 60 	mov	r12,-129696
800075b2:	f2 0c 00 08 	add	r8,r9,r12
800075b6:	91 0a       	st.w	r8[0x0],r10
			if (Is_uhd_write_enabled(pipe)) {
800075b8:	fe 6b 05 30 	mov	r11,-129744
800075bc:	f2 0b 00 08 	add	r8,r9,r11
800075c0:	70 08       	ld.w	r8,r8[0x0]
800075c2:	ed b8 00 10 	bld	r8,0x10
800075c6:	c0 61       	brne	800075d2 <uhd_pipe_trans_complet+0x19e>
				// Force interrupt in case of pipe already free
				uhd_raise_out_ready(pipe);
800075c8:	fe 6c 05 90 	mov	r12,-129648
800075cc:	f2 0c 00 08 	add	r8,r9,r12
800075d0:	91 0a       	st.w	r8[0x0],r10
			}
			uhd_enable_out_ready_interrupt(pipe);
800075d2:	e0 39 fa 10 	sub	r9,129552
800075d6:	30 28       	mov	r8,2
800075d8:	93 08       	st.w	r9[0x0],r8
			return;
800075da:	d8 32       	popm	r0-r7,pc
		}
	}
	// Call callback to signal end of transfer
	uhd_pipe_finish_job(pipe, UHD_TRANS_NOERROR);
800075dc:	30 0b       	mov	r11,0
800075de:	cb fe       	rcall	8000735c <uhd_pipe_finish_job>
800075e0:	d8 32       	popm	r0-r7,pc
800075e2:	d7 03       	nop

800075e4 <uhd_ep_run>:
800075e4:	d4 31       	pushm	r0-r7,lr
800075e6:	fa c4 ff dc 	sub	r4,sp,-36
		bool b_shortpacket,
		uint8_t *buf,
		iram_size_t buf_size,
		uint16_t timeout,
		uhd_callback_trans_t callback)
{
800075ea:	10 95       	mov	r5,r8
800075ec:	68 13       	ld.w	r3,r4[0x4]
800075ee:	14 97       	mov	r7,r10
800075f0:	12 96       	mov	r6,r9
800075f2:	68 04       	ld.w	r4,r4[0x0]
	irqflags_t flags;
	uint8_t pipe;
	uhd_pipe_job_t *ptr_job;

	pipe = uhd_get_pipe(add,endp);
800075f4:	c7 4e       	rcall	800072dc <uhd_get_pipe>
800075f6:	30 78       	mov	r8,7
	if (pipe == AVR32_USBB_EPT_NUM) {
800075f8:	f0 0c 18 00 	cp.b	r12,r8
800075fc:	c1 60       	breq	80007628 <uhd_ep_run+0x44>
800075fe:	e0 69 08 f4 	mov	r9,2292
		return false; // pipe not found
	}

	// Get job about pipe
	ptr_job = &uhd_pipe_job[pipe-1];
80007602:	f8 c8 00 01 	sub	r8,r12,1
80007606:	f0 08 00 28 	add	r8,r8,r8<<0x2
8000760a:	f2 08 00 28 	add	r8,r9,r8<<0x2

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000760e:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80007612:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
80007614:	70 0b       	ld.w	r11,r8[0x0]
80007616:	e6 19 00 01 	andh	r9,0x1,COH
8000761a:	16 9a       	mov	r10,r11
8000761c:	e6 1a 80 00 	andh	r10,0x8000,COH
80007620:	c0 50       	breq	8000762a <uhd_ep_run+0x46>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80007622:	58 09       	cp.w	r9,0
80007624:	c0 21       	brne	80007628 <uhd_ep_run+0x44>
      cpu_irq_enable();
80007626:	d5 03       	csrf	0x10
   }

	barrier();
80007628:	d8 3a       	popm	r0-r7,pc,r12=0
		cpu_irq_restore(flags);
		return false; // Job already on going
	}
	ptr_job->busy = true;
8000762a:	30 1e       	mov	lr,1
8000762c:	f7 de d3 e1 	bfins	r11,lr,0x1f,0x1
80007630:	91 0b       	st.w	r8[0x0],r11

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
	ptr_job->buf_size = buf_size;
	ptr_job->nb_trans = 0;
	ptr_job->timeout = timeout;
80007632:	b0 14       	st.h	r8[0x2],r4
	ptr_job->busy = true;

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
	ptr_job->buf_size = buf_size;
	ptr_job->nb_trans = 0;
80007634:	91 3a       	st.w	r8[0xc],r10
	ptr_job->timeout = timeout;
	ptr_job->b_shortpacket = b_shortpacket;
	ptr_job->call_end = callback;
80007636:	91 43       	st.w	r8[0x10],r3
	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
	ptr_job->buf_size = buf_size;
	ptr_job->nb_trans = 0;
	ptr_job->timeout = timeout;
	ptr_job->b_shortpacket = b_shortpacket;
80007638:	70 0a       	ld.w	r10,r8[0x0]
		return false; // Job already on going
	}
	ptr_job->busy = true;

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
8000763a:	91 16       	st.w	r8[0x4],r6
	ptr_job->buf_size = buf_size;
	ptr_job->nb_trans = 0;
	ptr_job->timeout = timeout;
	ptr_job->b_shortpacket = b_shortpacket;
8000763c:	f5 d7 d3 c1 	bfins	r10,r7,0x1e,0x1
	}
	ptr_job->busy = true;

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
	ptr_job->buf_size = buf_size;
80007640:	91 25       	st.w	r8[0x8],r5
	ptr_job->nb_trans = 0;
	ptr_job->timeout = timeout;
	ptr_job->b_shortpacket = b_shortpacket;
80007642:	91 0a       	st.w	r8[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80007644:	58 09       	cp.w	r9,0
80007646:	c0 21       	brne	8000764a <uhd_ep_run+0x66>
      cpu_irq_enable();
80007648:	d5 03       	csrf	0x10
	ptr_job->call_end = callback;
	cpu_irq_restore(flags);

	// Request first transfer
	uhd_pipe_trans_complet(pipe);
8000764a:	cf 5e       	rcall	80007434 <uhd_pipe_trans_complet>
8000764c:	da 3a       	popm	r0-r7,pc,r12=1
8000764e:	d7 03       	nop

80007650 <uhd_ctrl_request_end>:
80007650:	d4 21       	pushm	r4-r7,lr
80007652:	30 09       	mov	r9,0
80007654:	e0 68 1c f4 	mov	r8,7412
80007658:	18 95       	mov	r5,r12
8000765a:	b0 09       	st.h	r8[0x0],r9
	bool b_new_request;

	uhd_ctrl_request_timeout = 0;

	// Remove request from the control request list
	callback_end = uhd_ctrl_request_first->callback_end;
8000765c:	e0 69 1c e8 	mov	r9,7400

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80007660:	72 0c       	ld.w	r12,r9[0x0]
80007662:	78 66       	ld.w	r6,r12[0x18]
	cpu_irq_disable();
80007664:	e1 b8 00 00 	mfsr	r8,0x0
	request_to_free = uhd_ctrl_request_first;
	flags = cpu_irq_save();
	uhd_ctrl_request_first = uhd_ctrl_request_first->next_request;
80007668:	d3 03       	ssrf	0x10
8000766a:	72 0a       	ld.w	r10,r9[0x0]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000766c:	74 77       	ld.w	r7,r10[0x1c]
8000766e:	93 07       	st.w	r9[0x0],r7
80007670:	ed b8 00 10 	bld	r8,0x10
	b_new_request = (uhd_ctrl_request_first != NULL);
	cpu_irq_restore(flags);
	free(request_to_free);
80007674:	c0 20       	breq	80007678 <uhd_ctrl_request_end+0x28>
80007676:	d5 03       	csrf	0x10

	// Call callback
	if (callback_end != NULL) {
80007678:	e0 a0 0b a2 	rcall	80008dbc <free>
		callback_end(uhd_get_configured_address(0), status, uhd_ctrl_nb_trans);
8000767c:	58 06       	cp.w	r6,0
8000767e:	c0 b0       	breq	80007694 <uhd_ctrl_request_end+0x44>
80007680:	fe 68 04 24 	mov	r8,-130012
80007684:	70 0c       	ld.w	r12,r8[0x0]
80007686:	e0 68 1c ec 	mov	r8,7404
8000768a:	0a 9b       	mov	r11,r5
8000768c:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
	}

	// If a setup request is pending and no started by previous callback
	if (b_new_request) {
80007690:	90 8a       	ld.uh	r10,r8[0x0]
		uhd_ctrl_phase_setup();
80007692:	5d 16       	icall	r6
80007694:	58 07       	cp.w	r7,0
	}
	if (uhd_b_suspend_requested) {
80007696:	c0 20       	breq	8000769a <uhd_ctrl_request_end+0x4a>
80007698:	c0 cc       	rcall	800076b0 <uhd_ctrl_phase_setup>
8000769a:	e0 68 09 6f 	mov	r8,2415
8000769e:	30 09       	mov	r9,0
800076a0:	11 8a       	ld.ub	r10,r8[0x0]
		// A suspend request has been delay after all setup request
		uhd_b_suspend_requested = false;
800076a2:	f2 0a 18 00 	cp.b	r10,r9
		uhd_suspend();
800076a6:	c0 40       	breq	800076ae <uhd_ctrl_request_end+0x5e>
800076a8:	b0 89       	st.b	r8[0x0],r9
800076aa:	fe b0 fd 49 	rcall	8000713c <uhd_suspend>
800076ae:	d8 22       	popm	r4-r7,pc

800076b0 <uhd_ctrl_phase_setup>:
800076b0:	d4 21       	pushm	r4-r7,lr
800076b2:	20 2d       	sub	sp,8
800076b4:	e0 68 1c e4 	mov	r8,7396
800076b8:	30 06       	mov	r6,0
800076ba:	91 06       	st.w	r8[0x0],r6
800076bc:	e0 68 1c e8 	mov	r8,7400
800076c0:	30 8a       	mov	r10,8
800076c2:	70 07       	ld.w	r7,r8[0x0]
800076c4:	1a 9c       	mov	r12,sp
800076c6:	ee cb ff ff 	sub	r11,r7,-1

	// Manage LSB/MSB to fit with CPU usage
	setup.req.wValue = cpu_to_le16(setup.req.wValue);
	setup.req.wIndex = cpu_to_le16(setup.req.wIndex);
	setup.req.wLength = cpu_to_le16(setup.req.wLength);
	uhd_ctrl_nb_trans = 0;
800076ca:	e0 a0 0d 9d 	rcall	80009204 <memcpy>
	}
#error TODO check address in list
	// Reconfigure USB address of pipe 0 used for all control endpoints
	uhd_configure_address(0, uhd_ctrl_request_first->add);
#else
	if (!Is_uhd_pipe_enabled(0) ||
800076ce:	e0 68 1c ec 	mov	r8,7404
		uint64_t value64;
	} setup;
	volatile uint64_t *ptr_ep_data;

	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_SETUP;
	memcpy( &setup.req, &uhd_ctrl_request_first->req, sizeof(usb_setup_req_t));
800076d2:	b0 06       	st.h	r8[0x0],r6
	}
#error TODO check address in list
	// Reconfigure USB address of pipe 0 used for all control endpoints
	uhd_configure_address(0, uhd_ctrl_request_first->add);
#else
	if (!Is_uhd_pipe_enabled(0) ||
800076d4:	fe 68 00 00 	mov	r8,-131072

	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_SETUP;
	memcpy( &setup.req, &uhd_ctrl_request_first->req, sizeof(usb_setup_req_t));

	// Manage LSB/MSB to fit with CPU usage
	setup.req.wValue = cpu_to_le16(setup.req.wValue);
800076d8:	40 09       	lddsp	r9,sp[0x0]
800076da:	f0 fc 04 1c 	ld.w	r12,r8[1052]
800076de:	f7 d9 c0 10 	bfextu	r11,r9,0x0,0x10
800076e2:	f6 06 16 08 	lsr	r6,r11,0x8
800076e6:	ed eb 10 8b 	or	r11,r6,r11<<0x8
	setup.req.wIndex = cpu_to_le16(setup.req.wIndex);
800076ea:	40 18       	lddsp	r8,sp[0x4]
800076ec:	f3 db d0 10 	bfins	r9,r11,0x0,0x10
	}
#error TODO check address in list
	// Reconfigure USB address of pipe 0 used for all control endpoints
	uhd_configure_address(0, uhd_ctrl_request_first->add);
#else
	if (!Is_uhd_pipe_enabled(0) ||
800076f0:	f0 0a 16 10 	lsr	r10,r8,0x10
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_SETUP;
	memcpy( &setup.req, &uhd_ctrl_request_first->req, sizeof(usb_setup_req_t));

	// Manage LSB/MSB to fit with CPU usage
	setup.req.wValue = cpu_to_le16(setup.req.wValue);
	setup.req.wIndex = cpu_to_le16(setup.req.wIndex);
800076f4:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800076f8:	f4 0b 16 08 	lsr	r11,r10,0x8
800076fc:	f7 ea 10 8a 	or	r10,r11,r10<<0x8
	setup.req.wLength = cpu_to_le16(setup.req.wLength);
80007700:	f1 da d2 10 	bfins	r8,r10,0x10,0x10
	}
#error TODO check address in list
	// Reconfigure USB address of pipe 0 used for all control endpoints
	uhd_configure_address(0, uhd_ctrl_request_first->add);
#else
	if (!Is_uhd_pipe_enabled(0) ||
80007704:	ed d8 b0 10 	bfexts	r6,r8,0x0,0x10
			(uhd_ctrl_request_first->add != uhd_get_configured_address(0))) {
80007708:	58 0c       	cp.w	r12,0
8000770a:	c0 90       	breq	8000771c <uhd_ctrl_phase_setup+0x6c>
8000770c:	fe 6a 04 24 	mov	r10,-130012
80007710:	74 0a       	ld.w	r10,r10[0x0]
80007712:	0f 8b       	ld.ub	r11,r7[0x0]
80007714:	f5 da c0 07 	bfextu	r10,r10,0x0,0x7
		uhd_ctrl_request_end(UHD_TRANS_DISCONNECT);
80007718:	14 3b       	cp.w	r11,r10
8000771a:	c0 40       	breq	80007722 <uhd_ctrl_phase_setup+0x72>
		return; // Endpoint not valid
8000771c:	30 1c       	mov	r12,1
	}
#endif

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_SETUP);
8000771e:	c9 9f       	rcall	80007650 <uhd_ctrl_request_end>
80007720:	c2 a8       	rjmp	80007774 <uhd_ctrl_phase_setup+0xc4>
80007722:	fe 6b 05 00 	mov	r11,-129792
80007726:	76 0a       	ld.w	r10,r11[0x0]
80007728:	e0 1a fc ff 	andl	r10,0xfcff
	uhd_ack_setup_ready(0);
8000772c:	97 0a       	st.w	r11[0x0],r10
8000772e:	30 4c       	mov	r12,4
	memcpy( &setup.req, &uhd_ctrl_request_first->req, sizeof(usb_setup_req_t));

	// Manage LSB/MSB to fit with CPU usage
	setup.req.wValue = cpu_to_le16(setup.req.wValue);
	setup.req.wIndex = cpu_to_le16(setup.req.wIndex);
	setup.req.wLength = cpu_to_le16(setup.req.wLength);
80007730:	fe 6a 05 60 	mov	r10,-129696
	}
#endif

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_SETUP);
	uhd_ack_setup_ready(0);
80007734:	ef d6 c0 10 	bfextu	r7,r6,0x0,0x10
	memcpy( &setup.req, &uhd_ctrl_request_first->req, sizeof(usb_setup_req_t));

	// Manage LSB/MSB to fit with CPU usage
	setup.req.wValue = cpu_to_le16(setup.req.wValue);
	setup.req.wIndex = cpu_to_le16(setup.req.wIndex);
	setup.req.wLength = cpu_to_le16(setup.req.wLength);
80007738:	95 0c       	st.w	r10[0x0],r12
8000773a:	12 9b       	mov	r11,r9
8000773c:	ee 09 16 08 	lsr	r9,r7,0x8
80007740:	f3 e7 10 87 	or	r7,r9,r7<<0x8
	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_SETUP);
	uhd_ack_setup_ready(0);
	Assert(sizeof(setup) == sizeof(uint64_t));
	ptr_ep_data = (volatile uint64_t *)&uhd_get_pipe_fifo_access(0, 64);
	*ptr_ep_data = setup.value64;
80007744:	f1 d7 d0 10 	bfins	r8,r7,0x0,0x10
80007748:	10 9a       	mov	r10,r8
8000774a:	30 08       	mov	r8,0
8000774c:	ea 18 d0 00 	orh	r8,0xd000

	uhd_ctrl_request_timeout = 5000;
80007750:	f0 eb 00 00 	st.d	r8[0],r10
80007754:	e0 69 13 88 	mov	r9,5000
	uhd_enable_setup_ready_interrupt(0);
80007758:	e0 68 1c f4 	mov	r8,7412
8000775c:	b0 09       	st.h	r8[0x0],r9
	uhd_ack_fifocon(0);
8000775e:	fe 68 05 f0 	mov	r8,-129552
80007762:	91 0c       	st.w	r8[0x0],r12
80007764:	e0 69 40 00 	mov	r9,16384
	uhd_unfreeze_pipe(0);
80007768:	fe 68 06 20 	mov	r8,-129504
8000776c:	91 09       	st.w	r8[0x0],r9
}
8000776e:	e2 69 00 00 	mov	r9,131072
80007772:	91 09       	st.w	r8[0x0],r9
80007774:	2f ed       	sub	sp,-8
80007776:	d8 22       	popm	r4-r7,pc

80007778 <uhd_setup_request>:
80007778:	d4 31       	pushm	r0-r7,lr
8000777a:	20 1d       	sub	sp,4
8000777c:	18 97       	mov	r7,r12
8000777e:	50 0b       	stdsp	sp[0x0],r11
80007780:	14 92       	mov	r2,r10
80007782:	12 96       	mov	r6,r9
80007784:	10 93       	mov	r3,r8
80007786:	40 a4       	lddsp	r4,sp[0x28]
80007788:	32 0c       	mov	r12,32
8000778a:	e0 a0 0b 21 	rcall	80008dcc <malloc>
	irqflags_t flags;
	struct uhd_ctrl_request_t *request;
	bool b_start_request = false;

	request = malloc( sizeof(struct uhd_ctrl_request_t) );
	if (request == NULL) {
8000778e:	40 0b       	lddsp	r11,sp[0x0]
{
	irqflags_t flags;
	struct uhd_ctrl_request_t *request;
	bool b_start_request = false;

	request = malloc( sizeof(struct uhd_ctrl_request_t) );
80007790:	18 95       	mov	r5,r12
	if (request == NULL) {
80007792:	c2 60       	breq	800077de <uhd_setup_request+0x66>
		Assert(false);
		return false;
	}

	// Fill structure
	request->add = (uint8_t) add;
80007794:	18 c7       	st.b	r12++,r7
	memcpy(&request->req, req, sizeof(usb_setup_req_t));
80007796:	30 8a       	mov	r10,8
80007798:	e0 a0 0d 36 	rcall	80009204 <memcpy>
	request->payload = payload;
	request->payload_size = payload_size;
	request->callback_run = callback_run;
	request->callback_end = callback_end;
	request->next_request = NULL;
8000779c:	30 08       	mov	r8,0
	}

	// Fill structure
	request->add = (uint8_t) add;
	memcpy(&request->req, req, sizeof(usb_setup_req_t));
	request->payload = payload;
8000779e:	8b 32       	st.w	r5[0xc],r2
	request->payload_size = payload_size;
800077a0:	eb 56 00 10 	st.h	r5[16],r6
	request->callback_run = callback_run;
800077a4:	8b 53       	st.w	r5[0x14],r3
	request->callback_end = callback_end;
800077a6:	8b 64       	st.w	r5[0x18],r4
	request->next_request = NULL;
800077a8:	8b 78       	st.w	r5[0x1c],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800077aa:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
800077ae:	d3 03       	ssrf	0x10

	// Add this request in the queue
	flags = cpu_irq_save();
	if (uhd_ctrl_request_first == NULL) {
800077b0:	e0 69 1c e8 	mov	r9,7400
800077b4:	72 0b       	ld.w	r11,r9[0x0]
800077b6:	58 0b       	cp.w	r11,0
		uhd_ctrl_request_first = request;
800077b8:	c0 41       	brne	800077c0 <uhd_setup_request+0x48>
800077ba:	93 05       	st.w	r9[0x0],r5
800077bc:	30 18       	mov	r8,1
		b_start_request = true;
	} else {
		uhd_ctrl_request_last->next_request = request;
800077be:	c0 58       	rjmp	800077c8 <uhd_setup_request+0x50>
800077c0:	e0 69 1c f0 	mov	r9,7408
	}
	uhd_ctrl_request_last = request;
800077c4:	72 09       	ld.w	r9,r9[0x0]
800077c6:	93 75       	st.w	r9[0x1c],r5
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800077c8:	e0 69 1c f0 	mov	r9,7408
800077cc:	93 05       	st.w	r9[0x0],r5
      cpu_irq_enable();
800077ce:	ed ba 00 10 	bld	r10,0x10
	cpu_irq_restore(flags);

	if (b_start_request) {
800077d2:	c0 20       	breq	800077d6 <uhd_setup_request+0x5e>
		// Start immediately request
		uhd_ctrl_phase_setup();
800077d4:	d5 03       	csrf	0x10
800077d6:	58 08       	cp.w	r8,0
800077d8:	c0 20       	breq	800077dc <uhd_setup_request+0x64>
	}
	return true;
}
800077da:	c6 bf       	rcall	800076b0 <uhd_ctrl_phase_setup>
800077dc:	30 1c       	mov	r12,1
800077de:	2f fd       	sub	sp,-4
800077e0:	d8 32       	popm	r0-r7,pc
800077e2:	d7 03       	nop

800077e4 <uhd_ep_free>:
800077e4:	d4 31       	pushm	r0-r7,lr
800077e6:	fe 66 05 00 	mov	r6,-129792
800077ea:	18 90       	mov	r0,r12
800077ec:	16 94       	mov	r4,r11
800077ee:	30 07       	mov	r7,0
800077f0:	fe 65 00 00 	mov	r5,-131072
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
800077f4:	30 11       	mov	r1,1
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
800077f6:	37 f2       	mov	r2,127
			continue;
		}
		if (endp != 0xFF) {
800077f8:	3f f3       	mov	r3,-1
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
800077fa:	ea fb 04 1c 	ld.w	r11,r5[1052]
	return false;
}


void uhd_ep_free(usb_add_t add, usb_ep_t endp)
{
800077fe:	0e 99       	mov	r9,r7
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
80007800:	e2 07 09 4a 	lsl	r10,r1,r7
	return false;
}


void uhd_ep_free(usb_add_t add, usb_ep_t endp)
{
80007804:	5c 59       	castu.b	r9
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
80007806:	f5 eb 00 0b 	and	r11,r10,r11
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
8000780a:	12 98       	mov	r8,r9
8000780c:	e2 18 00 fc 	andl	r8,0xfc,COH
80007810:	e0 38 fb dc 	sub	r8,130012
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
80007814:	58 0b       	cp.w	r11,0
80007816:	c3 90       	breq	80007888 <uhd_ep_free+0xa4>
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
80007818:	70 0b       	ld.w	r11,r8[0x0]
8000781a:	f1 d7 c0 02 	bfextu	r8,r7,0x0,0x2
8000781e:	a3 78       	lsl	r8,0x3
80007820:	e4 08 09 48 	lsl	r8,r2,r8
80007824:	10 6b       	and	r11,r8
80007826:	5c 98       	brev	r8
80007828:	f0 08 12 00 	clz	r8,r8
8000782c:	f6 08 0a 48 	lsr	r8,r11,r8
80007830:	10 30       	cp.w	r0,r8
80007832:	c2 b1       	brne	80007888 <uhd_ep_free+0xa4>
			if (endp != uhd_get_pipe_endpoint_address(pipe)) {
				continue; // Mismatch
			}
		}
		// Unalloc pipe
		uhd_disable_pipe(pipe);
80007834:	5c da       	com	r10
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
			continue;
		}
		if (endp != 0xFF) {
80007836:	e6 04 18 00 	cp.b	r4,r3
8000783a:	c1 10       	breq	8000785c <uhd_ep_free+0x78>
			// Disable specific endpoint number
			if (endp != uhd_get_pipe_endpoint_address(pipe)) {
8000783c:	6c 0b       	ld.w	r11,r6[0x0]
8000783e:	6c 08       	ld.w	r8,r6[0x0]
80007840:	f7 db c2 04 	bfextu	r11,r11,0x10,0x4
80007844:	f1 d8 c1 02 	bfextu	r8,r8,0x8,0x2
80007848:	e0 6c 00 80 	mov	r12,128
8000784c:	58 18       	cp.w	r8,1
8000784e:	f8 08 17 00 	moveq	r8,r12
80007852:	f9 b8 01 00 	movne	r8,0
80007856:	16 48       	or	r8,r11
80007858:	10 34       	cp.w	r4,r8
8000785a:	c1 71       	brne	80007888 <uhd_ep_free+0xa4>
				continue; // Mismatch
			}
		}
		// Unalloc pipe
		uhd_disable_pipe(pipe);
8000785c:	ea f8 04 1c 	ld.w	r8,r5[1052]
80007860:	10 6a       	and	r10,r8
80007862:	eb 4a 04 1c 	st.w	r5[1052],r10
		uhd_unallocate_memory(pipe);
80007866:	6c 08       	ld.w	r8,r6[0x0]
80007868:	a1 d8       	cbr	r8,0x1
8000786a:	8d 08       	st.w	r6[0x0],r8

		// Stop transfer on this pipe
#ifndef USB_HOST_HUB_SUPPORT
		if (pipe == 0) {
8000786c:	58 09       	cp.w	r9,0
8000786e:	c0 91       	brne	80007880 <uhd_ep_free+0x9c>
			// Endpoint control
			if (uhd_ctrl_request_timeout) {
80007870:	e0 69 1c f4 	mov	r9,7412
80007874:	92 08       	ld.sh	r8,r9[0x0]
80007876:	58 08       	cp.w	r8,0
				uhd_ctrl_request_end(UHD_TRANS_DISCONNECT);
80007878:	c0 80       	breq	80007888 <uhd_ep_free+0xa4>
8000787a:	30 1c       	mov	r12,1
8000787c:	ce ae       	rcall	80007650 <uhd_ctrl_request_end>
8000787e:	c0 58       	rjmp	80007888 <uhd_ep_free+0xa4>
			}
			continue;
		}
#endif
		// Endpoint interrupt, bulk or isochronous
		uhd_ep_abort_pipe(pipe, UHD_TRANS_DISCONNECT);
80007880:	0e 9c       	mov	r12,r7
80007882:	30 1b       	mov	r11,1
80007884:	fe b0 fd a8 	rcall	800073d4 <uhd_ep_abort_pipe>
80007888:	2f f7       	sub	r7,-1
8000788a:	2f c6       	sub	r6,-4
		}
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
8000788c:	58 77       	cp.w	r7,7
8000788e:	cb 61       	brne	800077fa <uhd_ep_free+0x16>
		}
#endif
		// Endpoint interrupt, bulk or isochronous
		uhd_ep_abort_pipe(pipe, UHD_TRANS_DISCONNECT);
	}
}
80007890:	d8 32       	popm	r0-r7,pc
80007892:	d7 03       	nop

80007894 <uhd_ep_alloc>:
80007894:	d4 31       	pushm	r0-r7,lr
80007896:	30 08       	mov	r8,0
80007898:	fe 65 00 00 	mov	r5,-131072
8000789c:	30 16       	mov	r6,1
8000789e:	ea f7 04 1c 	ld.w	r7,r5[1052]
	uhd_enable_pipe_interrupt(0);
	return true;
}

bool uhd_ep_alloc(usb_add_t add, usb_ep_desc_t * ep_desc)
{
800078a2:	f0 c9 ff ff 	sub	r9,r8,-1
	uint8_t ep_dir;
	uint8_t ep_interval;
	uint8_t bank;

	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (Is_uhd_pipe_enabled(pipe)) {
800078a6:	fe 6e 00 00 	mov	lr,-131072
	uhd_enable_pipe_error_interrupt(0);
	uhd_enable_pipe_interrupt(0);
	return true;
}

bool uhd_ep_alloc(usb_add_t add, usb_ep_desc_t * ep_desc)
800078aa:	2f f8       	sub	r8,-1
{
800078ac:	5c 59       	castu.b	r9
	uint8_t ep_dir;
	uint8_t ep_interval;
	uint8_t bank;

	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (Is_uhd_pipe_enabled(pipe)) {
800078ae:	ec 08 09 4a 	lsl	r10,r6,r8
800078b2:	f5 e7 00 07 	and	r7,r10,r7
800078b6:	c0 40       	breq	800078be <uhd_ep_alloc+0x2a>
	uint8_t ep_type;
	uint8_t ep_dir;
	uint8_t ep_interval;
	uint8_t bank;

	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
800078b8:	58 68       	cp.w	r8,6
800078ba:	cf 21       	brne	8000789e <uhd_ep_alloc+0xa>
800078bc:	c9 a8       	rjmp	800079f0 <uhd_ep_alloc+0x15c>
		if (Is_uhd_pipe_enabled(pipe)) {
			continue;
		}
		uhd_enable_pipe(pipe);
800078be:	fc f6 04 1c 	ld.w	r6,lr[1052]
800078c2:	f5 e6 10 06 	or	r6,r10,r6
800078c6:	fd 46 04 1c 	st.w	lr[1052],r6
		ep_dir = (ep_desc->bEndpointAddress & USB_EP_DIR_IN)?
				AVR32_USBB_UPCFG0_PTOKEN_IN:
				AVR32_USBB_UPCFG0_PTOKEN_OUT,
		ep_type = ep_desc->bmAttributes&USB_EP_TYPE_MASK;
		// Bank choice
		switch(ep_type) {
800078ca:	30 25       	mov	r5,2
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (Is_uhd_pipe_enabled(pipe)) {
			continue;
		}
		uhd_enable_pipe(pipe);
		ep_addr = ep_desc->bEndpointAddress & USB_EP_ADDR_MASK;
800078cc:	17 a6       	ld.ub	r6,r11[0x2]
		ep_dir = (ep_desc->bEndpointAddress & USB_EP_DIR_IN)?
				AVR32_USBB_UPCFG0_PTOKEN_IN:
				AVR32_USBB_UPCFG0_PTOKEN_OUT,
		ep_type = ep_desc->bmAttributes&USB_EP_TYPE_MASK;
800078ce:	17 be       	ld.ub	lr,r11[0x3]
		if (Is_uhd_pipe_enabled(pipe)) {
			continue;
		}
		uhd_enable_pipe(pipe);
		ep_addr = ep_desc->bEndpointAddress & USB_EP_ADDR_MASK;
		ep_dir = (ep_desc->bEndpointAddress & USB_EP_DIR_IN)?
800078d0:	ec 07 18 00 	cp.b	r7,r6
800078d4:	f9 b3 09 01 	movgt	r3,1
800078d8:	f9 b3 0a 02 	movle	r3,2
				AVR32_USBB_UPCFG0_PTOKEN_IN:
				AVR32_USBB_UPCFG0_PTOKEN_OUT,
		ep_type = ep_desc->bmAttributes&USB_EP_TYPE_MASK;
800078dc:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
		// Bank choice
		switch(ep_type) {
800078e0:	ea 0e 18 00 	cp.b	lr,r5
800078e4:	c0 d0       	breq	800078fe <uhd_ep_alloc+0x6a>
800078e6:	30 35       	mov	r5,3
800078e8:	ea 0e 18 00 	cp.b	lr,r5
800078ec:	c0 70       	breq	800078fa <uhd_ep_alloc+0x66>
800078ee:	30 17       	mov	r7,1
800078f0:	ee 0e 18 00 	cp.b	lr,r7
800078f4:	c7 e1       	brne	800079f0 <uhd_ep_alloc+0x15c>
		case USB_EP_TYPE_ISOCHRONOUS:
			bank = UHD_ISOCHRONOUS_NB_BANK;
			ep_interval = ep_desc->bInterval;
800078f6:	17 e5       	ld.ub	r5,r11[0x6]
800078f8:	c0 48       	rjmp	80007900 <uhd_ep_alloc+0x6c>
			break;
		case USB_EP_TYPE_INTERRUPT:
			bank = UHD_INTERRUPT_NB_BANK;
			ep_interval = ep_desc->bInterval;
800078fa:	17 e5       	ld.ub	r5,r11[0x6]
800078fc:	c0 38       	rjmp	80007902 <uhd_ep_alloc+0x6e>
800078fe:	0e 95       	mov	r5,r7
80007900:	30 17       	mov	r7,1
		default:
			Assert(false);
			return false;
		}

		uhd_configure_pipe(pipe, ep_interval, ep_addr, ep_type, ep_dir,
80007902:	17 d4       	ld.ub	r4,r11[0x5]
80007904:	ed d6 c0 04 	bfextu	r6,r6,0x0,0x4
80007908:	ad 6e       	lsl	lr,0xc
8000790a:	17 cb       	ld.ub	r11,r11[0x4]
8000790c:	fd e6 11 0e 	or	lr,lr,r6<<0x10
80007910:	e9 eb 10 8b 	or	r11,r4,r11<<0x8
80007914:	ab ae       	sbr	lr,0xa
80007916:	fe 64 05 00 	mov	r4,-129792
8000791a:	fd e3 10 8e 	or	lr,lr,r3<<0x8
8000791e:	ee 06 15 02 	lsl	r6,r7,0x2
80007922:	fd e5 11 85 	or	r5,lr,r5<<0x18
80007926:	f6 07 16 08 	lsr	r7,r11,0x8
8000792a:	f2 0e 15 02 	lsl	lr,r9,0x2
8000792e:	ef eb 10 87 	or	r7,r7,r11<<0x8
80007932:	e0 63 04 00 	mov	r3,1024
80007936:	fc 04 00 0b 	add	r11,lr,r4
8000793a:	5c 77       	castu.h	r7
8000793c:	30 84       	mov	r4,8
8000793e:	ee 04 0c 47 	max	r7,r7,r4
80007942:	ee 03 0d 47 	min	r7,r7,r3
80007946:	a1 77       	lsl	r7,0x1
80007948:	20 17       	sub	r7,1
8000794a:	ee 07 12 00 	clz	r7,r7
8000794e:	ee 07 11 1c 	rsub	r7,r7,28
80007952:	e2 16 00 0c 	andl	r6,0xc,COH
80007956:	eb e7 10 45 	or	r5,r5,r7<<0x4
				le16_to_cpu(ep_desc->wMaxPacketSize),
				bank, AVR32_USBB_UPCFG0_AUTOSW_MASK);
		uhd_allocate_memory(pipe);
		if (!Is_uhd_pipe_configured(pipe)) {
8000795a:	fe 67 05 30 	mov	r7,-129744
		default:
			Assert(false);
			return false;
		}

		uhd_configure_pipe(pipe, ep_interval, ep_addr, ep_type, ep_dir,
8000795e:	eb e6 10 06 	or	r6,r5,r6
80007962:	97 06       	st.w	r11[0x0],r6
				le16_to_cpu(ep_desc->wMaxPacketSize),
				bank, AVR32_USBB_UPCFG0_AUTOSW_MASK);
		uhd_allocate_memory(pipe);
		if (!Is_uhd_pipe_configured(pipe)) {
80007964:	fc 07 00 06 	add	r6,lr,r7
		}

		uhd_configure_pipe(pipe, ep_interval, ep_addr, ep_type, ep_dir,
				le16_to_cpu(ep_desc->wMaxPacketSize),
				bank, AVR32_USBB_UPCFG0_AUTOSW_MASK);
		uhd_allocate_memory(pipe);
80007968:	76 07       	ld.w	r7,r11[0x0]
8000796a:	a1 b7       	sbr	r7,0x1
8000796c:	97 07       	st.w	r11[0x0],r7
		if (!Is_uhd_pipe_configured(pipe)) {
8000796e:	6c 0b       	ld.w	r11,r6[0x0]
80007970:	e6 1b 00 04 	andh	r11,0x4,COH
80007974:	c0 b1       	brne	8000798a <uhd_ep_alloc+0xf6>
			uhd_disable_pipe(pipe);
80007976:	fe 68 00 00 	mov	r8,-131072
8000797a:	5c da       	com	r10
8000797c:	f0 f9 04 1c 	ld.w	r9,r8[1052]
80007980:	16 9c       	mov	r12,r11
80007982:	12 6a       	and	r10,r9
80007984:	f1 4a 04 1c 	st.w	r8[1052],r10
			return false;
80007988:	d8 32       	popm	r0-r7,pc
		}
		uhd_configure_address(pipe, add);
8000798a:	37 f6       	mov	r6,127
8000798c:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
80007990:	e2 19 00 fc 	andl	r9,0xfc,COH
80007994:	a3 7b       	lsl	r11,0x3
80007996:	e0 39 fb dc 	sub	r9,130012
8000799a:	ec 0b 09 4b 	lsl	r11,r6,r11
8000799e:	72 07       	ld.w	r7,r9[0x0]
800079a0:	16 96       	mov	r6,r11
800079a2:	5c 96       	brev	r6
800079a4:	ec 06 12 00 	clz	r6,r6
800079a8:	16 87       	andn	r7,r11
800079aa:	f8 06 09 4c 	lsl	r12,r12,r6
800079ae:	f9 eb 00 0b 	and	r11,r12,r11
800079b2:	0e 4b       	or	r11,r7
800079b4:	93 0b       	st.w	r9[0x0],r11
		uhd_enable_pipe(pipe);
800079b6:	fe 69 00 00 	mov	r9,-131072
800079ba:	f2 fb 04 1c 	ld.w	r11,r9[1052]
800079be:	16 4a       	or	r10,r11
800079c0:	f3 4a 04 1c 	st.w	r9[1052],r10

		// Enable endpoint interrupts
		uhd_enable_pipe_dma_interrupt(pipe);
800079c4:	30 0b       	mov	r11,0
800079c6:	ea 1b 02 00 	orh	r11,0x200
800079ca:	f0 ca 00 01 	sub	r10,r8,1
800079ce:	f6 0a 09 4a 	lsl	r10,r11,r10
800079d2:	f3 4a 04 18 	st.w	r9[1048],r10
		uhd_enable_stall_interrupt(pipe);
800079d6:	e0 3e fa 10 	sub	lr,129552
800079da:	34 0a       	mov	r10,64
800079dc:	9d 0a       	st.w	lr[0x0],r10
		uhd_enable_pipe_error_interrupt(pipe);
800079de:	9d 04       	st.w	lr[0x0],r4
		uhd_enable_pipe_interrupt(pipe);
800079e0:	e0 6a 01 00 	mov	r10,256
800079e4:	30 1c       	mov	r12,1
800079e6:	f4 08 09 48 	lsl	r8,r10,r8
800079ea:	f3 48 04 18 	st.w	r9[1048],r8
		return true;
800079ee:	d8 32       	popm	r0-r7,pc
800079f0:	d8 3a       	popm	r0-r7,pc,r12=0

800079f2 <uhd_ep0_alloc>:
	uhd_send_resume();
	uhd_sleep_mode(UHD_STATE_IDLE);
}

bool uhd_ep0_alloc(usb_add_t add, uint8_t ep_size)
{
800079f2:	d4 01       	pushm	lr
	if (ep_size < 8) {
800079f4:	30 78       	mov	r8,7
800079f6:	f0 0b 18 00 	cp.b	r11,r8
800079fa:	e0 8b 00 03 	brhi	80007a00 <uhd_ep0_alloc+0xe>
800079fe:	d8 0a       	popm	pc,r12=0
#error TODO Add USB address in a list
		return true;
	}
#endif

	uhd_enable_pipe(0);
80007a00:	fe 68 00 00 	mov	r8,-131072
80007a04:	f0 f9 04 1c 	ld.w	r9,r8[1052]
80007a08:	a1 a9       	sbr	r9,0x0
80007a0a:	f1 49 04 1c 	st.w	r8[1052],r9
	uhd_configure_pipe(0, // Pipe 0
80007a0e:	30 8e       	mov	lr,8
80007a10:	fe 69 05 00 	mov	r9,-129792
80007a14:	f6 0e 0c 4b 	max	r11,r11,lr
80007a18:	e0 6a 04 00 	mov	r10,1024
80007a1c:	f6 0a 0d 4a 	min	r10,r11,r10
80007a20:	a1 7a       	lsl	r10,0x1
80007a22:	20 1a       	sub	r10,1
80007a24:	f4 0a 12 00 	clz	r10,r10
80007a28:	f4 0a 11 1c 	rsub	r10,r10,28
80007a2c:	a5 6a       	lsl	r10,0x4
80007a2e:	93 0a       	st.w	r9[0x0],r10
#else
			ep_size,
#endif
			AVR32_USBB_UECFG0_EPBK_SINGLE, 0);

	uhd_allocate_memory(0);
80007a30:	72 0a       	ld.w	r10,r9[0x0]
80007a32:	a1 ba       	sbr	r10,0x1
80007a34:	93 0a       	st.w	r9[0x0],r10
	if (!Is_uhd_pipe_configured(0)) {
80007a36:	fe 69 05 30 	mov	r9,-129744
80007a3a:	72 09       	ld.w	r9,r9[0x0]
80007a3c:	e6 19 00 04 	andh	r9,0x4,COH
80007a40:	c0 81       	brne	80007a50 <uhd_ep0_alloc+0x5e>
		uhd_disable_pipe(0);
80007a42:	12 9c       	mov	r12,r9
80007a44:	f0 f9 04 1c 	ld.w	r9,r8[1052]
80007a48:	a1 c9       	cbr	r9,0x0
80007a4a:	f1 49 04 1c 	st.w	r8[1052],r9
		return false;
80007a4e:	d8 02       	popm	pc
	}
	uhd_configure_address(0, add);
80007a50:	fe 6a 04 24 	mov	r10,-130012
80007a54:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80007a58:	74 09       	ld.w	r9,r10[0x0]
80007a5a:	e0 19 ff 80 	andl	r9,0xff80
80007a5e:	f9 e9 10 09 	or	r9,r12,r9
80007a62:	95 09       	st.w	r10[0x0],r9

	// Always enable stall and error interrupts of control endpoint
	uhd_enable_stall_interrupt(0);
80007a64:	fe 69 05 f0 	mov	r9,-129552
80007a68:	34 0a       	mov	r10,64
80007a6a:	93 0a       	st.w	r9[0x0],r10
	uhd_enable_pipe_error_interrupt(0);
80007a6c:	93 0e       	st.w	r9[0x0],lr
	uhd_enable_pipe_interrupt(0);
80007a6e:	30 1c       	mov	r12,1
80007a70:	e0 69 01 00 	mov	r9,256
80007a74:	f1 49 04 18 	st.w	r8[1048],r9
	return true;
}
80007a78:	d8 02       	popm	pc
80007a7a:	d7 03       	nop

80007a7c <otg_dual_disable>:
# endif
}


void otg_dual_disable(void)
{
80007a7c:	d4 01       	pushm	lr
	if (!otg_initialized) {
80007a7e:	e0 6a 08 ec 	mov	r10,2284
80007a82:	30 0b       	mov	r11,0
80007a84:	15 88       	ld.ub	r8,r10[0x0]
80007a86:	f6 08 18 00 	cp.b	r8,r11
		return; // Dual role not initialized
	}
	otg_initialized = false;

	// Do not authorize asynchronous USB interrupts
	AVR32_PM.AWEN.usb_waken = 0;
80007a8a:	c1 b0       	breq	80007ac0 <otg_dual_disable+0x44>
80007a8c:	fe 78 0c 00 	mov	r8,-62464
80007a90:	30 0c       	mov	r12,0
80007a92:	f0 f9 01 44 	ld.w	r9,r8[324]
80007a96:	f3 dc d0 01 	bfins	r9,r12,0x0,0x1
80007a9a:	f1 49 01 44 	st.w	r8[324],r9
	otg_unfreeze_clock();
80007a9e:	fe 68 08 00 	mov	r8,-129024
80007aa2:	70 09       	ld.w	r9,r8[0x0]
80007aa4:	af c9       	cbr	r9,0xe
# ifdef USB_ID
	otg_disable_id_interrupt();
80007aa6:	91 09       	st.w	r8[0x0],r9
80007aa8:	70 09       	ld.w	r9,r8[0x0]
80007aaa:	a1 c9       	cbr	r9,0x0
# endif
	otg_disable();
80007aac:	91 09       	st.w	r8[0x0],r9
80007aae:	70 09       	ld.w	r9,r8[0x0]
80007ab0:	af d9       	cbr	r9,0xf
void otg_dual_disable(void)
{
	if (!otg_initialized) {
		return; // Dual role not initialized
	}
	otg_initialized = false;
80007ab2:	91 09       	st.w	r8[0x0],r9
	otg_unfreeze_clock();
# ifdef USB_ID
	otg_disable_id_interrupt();
# endif
	otg_disable();
	otg_disable_pad();
80007ab4:	b4 8b       	st.b	r10[0x0],r11
80007ab6:	70 09       	ld.w	r9,r8[0x0]
80007ab8:	ad c9       	cbr	r9,0xc
	sysclk_disable_usb();
80007aba:	91 09       	st.w	r8[0x0],r9
80007abc:	e0 a0 07 7e 	rcall	800089b8 <sysclk_disable_usb>
80007ac0:	d8 02       	popm	pc
80007ac2:	d7 03       	nop

80007ac4 <uhd_disable>:
80007ac4:	d4 21       	pushm	r4-r7,lr
80007ac6:	fe 69 08 04 	mov	r9,-129020
	cpu_irq_restore(flags);
}


void uhd_disable(bool b_id_stop)
{
80007aca:	18 96       	mov	r6,r12
	irqflags_t flags;

	// Check USB clock ready after a potential sleep mode < IDLE
	while (!Is_otg_clock_usable());
80007acc:	72 08       	ld.w	r8,r9[0x0]
80007ace:	ed b8 00 0e 	bld	r8,0xe
80007ad2:	cf d1       	brne	80007acc <uhd_disable+0x8>
	otg_unfreeze_clock();
80007ad4:	fe 67 08 00 	mov	r7,-129024
80007ad8:	6e 08       	ld.w	r8,r7[0x0]
80007ada:	af c8       	cbr	r8,0xe
80007adc:	8f 08       	st.w	r7[0x0],r8

	// Disable Vbus change and error interrupts
	Clr_bits(AVR32_USBB.usbcon, AVR32_USBB_USBCON_VBUSTE_MASK
80007ade:	fe 68 00 00 	mov	r8,-131072
80007ae2:	f0 f9 08 00 	ld.w	r9,r8[2048]
80007ae6:	e0 19 ff f5 	andl	r9,0xfff5
80007aea:	f1 49 08 00 	st.w	r8[2048],r9
			| AVR32_USBB_USBCON_VBERRE_MASK);

	// Disable main control interrupt
	// (Connection, disconnection, SOF and reset)
	AVR32_USBB.uhinteclr = AVR32_USBB_UHINTECLR_DCONNIEC_MASK
80007aee:	37 f9       	mov	r9,127
80007af0:	f1 49 04 14 	st.w	r8[1044],r9
			| AVR32_USBB_UHINTECLR_HSOFIEC_MASK
			| AVR32_USBB_UHINTECLR_RSTIEC_MASK
			| AVR32_USBB_UHINTECLR_HWUPIEC_MASK
			| AVR32_USBB_UHINTECLR_RSMEDIEC_MASK
			| AVR32_USBB_UHINTECLR_RXRSMIEC_MASK;
	uhd_disable_sof();
80007af4:	fe 69 04 00 	mov	r9,-130048
80007af8:	72 08       	ld.w	r8,r9[0x0]
80007afa:	a9 c8       	cbr	r8,0x8
80007afc:	93 08       	st.w	r9[0x0],r8
	uhd_disable_vbus();
80007afe:	fe 68 08 08 	mov	r8,-129016
80007b02:	e0 69 02 00 	mov	r9,512
	uhc_notify_connection(false);
80007b06:	30 0c       	mov	r12,0
			| AVR32_USBB_UHINTECLR_RSTIEC_MASK
			| AVR32_USBB_UHINTECLR_HWUPIEC_MASK
			| AVR32_USBB_UHINTECLR_RSMEDIEC_MASK
			| AVR32_USBB_UHINTECLR_RXRSMIEC_MASK;
	uhd_disable_sof();
	uhd_disable_vbus();
80007b08:	91 09       	st.w	r8[0x0],r9
	uhc_notify_connection(false);
80007b0a:	e0 a0 06 f3 	rcall	800088f0 <uhc_notify_connection>
	otg_freeze_clock();
80007b0e:	6e 08       	ld.w	r8,r7[0x0]
80007b10:	af a8       	sbr	r8,0xe
80007b12:	8f 08       	st.w	r7[0x0],r8

#ifdef USB_ID
	uhd_sleep_mode(UHD_STATE_WAIT_ID_HOST);
	if (!b_id_stop) {
80007b14:	58 06       	cp.w	r6,0
80007b16:	c0 90       	breq	80007b28 <uhd_disable+0x64>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80007b18:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80007b1c:	d3 03       	ssrf	0x10
		return; // No need to disable host, it is done automatically by hardware
	}
#endif

	flags = cpu_irq_save();
	otg_dual_disable();
80007b1e:	ca ff       	rcall	80007a7c <otg_dual_disable>
80007b20:	e6 17 00 01 	andh	r7,0x1,COH
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80007b24:	c0 21       	brne	80007b28 <uhd_disable+0x64>
80007b26:	d5 03       	csrf	0x10
      cpu_irq_enable();
80007b28:	d8 22       	popm	r4-r7,pc
   }

	barrier();
80007b2a:	d7 03       	nop

80007b2c <otg_dual_enable>:
80007b2c:	d4 21       	pushm	r4-r7,lr
80007b2e:	e0 68 08 ec 	mov	r8,2284
80007b32:	30 09       	mov	r9,0
	otg_data_memory_barrier();
}

bool otg_dual_enable(void)
{
	if (otg_initialized) {
80007b34:	11 8a       	ld.ub	r10,r8[0x0]
80007b36:	f2 0a 18 00 	cp.b	r10,r9
80007b3a:	c0 20       	breq	80007b3e <otg_dual_enable+0x12>
		return false; // Dual role already initialized
	}
	otg_initialized = true;
80007b3c:	d8 2a       	popm	r4-r7,pc,r12=0
80007b3e:	30 19       	mov	r9,1

	//* Enable USB hardware clock
	sysclk_enable_usb();
80007b40:	b0 89       	st.b	r8[0x0],r9
80007b42:	e0 a0 07 d3 	rcall	80008ae8 <sysclk_enable_usb>

	//* Link USB interrupt on OTG interrupt in dual role
	irq_register_handler(otg_interrupt, AVR32_USBB_IRQ, UHD_USB_INT_LEVEL);
80007b46:	30 0a       	mov	r10,0
80007b48:	e0 6b 02 20 	mov	r11,544
80007b4c:	fe cc fe c8 	sub	r12,pc,-312
 *  AVR32_PM_AWEN_xxxxWEN_MASK in the part-specific header file under
 *  "toolchain folder"/avr32/inc(lude)/avr32/)
 */
__always_inline static void pm_asyn_wake_up_enable(unsigned long awen_mask)
{
  AVR32_PM.awen |= awen_mask;
80007b50:	fe b0 f7 e4 	rcall	80006b18 <INTC_register_interrupt>
80007b54:	fe 79 0c 00 	mov	r9,-62464
80007b58:	f2 f8 01 44 	ld.w	r8,r9[324]
80007b5c:	a1 a8       	sbr	r8,0x0
	pm_asyn_wake_up_enable(AVR32_PM_AWEN_USB_WAKEN_MASK);

# ifdef USB_ID
	// By default USBB is already configured with ID pin enable
	// The USBB must be enabled to provide interrupt
	otg_input_id_pin();
80007b5e:	f3 48 01 44 	st.w	r9[324],r8
80007b62:	fe 78 10 00 	mov	r8,-61440
80007b66:	30 09       	mov	r9,0
80007b68:	ea 19 04 00 	orh	r9,0x400
80007b6c:	91 69       	st.w	r8[0x18],r9
80007b6e:	91 a9       	st.w	r8[0x28],r9
80007b70:	91 29       	st.w	r8[0x8],r9
	otg_unfreeze_clock();
80007b72:	f1 49 00 74 	st.w	r8[116],r9
80007b76:	fe 68 08 00 	mov	r8,-129024
80007b7a:	70 09       	ld.w	r9,r8[0x0]
	otg_enable();
80007b7c:	af c9       	cbr	r9,0xe
80007b7e:	91 09       	st.w	r8[0x0],r9
80007b80:	70 09       	ld.w	r9,r8[0x0]
	otg_enable_id_interrupt();
80007b82:	af b9       	sbr	r9,0xf
80007b84:	91 09       	st.w	r8[0x0],r9
80007b86:	70 09       	ld.w	r9,r8[0x0]
	otg_ack_id_transition();
80007b88:	a1 a9       	sbr	r9,0x0
80007b8a:	91 09       	st.w	r8[0x0],r9
80007b8c:	30 17       	mov	r7,1
80007b8e:	fe 69 08 08 	mov	r9,-129016
	otg_freeze_clock();
80007b92:	93 07       	st.w	r9[0x0],r7
80007b94:	70 09       	ld.w	r9,r8[0x0]
	if (Is_otg_id_device()) {
80007b96:	af a9       	sbr	r9,0xe
80007b98:	91 09       	st.w	r8[0x0],r9
80007b9a:	fe 68 08 04 	mov	r8,-129020
80007b9e:	70 08       	ld.w	r8,r8[0x0]
80007ba0:	ed b8 00 0a 	bld	r8,0xa
		uhd_sleep_mode(UHD_STATE_WAIT_ID_HOST);
		UHC_MODE_CHANGE(false);
80007ba4:	c0 61       	brne	80007bb0 <otg_dual_enable+0x84>
80007ba6:	30 0c       	mov	r12,0
80007ba8:	fe b0 f2 fe 	rcall	800061a4 <usb_mode_change>
		udc_start();
	} else {
		UHC_MODE_CHANGE(true);
80007bac:	0e 9c       	mov	r12,r7
80007bae:	d8 22       	popm	r4-r7,pc
80007bb0:	0e 9c       	mov	r12,r7
		uhc_start();
80007bb2:	fe b0 f2 f9 	rcall	800061a4 <usb_mode_change>
80007bb6:	e0 a0 04 77 	rcall	800084a4 <uhc_start>
	return true;  // ID pin management has been enabled
# else
	uhd_sleep_mode(UHD_STATE_OFF);
	return false; // ID pin management has not been enabled
# endif
}
80007bba:	0e 9c       	mov	r12,r7
80007bbc:	d8 22       	popm	r4-r7,pc
80007bbe:	d7 03       	nop

80007bc0 <uhd_enable>:
80007bc0:	d4 21       	pushm	r4-r7,lr
80007bc2:	e1 b7 00 00 	mfsr	r7,0x0
80007bc6:	d3 03       	ssrf	0x10
80007bc8:	cb 2f       	rcall	80007b2c <otg_dual_enable>
80007bca:	c5 71       	brne	80007c78 <uhd_enable+0xb8>
80007bcc:	fe 6b 08 04 	mov	r11,-129020
80007bd0:	76 09       	ld.w	r9,r11[0x0]
80007bd2:	e2 19 04 00 	andl	r9,0x400,COH
		return;
	}

#ifdef USB_ID
	// Check that the host mode is selected by ID pin
	if (!Is_otg_id_host()) {
80007bd6:	c5 11       	brne	80007c78 <uhd_enable+0xb8>
80007bd8:	fe 78 10 00 	mov	r8,-61440
	otg_force_host_mode();
#endif

	// Enable USB hardware
#ifdef USB_VBOF
	uhd_output_vbof_pin();
80007bdc:	30 0a       	mov	r10,0
80007bde:	ea 1a 08 00 	orh	r10,0x800
80007be2:	91 6a       	st.w	r8[0x18],r10
80007be4:	91 aa       	st.w	r8[0x28],r10
80007be6:	91 2a       	st.w	r8[0x8],r10
80007be8:	f1 4a 00 88 	st.w	r8[136],r10
80007bec:	f1 4a 00 78 	st.w	r8[120],r10
80007bf0:	fe 68 08 00 	mov	r8,-129024
# if USB_VBOF_ACTIVE_LEVEL == HIGH
	uhd_set_vbof_active_high();
# else // USB_VBOF_ACTIVE_LEVEL == LOW
	uhd_set_vbof_active_low();
80007bf4:	70 0a       	ld.w	r10,r8[0x0]
80007bf6:	ad ba       	sbr	r10,0xd
80007bf8:	91 0a       	st.w	r8[0x0],r10
80007bfa:	70 0a       	ld.w	r10,r8[0x0]
# endif
#endif
	otg_enable_pad();
80007bfc:	ad aa       	sbr	r10,0xc
80007bfe:	91 0a       	st.w	r8[0x0],r10
80007c00:	70 0a       	ld.w	r10,r8[0x0]
	otg_enable();
80007c02:	af ba       	sbr	r10,0xf
80007c04:	91 0a       	st.w	r8[0x0],r10
80007c06:	e0 6a 1c f4 	mov	r10,7412

	uhd_ctrl_request_first = NULL;
	uhd_ctrl_request_last = NULL;
	uhd_ctrl_request_timeout = 0;
80007c0a:	b4 09       	st.h	r10[0x0],r9
	uhd_suspend_start = 0;
	uhd_resume_start = 0;
	uhd_b_suspend_requested = false;

	otg_unfreeze_clock();
80007c0c:	70 0a       	ld.w	r10,r8[0x0]
80007c0e:	af ca       	cbr	r10,0xe
80007c10:	91 0a       	st.w	r8[0x0],r10
	uhd_disable_high_speed_mode();
#  endif
#endif

	// Clear all interrupts that may have been set by a previous host mode
	AVR32_USBB.uhintclr = AVR32_USBB_UHINTCLR_DCONNIC_MASK
80007c12:	37 fa       	mov	r10,127
80007c14:	fe 68 00 00 	mov	r8,-131072
80007c18:	f1 4a 04 08 	st.w	r8[1032],r10
			| AVR32_USBB_UHINTCLR_DDISCIC_MASK | AVR32_USBB_UHINTCLR_HSOFIC_MASK
			| AVR32_USBB_UHINTCLR_HWUPIC_MASK | AVR32_USBB_UHINTCLR_RSMEDIC_MASK
			| AVR32_USBB_UHINTCLR_RSTIC_MASK | AVR32_USBB_UHINTCLR_RXRSMIC_MASK;
	otg_ack_vbus_transition();
80007c1c:	fe 6a 08 08 	mov	r10,-129016
80007c20:	30 2c       	mov	r12,2
80007c22:	95 0c       	st.w	r10[0x0],r12

	// Enable Vbus change and error interrupts
	// Disable automatic Vbus control after Vbus error
	Set_bits(AVR32_USBB.usbcon, AVR32_USBB_USBCON_VBUSHWC_MASK
80007c24:	f0 fa 08 00 	ld.w	r10,r8[2048]
80007c28:	e8 1a 01 0a 	orl	r10,0x10a
80007c2c:	f1 4a 08 00 	st.w	r8[2048],r10
# endif
#endif
	otg_enable_pad();
	otg_enable();

	uhd_ctrl_request_first = NULL;
80007c30:	e0 6a 1c e8 	mov	r10,7400
80007c34:	12 98       	mov	r8,r9
	uhd_ctrl_request_last = NULL;
80007c36:	95 09       	st.w	r10[0x0],r9
80007c38:	e0 6a 1c f0 	mov	r10,7408
	uhd_ctrl_request_timeout = 0;
	uhd_suspend_start = 0;
80007c3c:	95 09       	st.w	r10[0x0],r9
	uhd_resume_start = 0;
80007c3e:	e0 69 09 6c 	mov	r9,2412
	uhd_b_suspend_requested = false;
80007c42:	b2 88       	st.b	r9[0x0],r8
80007c44:	e0 69 09 6e 	mov	r9,2414
	// Enable Vbus change and error interrupts
	// Disable automatic Vbus control after Vbus error
	Set_bits(AVR32_USBB.usbcon, AVR32_USBB_USBCON_VBUSHWC_MASK
			|AVR32_USBB_USBCON_VBUSTE_MASK
			|AVR32_USBB_USBCON_VBERRE_MASK);
	uhd_enable_vbus();
80007c48:	b2 88       	st.b	r9[0x0],r8
80007c4a:	e0 69 09 6f 	mov	r9,2415
80007c4e:	b2 88       	st.b	r9[0x0],r8

	// Force Vbus interrupt when Vbus is always high
	// This is possible due to a short timing between a Host mode stop/start.
	if (Is_otg_vbus_high()) {
80007c50:	e0 68 02 00 	mov	r8,512
80007c54:	fe 69 08 0c 	mov	r9,-129012
		otg_raise_vbus_transition();
80007c58:	93 08       	st.w	r9[0x0],r8
	}

	// Enable main control interrupt
	// Connection, SOF and reset
	AVR32_USBB.uhinteset = AVR32_USBB_UHINTESET_DCONNIES_MASK
80007c5a:	76 08       	ld.w	r8,r11[0x0]
80007c5c:	ed b8 00 0b 	bld	r8,0xb
80007c60:	c0 21       	brne	80007c64 <uhd_enable+0xa4>
80007c62:	93 0c       	st.w	r9[0x0],r12
			| AVR32_USBB_UHINTESET_HSOFIES_MASK
			| AVR32_USBB_UHINTESET_RSTIES_MASK;

	otg_freeze_clock();
80007c64:	32 59       	mov	r9,37
80007c66:	fe 68 00 00 	mov	r8,-131072
80007c6a:	f1 49 04 18 	st.w	r8[1048],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80007c6e:	fe 69 08 00 	mov	r9,-129024
80007c72:	72 08       	ld.w	r8,r9[0x0]
      cpu_irq_enable();
80007c74:	af a8       	sbr	r8,0xe
   }

	barrier();
80007c76:	93 08       	st.w	r9[0x0],r8
80007c78:	e6 17 00 01 	andh	r7,0x1,COH
80007c7c:	c0 21       	brne	80007c80 <uhd_enable+0xc0>
80007c7e:	d5 03       	csrf	0x10
80007c80:	d8 22       	popm	r4-r7,pc
80007c82:	d7 03       	nop

80007c84 <otg_interrupt>:
80007c84:	d4 31       	pushm	r0-r7,lr
80007c86:	fe 68 08 04 	mov	r8,-129020
80007c8a:	70 09       	ld.w	r9,r8[0x0]
80007c8c:	ed b9 00 00 	bld	r9,0x0
80007c90:	c2 51       	brne	80007cda <otg_interrupt+0x56>
80007c92:	70 09       	ld.w	r9,r8[0x0]
{
	bool b_mode_device;

#ifdef USB_ID
	if (Is_otg_id_transition()) {
		while (!Is_otg_clock_usable());
80007c94:	ed b9 00 0e 	bld	r9,0xe
80007c98:	cf d1       	brne	80007c92 <otg_interrupt+0xe>
		otg_unfreeze_clock();
80007c9a:	fe 68 08 00 	mov	r8,-129024
80007c9e:	70 09       	ld.w	r9,r8[0x0]
80007ca0:	af c9       	cbr	r9,0xe
80007ca2:	91 09       	st.w	r8[0x0],r9
		otg_ack_id_transition();
80007ca4:	30 1c       	mov	r12,1
80007ca6:	fe 69 08 08 	mov	r9,-129016
80007caa:	93 0c       	st.w	r9[0x0],r12
		otg_freeze_clock();
80007cac:	70 09       	ld.w	r9,r8[0x0]
80007cae:	af a9       	sbr	r9,0xe
80007cb0:	91 09       	st.w	r8[0x0],r9
		if (Is_otg_id_device()) {
80007cb2:	fe 68 08 04 	mov	r8,-129020
80007cb6:	70 08       	ld.w	r8,r8[0x0]
80007cb8:	ed b8 00 0a 	bld	r8,0xa
80007cbc:	c0 91       	brne	80007cce <otg_interrupt+0x4a>
			uhc_stop(false);
80007cbe:	30 0c       	mov	r12,0
80007cc0:	e0 a0 03 ee 	rcall	8000849c <uhc_stop>
			UHC_MODE_CHANGE(false);
80007cc4:	30 0c       	mov	r12,0
80007cc6:	fe b0 f2 6f 	rcall	800061a4 <usb_mode_change>
80007cca:	e0 8f 03 2e 	bral	80008326 <otg_interrupt+0x6a2>
			udc_start();
		} else {
			udc_stop();
			UHC_MODE_CHANGE(true);
80007cce:	fe b0 f2 6b 	rcall	800061a4 <usb_mode_change>
			uhc_start();
80007cd2:	e0 a0 03 e9 	rcall	800084a4 <uhc_start>
80007cd6:	e0 8f 03 28 	bral	80008326 <otg_interrupt+0x6a2>
		}
		return;
	}
	b_mode_device = Is_otg_id_device();
80007cda:	70 08       	ld.w	r8,r8[0x0]
#else
	b_mode_device = Is_otg_device_mode_forced();
#endif

	// Redirection to host or device interrupt
	if (b_mode_device) {
80007cdc:	ed b8 00 0a 	bld	r8,0xa
80007ce0:	e0 80 03 1f 	breq	8000831e <otg_interrupt+0x69a>
static void uhd_interrupt(void)
{
	uint8_t pipe_int;

	// Manage SOF interrupt
	if (Is_uhd_sof()) {
80007ce4:	fe 6a 04 04 	mov	r10,-130044
80007ce8:	74 08       	ld.w	r8,r10[0x0]
80007cea:	ed b8 00 05 	bld	r8,0x5
80007cee:	e0 81 00 83 	brne	80007df4 <otg_interrupt+0x170>
		uhd_ack_sof();
80007cf2:	32 09       	mov	r9,32
80007cf4:	fe 68 04 08 	mov	r8,-130040
80007cf8:	91 09       	st.w	r8[0x0],r9
			return;
		}
	}

	// Manage a delay to enter in suspend
	if (uhd_suspend_start) {
80007cfa:	e0 69 09 6c 	mov	r9,2412
80007cfe:	13 88       	ld.ub	r8,r9[0x0]
80007d00:	58 08       	cp.w	r8,0
		if (--uhd_suspend_start == 0) {
80007d02:	c2 80       	breq	80007d52 <otg_interrupt+0xce>
80007d04:	20 18       	sub	r8,1
80007d06:	5c 58       	castu.b	r8
80007d08:	b2 88       	st.b	r9[0x0],r8
80007d0a:	c0 80       	breq	80007d1a <otg_interrupt+0x96>
80007d0c:	e0 8f 03 09 	bral	8000831e <otg_interrupt+0x69a>
#ifdef AVR32_USBB_USBSTA_SPEED_HIGH // If UTMI
			while (115<uhd_get_frame_position()) {
#else
			while (185<uhd_get_frame_position()) {
#endif
				if (Is_uhd_disconnection()) {
80007d10:	74 08       	ld.w	r8,r10[0x0]
80007d12:	ed b8 00 01 	bld	r8,0x1
80007d16:	c0 41       	brne	80007d1e <otg_interrupt+0x9a>
			// then wait end of SOF generation
			// to be sure that disable SOF has been accepted
#ifdef AVR32_USBB_USBSTA_SPEED_HIGH // If UTMI
			while (115<uhd_get_frame_position()) {
#else
			while (185<uhd_get_frame_position()) {
80007d18:	c0 a8       	rjmp	80007d2c <otg_interrupt+0xa8>
80007d1a:	fe 69 04 20 	mov	r9,-130016
80007d1e:	72 08       	ld.w	r8,r9[0x0]
80007d20:	f1 d8 c2 08 	bfextu	r8,r8,0x10,0x8
80007d24:	e0 48 00 b9 	cp.w	r8,185
80007d28:	fe 9b ff f4 	brhi	80007d10 <otg_interrupt+0x8c>
#endif
				if (Is_uhd_disconnection()) {
					break;
				}
			}
			uhd_disable_sof();
80007d2c:	fe 69 04 00 	mov	r9,-130048
80007d30:	72 08       	ld.w	r8,r9[0x0]
80007d32:	a9 c8       	cbr	r8,0x8

			// Ack previous wakeup and resumes interrupts
			AVR32_USBB.uhintclr = AVR32_USBB_UHINTCLR_HWUPIC_MASK
80007d34:	93 08       	st.w	r9[0x0],r8
80007d36:	fe 68 00 00 	mov	r8,-131072
80007d3a:	35 89       	mov	r9,88
80007d3c:	f1 49 04 08 	st.w	r8[1032],r9
					|AVR32_USBB_UHINTCLR_RSMEDIC_MASK
					|AVR32_USBB_UHINTCLR_RXRSMIC_MASK;

			// Enable wakeup/resumes interrupts
			AVR32_USBB.uhinteset = AVR32_USBB_UHINTESET_HWUPIES_MASK
80007d40:	f1 49 04 18 	st.w	r8[1048],r9
					|AVR32_USBB_UHINTESET_RSMEDIES_MASK
					|AVR32_USBB_UHINTESET_RXRSMIES_MASK;

			otg_freeze_clock();
80007d44:	fe 69 08 00 	mov	r9,-129024
80007d48:	72 08       	ld.w	r8,r9[0x0]
80007d4a:	af a8       	sbr	r8,0xe
80007d4c:	93 08       	st.w	r9[0x0],r8
80007d4e:	e0 8f 02 e8 	bral	8000831e <otg_interrupt+0x69a>
			uhd_sleep_mode(UHD_STATE_SUSPEND);
		}
		return; // Abort SOF events
	}
	// Manage a delay to exit of suspend
	if (uhd_resume_start) {
80007d52:	e0 69 09 6e 	mov	r9,2414
80007d56:	13 88       	ld.ub	r8,r9[0x0]
		if (--uhd_resume_start == 0) {
80007d58:	58 08       	cp.w	r8,0
80007d5a:	c1 b0       	breq	80007d90 <otg_interrupt+0x10c>
80007d5c:	20 18       	sub	r8,1
80007d5e:	5c 58       	castu.b	r8
80007d60:	b2 88       	st.b	r9[0x0],r8
80007d62:	e0 81 02 de 	brne	8000831e <otg_interrupt+0x69a>
			// Restore pipes unfreezed
			for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
				if ((uhd_pipes_unfreeze >> pipe) & 0x01) {
80007d66:	fe 69 06 24 	mov	r9,-129500
					uhd_unfreeze_pipe(pipe);
80007d6a:	e0 6b 09 6d 	mov	r11,2413
	// Manage a delay to exit of suspend
	if (uhd_resume_start) {
		if (--uhd_resume_start == 0) {
			// Restore pipes unfreezed
			for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
				if ((uhd_pipes_unfreeze >> pipe) & 0x01) {
80007d6e:	e2 6a 00 00 	mov	r10,131072
80007d72:	2f f8       	sub	r8,-1
80007d74:	17 8c       	ld.ub	r12,r11[0x0]
80007d76:	f8 08 08 4c 	asr	r12,r12,r8
					uhd_unfreeze_pipe(pipe);
80007d7a:	ed bc 00 00 	bld	r12,0x0
	}
	// Manage a delay to exit of suspend
	if (uhd_resume_start) {
		if (--uhd_resume_start == 0) {
			// Restore pipes unfreezed
			for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
80007d7e:	c0 21       	brne	80007d82 <otg_interrupt+0xfe>
80007d80:	93 0a       	st.w	r9[0x0],r10
				if ((uhd_pipes_unfreeze >> pipe) & 0x01) {
					uhd_unfreeze_pipe(pipe);
				}
			}
			uhc_notify_resume();
80007d82:	2f c9       	sub	r9,-4
80007d84:	58 68       	cp.w	r8,6
80007d86:	cf 61       	brne	80007d72 <otg_interrupt+0xee>
80007d88:	e0 a0 03 9c 	rcall	800084c0 <uhc_notify_resume>
		}
		return; // Abort SOF events
	}
	// Manage the timeout on endpoint control transfer
	if (uhd_ctrl_request_timeout) {
80007d8c:	e0 8f 02 c9 	bral	8000831e <otg_interrupt+0x69a>
80007d90:	e0 68 1c f4 	mov	r8,7412
		// Setup request on-going
		if (--uhd_ctrl_request_timeout == 0) {
80007d94:	90 09       	ld.sh	r9,r8[0x0]
80007d96:	58 09       	cp.w	r9,0
80007d98:	c0 f0       	breq	80007db6 <otg_interrupt+0x132>
80007d9a:	90 09       	ld.sh	r9,r8[0x0]
80007d9c:	20 19       	sub	r9,1
			// Stop request
			uhd_freeze_pipe(0);
80007d9e:	b0 09       	st.h	r8[0x0],r9
80007da0:	90 08       	ld.sh	r8,r8[0x0]
80007da2:	58 08       	cp.w	r8,0
80007da4:	c0 91       	brne	80007db6 <otg_interrupt+0x132>
			uhd_ctrl_request_end(UHD_TRANS_TIMEOUT);
80007da6:	e2 69 00 00 	mov	r9,131072
80007daa:	fe 68 05 f0 	mov	r8,-129552
80007dae:	30 7c       	mov	r12,7
80007db0:	91 09       	st.w	r8[0x0],r9
	}
	// Manage the timeouts on endpoint transfer
	uhd_pipe_job_t *ptr_job;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		ptr_job = &uhd_pipe_job[pipe-1];
		if (ptr_job->busy == true) {
80007db2:	fe b0 fc 4f 	rcall	80007650 <uhd_ctrl_request_end>
80007db6:	e0 67 08 f4 	mov	r7,2292
			if (ptr_job->timeout) {
				// Timeout enabled on this job
				if (--ptr_job->timeout == 0) {
80007dba:	30 06       	mov	r6,0
80007dbc:	6e 08       	ld.w	r8,r7[0x0]
80007dbe:	58 08       	cp.w	r8,0
	// Manage the timeouts on endpoint transfer
	uhd_pipe_job_t *ptr_job;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		ptr_job = &uhd_pipe_job[pipe-1];
		if (ptr_job->busy == true) {
			if (ptr_job->timeout) {
80007dc0:	c0 f4       	brge	80007dde <otg_interrupt+0x15a>
80007dc2:	8e 19       	ld.sh	r9,r7[0x2]
				// Timeout enabled on this job
				if (--ptr_job->timeout == 0) {
80007dc4:	f2 c8 00 01 	sub	r8,r9,1
80007dc8:	5c 88       	casts.h	r8
					// Abort job
					uhd_ep_abort_pipe(pipe,UHD_TRANS_TIMEOUT);
80007dca:	58 09       	cp.w	r9,0
80007dcc:	c0 90       	breq	80007dde <otg_interrupt+0x15a>
80007dce:	ae 18       	st.h	r7[0x2],r8
80007dd0:	58 08       	cp.w	r8,0
80007dd2:	c0 61       	brne	80007dde <otg_interrupt+0x15a>
80007dd4:	ec cc ff ff 	sub	r12,r6,-1
			uhd_ctrl_request_end(UHD_TRANS_TIMEOUT);
		}
	}
	// Manage the timeouts on endpoint transfer
	uhd_pipe_job_t *ptr_job;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
80007dd8:	30 7b       	mov	r11,7
80007dda:	fe b0 fa fd 	rcall	800073d4 <uhd_ep_abort_pipe>
				}
			}
		}
	}
	// Notify the UHC
	uhc_notify_sof(false);
80007dde:	2f f6       	sub	r6,-1
80007de0:	2e c7       	sub	r7,-20

	// Notify the user application
	UHC_SOF_EVENT();
80007de2:	58 66       	cp.w	r6,6
80007de4:	ce c1       	brne	80007dbc <otg_interrupt+0x138>
80007de6:	30 0c       	mov	r12,0
80007de8:	e0 a0 03 1c 	rcall	80008420 <uhc_notify_sof>
80007dec:	fe b0 f1 e1 	rcall	800061ae <usb_sof>
80007df0:	e0 8f 02 97 	bral	8000831e <otg_interrupt+0x69a>
80007df4:	fe 69 00 00 	mov	r9,-131072
80007df8:	f2 fc 04 04 	ld.w	r12,r9[1028]
80007dfc:	f2 f8 04 10 	ld.w	r8,r9[1040]
80007e00:	a9 8c       	lsr	r12,0x8
80007e02:	f9 e8 02 8c 	and	r12,r12,r8>>0x8
80007e06:	a7 bc       	sbr	r12,0x7
80007e08:	5c 9c       	brev	r12
80007e0a:	f8 0c 12 00 	clz	r12,r12
80007e0e:	e0 81 01 1d 	brne	80008048 <otg_interrupt+0x3c4>
80007e12:	30 78       	mov	r8,7
80007e14:	f3 48 06 20 	st.w	r9[1568],r8
80007e18:	fe 68 05 30 	mov	r8,-129744
80007e1c:	70 09       	ld.w	r9,r8[0x0]
80007e1e:	ed b9 00 02 	bld	r9,0x2
		uhd_sof_interrupt();
		return;
	}

	// Manage pipe interrupts
	pipe_int = uhd_get_interrupt_pipe_number();
80007e22:	c4 71       	brne	80007eb0 <otg_interrupt+0x22c>
80007e24:	fe 6b 05 f0 	mov	r11,-129552
80007e28:	e2 6a 00 00 	mov	r10,131072
80007e2c:	97 0a       	st.w	r11[0x0],r10
80007e2e:	30 49       	mov	r9,4
80007e30:	fe 68 05 60 	mov	r8,-129696
80007e34:	91 09       	st.w	r8[0x0],r9
80007e36:	18 9e       	mov	lr,r12
80007e38:	e0 69 1c e8 	mov	r9,7400
	if (pipe_int == 0) {
80007e3c:	72 09       	ld.w	r9,r9[0x0]
{
	// A setup request is on-going
	Assert(uhd_ctrl_request_timeout!=0);

	// Disable setup, IN and OUT interrupts of control endpoint
	AVR32_USBB.upcon0clr = AVR32_USBB_UPCON0CLR_TXSTPEC_MASK
80007e3e:	13 97       	ld.ub	r7,r9[0x1]
80007e40:	f8 07 18 00 	cp.b	r7,r12
			| AVR32_USBB_UPCON0CLR_RXINEC_MASK
			| AVR32_USBB_UPCON0CLR_TXOUTEC_MASK;

	// Search event on control endpoint
	if (Is_uhd_setup_ready(0)) {
80007e44:	c1 64       	brge	80007e70 <otg_interrupt+0x1ec>
80007e46:	fe 6c 05 00 	mov	r12,-129792
80007e4a:	78 09       	ld.w	r9,r12[0x0]
80007e4c:	e0 19 fc ff 	andl	r9,0xfcff
		// SETUP packet sent
		uhd_freeze_pipe(0);
80007e50:	a9 a9       	sbr	r9,0x8
80007e52:	99 09       	st.w	r12[0x0],r9
80007e54:	30 19       	mov	r9,1
80007e56:	91 09       	st.w	r8[0x0],r9
80007e58:	e0 6c 00 80 	mov	r12,128
		uhd_ack_setup_ready(0);
80007e5c:	91 0c       	st.w	r8[0x0],r12
80007e5e:	97 09       	st.w	r11[0x0],r9
80007e60:	fe 68 06 20 	mov	r8,-129504
		Assert(uhd_ctrl_request_phase == UHD_CTRL_REQ_PHASE_SETUP);

		// Start DATA phase
		if ((uhd_ctrl_request_first->req.bmRequestType & USB_REQ_DIR_MASK)
80007e64:	e0 69 40 00 	mov	r9,16384
80007e68:	91 09       	st.w	r8[0x0],r9
80007e6a:	91 0a       	st.w	r8[0x0],r10
80007e6c:	30 29       	mov	r9,2
80007e6e:	c1 e8       	rjmp	80007eaa <otg_interrupt+0x226>
 * \brief Starts the DATA IN phase on control endpoint
 */
static void uhd_ctrl_phase_data_in_start(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_DATA_IN;
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_IN);
80007e70:	f3 3e 00 08 	ld.ub	lr,r9[8]
80007e74:	13 f9       	ld.ub	r9,r9[0x7]
80007e76:	fd e9 10 89 	or	r9,lr,r9<<0x8
80007e7a:	f8 09 19 00 	cp.h	r9,r12
	uhd_ack_in_received(0);
80007e7e:	e0 81 00 bf 	brne	80007ffc <otg_interrupt+0x378>
	uhd_ack_short_packet(0);
80007e82:	fe 6c 05 00 	mov	r12,-129792
80007e86:	78 09       	ld.w	r9,r12[0x0]
	uhd_enable_in_received_interrupt(0);
80007e88:	e0 19 fc ff 	andl	r9,0xfcff
	uhd_ack_fifocon(0);
80007e8c:	a9 a9       	sbr	r9,0x8
80007e8e:	99 09       	st.w	r12[0x0],r9
80007e90:	30 19       	mov	r9,1
80007e92:	91 09       	st.w	r8[0x0],r9
	uhd_unfreeze_pipe(0);
80007e94:	e0 6c 00 80 	mov	r12,128
 * \internal
 * \brief Starts the DATA IN phase on control endpoint
 */
static void uhd_ctrl_phase_data_in_start(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_DATA_IN;
80007e98:	91 0c       	st.w	r8[0x0],r12
		// Start DATA phase
		if ((uhd_ctrl_request_first->req.bmRequestType & USB_REQ_DIR_MASK)
				== USB_REQ_DIR_IN ) {
			uhd_ctrl_phase_data_in_start();
		} else {
			if (uhd_ctrl_request_first->req.wLength) {
80007e9a:	97 09       	st.w	r11[0x0],r9
80007e9c:	fe 68 06 20 	mov	r8,-129504
80007ea0:	e0 69 40 00 	mov	r9,16384
80007ea4:	91 09       	st.w	r8[0x0],r9
80007ea6:	91 0a       	st.w	r8[0x0],r10
80007ea8:	30 39       	mov	r9,3
80007eaa:	e0 68 1c e4 	mov	r8,7396
 * \brief Starts the ZLP IN phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_in(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_IN;
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_IN);
80007eae:	c6 c9       	rjmp	80008186 <otg_interrupt+0x502>
80007eb0:	70 0c       	ld.w	r12,r8[0x0]
80007eb2:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80007eb6:	e0 80 00 8d 	breq	80007fd0 <otg_interrupt+0x34c>
	uhd_ack_in_received(0);
80007eba:	fe 69 05 c0 	mov	r9,-129600
	uhd_ack_short_packet(0);
80007ebe:	72 08       	ld.w	r8,r9[0x0]
80007ec0:	ed b8 00 11 	bld	r8,0x11
	uhd_enable_in_received_interrupt(0);
80007ec4:	cf d1       	brne	80007ebe <otg_interrupt+0x23a>
	uhd_ack_fifocon(0);
80007ec6:	fe 68 05 60 	mov	r8,-129696
80007eca:	30 19       	mov	r9,1
80007ecc:	91 09       	st.w	r8[0x0],r9
80007ece:	e0 68 1c e4 	mov	r8,7396
 * \internal
 * \brief Starts the ZLP IN phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_in(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_IN;
80007ed2:	70 08       	ld.w	r8,r8[0x0]
80007ed4:	58 28       	cp.w	r8,2
80007ed6:	c0 50       	breq	80007ee0 <otg_interrupt+0x25c>
				uhd_ctrl_phase_zlp_in();
			}
		}
		return;
	}
	if (Is_uhd_in_received(0)) {
80007ed8:	58 38       	cp.w	r8,3
80007eda:	e0 81 02 22 	brne	8000831e <otg_interrupt+0x69a>
80007ede:	c7 78       	rjmp	80007fcc <otg_interrupt+0x348>
80007ee0:	fe 68 05 30 	mov	r8,-129744
		// In case of low USB speed and with a high CPU frequency,
		// a ACK from host can be always running on USB line
		// then wait end of ACK on IN pipe.
		while(!Is_uhd_pipe_frozen(0));
80007ee4:	30 02       	mov	r2,0
80007ee6:	ea 12 d0 00 	orh	r2,0xd000
80007eea:	70 06       	ld.w	r6,r8[0x0]
80007eec:	e0 63 1c e8 	mov	r3,7400

		// IN packet received
		uhd_ack_in_received(0);
80007ef0:	70 00       	ld.w	r0,r8[0x0]
80007ef2:	ed d6 c2 88 	bfextu	r6,r6,0x14,0x8
		switch(uhd_ctrl_request_phase) {
80007ef6:	30 07       	mov	r7,0
80007ef8:	30 04       	mov	r4,0
80007efa:	e0 65 1c ec 	mov	r5,7404
80007efe:	fe 61 04 24 	mov	r1,-130012
80007f02:	c1 08       	rjmp	80007f22 <otg_interrupt+0x29e>
80007f04:	05 39       	ld.ub	r9,r2++
	bool b_short_packet;
	uint8_t *ptr_ep_data;
	uint8_t nb_byte_received;

	// Get information to read data
	nb_byte_received = uhd_byte_count(0);
80007f06:	74 38       	ld.w	r8,r10[0xc]
80007f08:	10 c9       	st.b	r8++,r9
	//! In HUB mode, the control pipe is always configured to 64B
	//! thus the short packet flag must be computed
	b_short_packet = (nb_byte_received != uhd_get_pipe_size(0));
	uhd_ack_short_packet(0);
#else
	b_short_packet = Is_uhd_short_packet(0);
80007f0a:	95 38       	st.w	r10[0xc],r8
80007f0c:	8a 08       	ld.sh	r8,r5[0x0]
80007f0e:	2f f8       	sub	r8,-1
	bool b_short_packet;
	uint8_t *ptr_ep_data;
	uint8_t nb_byte_received;

	// Get information to read data
	nb_byte_received = uhd_byte_count(0);
80007f10:	aa 08       	st.h	r5[0x0],r8
#endif

	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
80007f12:	ed de c0 08 	bfextu	r6,lr,0x0,0x8
	bool b_short_packet;
	uint8_t *ptr_ep_data;
	uint8_t nb_byte_received;

	// Get information to read data
	nb_byte_received = uhd_byte_count(0);
80007f16:	66 08       	ld.w	r8,r3[0x0]
80007f18:	f1 09 00 10 	ld.sh	r9,r8[16]
#endif

	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
80007f1c:	20 19       	sub	r9,1
		*uhd_ctrl_request_first->payload++ = *ptr_ep_data++;
		uhd_ctrl_nb_trans++;
80007f1e:	f1 59 00 10 	st.h	r8[16],r9

	if (!uhd_ctrl_request_first->payload_size && nb_byte_received) {
		// payload buffer is full to store data remaining
		if (uhd_ctrl_request_first->callback_run == NULL
				|| !uhd_ctrl_request_first->callback_run(
				uhd_get_configured_address(0),
80007f22:	66 0a       	ld.w	r10,r3[0x0]
80007f24:	ee 06 18 00 	cp.b	r6,r7

	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
		*uhd_ctrl_request_first->payload++ = *ptr_ep_data++;
80007f28:	5f 18       	srne	r8
80007f2a:	f5 09 00 10 	ld.sh	r9,r10[16]
		uhd_ctrl_nb_trans++;
80007f2e:	ec ce 00 01 	sub	lr,r6,1
80007f32:	e8 09 19 00 	cp.h	r9,r4
		uhd_ctrl_request_first->payload_size--;
		nb_byte_received--;
80007f36:	5f 1c       	srne	r12
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
		*uhd_ctrl_request_first->payload++ = *ptr_ep_data++;
		uhd_ctrl_nb_trans++;
		uhd_ctrl_request_first->payload_size--;
80007f38:	f4 cb ff f4 	sub	r11,r10,-12
80007f3c:	f1 ec 00 0c 	and	r12,r8,r12
80007f40:	ee 0c 18 00 	cp.b	r12,r7
#endif

	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
80007f44:	ce 01       	brne	80007f04 <otg_interrupt+0x280>
80007f46:	e8 09 19 00 	cp.h	r9,r4
80007f4a:	5f 09       	sreq	r9
80007f4c:	12 68       	and	r8,r9
80007f4e:	ee 08 18 00 	cp.b	r8,r7
		*uhd_ctrl_request_first->payload++ = *ptr_ep_data++;
		uhd_ctrl_nb_trans++;
		uhd_ctrl_request_first->payload_size--;
		nb_byte_received--;
80007f52:	c0 b0       	breq	80007f68 <otg_interrupt+0x2e4>
#endif

	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
80007f54:	74 58       	ld.w	r8,r10[0x14]
80007f56:	58 08       	cp.w	r8,0
80007f58:	c1 60       	breq	80007f84 <otg_interrupt+0x300>
		nb_byte_received--;
	}

	if (!uhd_ctrl_request_first->payload_size && nb_byte_received) {
		// payload buffer is full to store data remaining
		if (uhd_ctrl_request_first->callback_run == NULL
80007f5a:	62 0c       	ld.w	r12,r1[0x0]
80007f5c:	2f 0a       	sub	r10,-16
#endif

	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
80007f5e:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80007f62:	5d 18       	icall	r8
80007f64:	cd f1       	brne	80007f22 <otg_interrupt+0x29e>
80007f66:	c0 f8       	rjmp	80007f84 <otg_interrupt+0x300>
		uhd_ctrl_nb_trans++;
		uhd_ctrl_request_first->payload_size--;
		nb_byte_received--;
	}

	if (!uhd_ctrl_request_first->payload_size && nb_byte_received) {
80007f68:	f5 38 00 08 	ld.ub	r8,r10[8]
80007f6c:	e0 69 1c ec 	mov	r9,7404
80007f70:	15 fa       	ld.ub	r10,r10[0x7]
80007f72:	92 09       	ld.sh	r9,r9[0x0]
80007f74:	f1 ea 10 88 	or	r8,r8,r10<<0x8
		// payload buffer is full to store data remaining
		if (uhd_ctrl_request_first->callback_run == NULL
80007f78:	f0 09 19 00 	cp.h	r9,r8
				|| !uhd_ctrl_request_first->callback_run(
				uhd_get_configured_address(0),
80007f7c:	c0 40       	breq	80007f84 <otg_interrupt+0x300>
		nb_byte_received--;
	}

	if (!uhd_ctrl_request_first->payload_size && nb_byte_received) {
		// payload buffer is full to store data remaining
		if (uhd_ctrl_request_first->callback_run == NULL
80007f7e:	e2 10 00 80 	andl	r0,0x80,COH
80007f82:	c1 90       	breq	80007fb4 <otg_interrupt+0x330>
80007f84:	fe 69 05 00 	mov	r9,-129792
80007f88:	72 08       	ld.w	r8,r9[0x0]
80007f8a:	e0 18 fc ff 	andl	r8,0xfcff
80007f8e:	a9 b8       	sbr	r8,0x9
80007f90:	93 08       	st.w	r9[0x0],r8
80007f92:	30 28       	mov	r8,2
80007f94:	fe 69 05 60 	mov	r9,-129696
		// thus the data load can restart.
		goto uhd_ctrl_receiv_in_read_data;
	}

	// Test short packet
	if ((uhd_ctrl_nb_trans == uhd_ctrl_request_first->req.wLength)
80007f98:	93 08       	st.w	r9[0x0],r8
80007f9a:	fe 69 05 f0 	mov	r9,-129552
80007f9e:	93 08       	st.w	r9[0x0],r8
80007fa0:	e0 69 40 00 	mov	r9,16384
80007fa4:	fe 68 06 20 	mov	r8,-129504
80007fa8:	91 09       	st.w	r8[0x0],r9
80007faa:	30 4a       	mov	r10,4
80007fac:	e0 69 1c e4 	mov	r9,7396
80007fb0:	93 0a       	st.w	r9[0x0],r10
 * \brief Starts the ZLP OUT phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_out(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_OUT;
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
80007fb2:	c0 a8       	rjmp	80007fc6 <otg_interrupt+0x342>
80007fb4:	30 19       	mov	r9,1
80007fb6:	fe 68 05 f0 	mov	r8,-129552
80007fba:	91 09       	st.w	r8[0x0],r9
80007fbc:	fe 68 06 20 	mov	r8,-129504
	uhd_ack_out_ready(0);
80007fc0:	e0 69 40 00 	mov	r9,16384
80007fc4:	91 09       	st.w	r8[0x0],r9
80007fc6:	e2 69 00 00 	mov	r9,131072
	uhd_enable_out_ready_interrupt(0);
80007fca:	cd e8       	rjmp	80008186 <otg_interrupt+0x502>
80007fcc:	30 0c       	mov	r12,0
	uhd_ack_fifocon(0);
80007fce:	c3 a8       	rjmp	80008042 <otg_interrupt+0x3be>
80007fd0:	70 09       	ld.w	r9,r8[0x0]
80007fd2:	ed b9 00 01 	bld	r9,0x1
80007fd6:	c1 71       	brne	80008004 <otg_interrupt+0x380>
 * \internal
 * \brief Starts the ZLP OUT phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_out(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_OUT;
80007fd8:	e2 69 00 00 	mov	r9,131072
80007fdc:	fe 68 05 f0 	mov	r8,-129552
		uhd_ctrl_phase_zlp_out();
		return;
	}

	// Send a new IN packet request
	uhd_enable_in_received_interrupt(0);
80007fe0:	91 09       	st.w	r8[0x0],r9
80007fe2:	fe 68 05 60 	mov	r8,-129696
80007fe6:	30 29       	mov	r9,2
	uhd_ack_fifocon(0);
80007fe8:	91 09       	st.w	r8[0x0],r9
80007fea:	e0 68 1c e4 	mov	r8,7396
80007fee:	70 08       	ld.w	r8,r8[0x0]
80007ff0:	58 18       	cp.w	r8,1
	uhd_unfreeze_pipe(0);
80007ff2:	c0 50       	breq	80007ffc <otg_interrupt+0x378>
80007ff4:	58 48       	cp.w	r8,4
80007ff6:	e0 81 01 94 	brne	8000831e <otg_interrupt+0x69a>
		switch(uhd_ctrl_request_phase) {
		case UHD_CTRL_REQ_PHASE_DATA_IN:
			uhd_ctrl_phase_data_in();
			break;
		case UHD_CTRL_REQ_PHASE_ZLP_IN:
			uhd_ctrl_request_end(UHD_TRANS_NOERROR);
80007ffa:	c2 48       	rjmp	80008042 <otg_interrupt+0x3be>
			Assert(false);
			break;
		}
		return;
	}
	if (Is_uhd_out_ready(0)) {
80007ffc:	fe b0 f8 c8 	rcall	8000718c <uhd_ctrl_phase_data_out>
80008000:	e0 8f 01 8f 	bral	8000831e <otg_interrupt+0x69a>
		// OUT packet sent
		uhd_freeze_pipe(0);
80008004:	70 09       	ld.w	r9,r8[0x0]
80008006:	e2 19 00 40 	andl	r9,0x40,COH
8000800a:	c0 70       	breq	80008018 <otg_interrupt+0x394>
8000800c:	34 09       	mov	r9,64
		uhd_ack_out_ready(0);
8000800e:	fe 68 05 60 	mov	r8,-129696
80008012:	30 4c       	mov	r12,4
80008014:	91 09       	st.w	r8[0x0],r9
		switch(uhd_ctrl_request_phase) {
80008016:	c1 68       	rjmp	80008042 <otg_interrupt+0x3be>
80008018:	70 08       	ld.w	r8,r8[0x0]
8000801a:	ed b8 00 03 	bld	r8,0x3
8000801e:	e0 81 01 80 	brne	8000831e <otg_interrupt+0x69a>
80008022:	fe 6a 06 80 	mov	r10,-129408
		case UHD_CTRL_REQ_PHASE_DATA_OUT:
			uhd_ctrl_phase_data_out();
80008026:	74 08       	ld.w	r8,r10[0x0]
80008028:	95 09       	st.w	r10[0x0],r9
8000802a:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
			Assert(false);
			break;
		}
		return;
	}
	if (Is_uhd_stall(0)) {
8000802e:	20 18       	sub	r8,1
80008030:	58 28       	cp.w	r8,2
80008032:	e0 88 00 04 	brls	8000803a <otg_interrupt+0x3b6>
		// Stall Handshake received
		uhd_ack_stall(0);
80008036:	30 6c       	mov	r12,6
80008038:	c0 58       	rjmp	80008042 <otg_interrupt+0x3be>
8000803a:	fe c9 de be 	sub	r9,pc,-8514
8000803e:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		uhd_ctrl_request_end(UHD_TRANS_STALL);
		return;
	}
	if (Is_uhd_pipe_error(0)) {
80008042:	fe b0 fb 07 	rcall	80007650 <uhd_ctrl_request_end>
80008046:	c6 c9       	rjmp	8000831e <otg_interrupt+0x69a>
80008048:	30 78       	mov	r8,7
8000804a:	f0 0c 18 00 	cp.b	r12,r8
 *
 * \return UHD transfer error
 */
static uhd_trans_status_t uhd_pipe_get_error(uint8_t pipe)
{
	uint32_t error = uhd_error_status(pipe) &
8000804e:	c6 60       	breq	8000811a <otg_interrupt+0x496>
80008050:	f8 08 15 02 	lsl	r8,r12,0x2
			(AVR32_USBB_UPERR0_DATATGL_MASK |
			AVR32_USBB_UPERR0_TIMEOUT_MASK |
			AVR32_USBB_UPERR0_PID_MASK |
			AVR32_USBB_UPERR0_DATAPID_MASK);
	uhd_ack_all_errors(pipe);
80008054:	fe 6b 05 c0 	mov	r11,-129600
80008058:	f0 0b 00 0a 	add	r10,r8,r11
8000805c:	74 09       	ld.w	r9,r10[0x0]
8000805e:	ed b9 00 0c 	bld	r9,0xc
80008062:	c1 11       	brne	80008084 <otg_interrupt+0x400>
80008064:	fe 6b 05 30 	mov	r11,-129744
80008068:	f0 0b 00 09 	add	r9,r8,r11
		uhd_ctrl_request_end(UHD_TRANS_STALL);
		return;
	}
	if (Is_uhd_pipe_error(0)) {
		// Get and ack error
		uhd_ctrl_request_end(uhd_pipe_get_error(0));
8000806c:	72 0b       	ld.w	r11,r9[0x0]
8000806e:	f7 db c1 82 	bfextu	r11,r11,0xc,0x2
	if (pipe_int == 0) {
		// Interrupt acked by control endpoint managed
		uhd_ctrl_interrupt();
		return;
	}
	if (pipe_int != AVR32_USBB_EPT_NUM) {
80008072:	c0 91       	brne	80008084 <otg_interrupt+0x400>
80008074:	e0 38 f9 e0 	sub	r8,129504
 *
 * \param pipe  Pipe number
 */
static void uhd_pipe_interrupt(uint8_t pipe)
{
	if (Is_uhd_bank_interrupt_enabled(pipe) && (0==uhd_nb_busy_bank(pipe))) {
80008078:	e0 69 10 00 	mov	r9,4096
8000807c:	91 09       	st.w	r8[0x0],r9
8000807e:	fe b0 f9 6f 	rcall	8000735c <uhd_pipe_finish_job>
80008082:	c4 e9       	rjmp	8000831e <otg_interrupt+0x69a>
80008084:	74 09       	ld.w	r9,r10[0x0]
80008086:	ed b9 00 01 	bld	r9,0x1
8000808a:	c1 b1       	brne	800080c0 <otg_interrupt+0x43c>
8000808c:	fe 6a 05 30 	mov	r10,-129744
80008090:	f0 0a 00 09 	add	r9,r8,r10
80008094:	72 09       	ld.w	r9,r9[0x0]
80008096:	ed b9 00 01 	bld	r9,0x1
8000809a:	c1 31       	brne	800080c0 <otg_interrupt+0x43c>
		uhd_disable_bank_interrupt(pipe);
8000809c:	30 2a       	mov	r10,2
8000809e:	fe 6c 06 20 	mov	r12,-129504
800080a2:	f0 0c 00 09 	add	r9,r8,r12
		uhd_pipe_finish_job(pipe, UHD_TRANS_NOERROR);
800080a6:	93 0a       	st.w	r9[0x0],r10
800080a8:	fe 6c 05 60 	mov	r12,-129696
800080ac:	f0 0c 00 0b 	add	r11,r8,r12
800080b0:	97 0a       	st.w	r11[0x0],r10
800080b2:	e0 6a 40 00 	mov	r10,16384
800080b6:	93 0a       	st.w	r9[0x0],r10
800080b8:	e2 6a 00 00 	mov	r10,131072
800080bc:	93 0a       	st.w	r9[0x0],r10
800080be:	c6 08       	rjmp	8000817e <otg_interrupt+0x4fa>
800080c0:	fe 6b 05 30 	mov	r11,-129744
		return;
	}
	if (Is_uhd_out_ready_interrupt_enabled(pipe) && Is_uhd_out_ready(pipe)) {
800080c4:	f0 0b 00 0a 	add	r10,r8,r11
800080c8:	74 09       	ld.w	r9,r10[0x0]
800080ca:	e2 19 00 40 	andl	r9,0x40,COH
800080ce:	c0 e0       	breq	800080ea <otg_interrupt+0x466>
800080d0:	fe 6a 05 60 	mov	r10,-129696
800080d4:	f0 0a 00 09 	add	r9,r8,r10
800080d8:	34 0a       	mov	r10,64
800080da:	93 0a       	st.w	r9[0x0],r10
		uhd_disable_out_ready_interrupt(pipe);
800080dc:	e0 38 fa 10 	sub	r8,129552
800080e0:	e4 69 00 00 	mov	r9,262144
800080e4:	30 4b       	mov	r11,4
800080e6:	91 09       	st.w	r8[0x0],r9
		// One bank is free then send a ZLP
		uhd_ack_out_ready(pipe);
800080e8:	c1 68       	rjmp	80008114 <otg_interrupt+0x490>
800080ea:	74 0a       	ld.w	r10,r10[0x0]
800080ec:	ed ba 00 03 	bld	r10,0x3
800080f0:	e0 81 01 17 	brne	8000831e <otg_interrupt+0x69a>
		uhd_ack_fifocon(pipe);
800080f4:	e0 38 f9 80 	sub	r8,129408
		uhd_unfreeze_pipe(pipe);
800080f8:	70 0a       	ld.w	r10,r8[0x0]
800080fa:	91 09       	st.w	r8[0x0],r9
800080fc:	f1 da c0 04 	bfextu	r8,r10,0x0,0x4
		uhd_enable_bank_interrupt(pipe);
		return;
	}
	if (Is_uhd_stall(pipe)) {
80008100:	20 18       	sub	r8,1
80008102:	58 28       	cp.w	r8,2
80008104:	e0 88 00 04 	brls	8000810c <otg_interrupt+0x488>
80008108:	30 6b       	mov	r11,6
8000810a:	c0 58       	rjmp	80008114 <otg_interrupt+0x490>
8000810c:	fe c9 df 90 	sub	r9,pc,-8304
		uhd_ack_stall(pipe);
80008110:	f2 08 03 2b 	ld.w	r11,r9[r8<<0x2]
80008114:	fe b0 f9 60 	rcall	800073d4 <uhd_ep_abort_pipe>
80008118:	c0 39       	rjmp	8000831e <otg_interrupt+0x69a>
8000811a:	f2 fc 04 04 	ld.w	r12,r9[1028]
		uhd_reset_data_toggle(pipe);
8000811e:	f2 fb 04 10 	ld.w	r11,r9[1040]
80008122:	b9 9c       	lsr	r12,0x19
		uhd_ep_abort_pipe(pipe, UHD_TRANS_STALL);
80008124:	f9 eb 03 9c 	and	r12,r12,r11>>0x19
		uhd_enable_bank_interrupt(pipe);
		return;
	}
	if (Is_uhd_stall(pipe)) {
		uhd_ack_stall(pipe);
		uhd_reset_data_toggle(pipe);
80008128:	a7 ac       	sbr	r12,0x6
		uhd_ep_abort_pipe(pipe, UHD_TRANS_STALL);
		return;
	}
	if (Is_uhd_pipe_error(pipe)) {
8000812a:	5c 9c       	brev	r12
8000812c:	f8 0c 12 00 	clz	r12,r12
80008130:	2f fc       	sub	r12,-1
80008132:	f0 0c 18 00 	cp.b	r12,r8
 *
 * \return UHD transfer error
 */
static uhd_trans_status_t uhd_pipe_get_error(uint8_t pipe)
{
	uint32_t error = uhd_error_status(pipe) &
80008136:	c4 10       	breq	800081b8 <otg_interrupt+0x534>
80008138:	f8 08 15 04 	lsl	r8,r12,0x4
			(AVR32_USBB_UPERR0_DATATGL_MASK |
			AVR32_USBB_UPERR0_TIMEOUT_MASK |
			AVR32_USBB_UPERR0_PID_MASK |
			AVR32_USBB_UPERR0_DATAPID_MASK);
	uhd_ack_all_errors(pipe);
8000813c:	e0 38 f9 00 	sub	r8,129280
80008140:	70 39       	ld.w	r9,r8[0xc]
80008142:	ed b9 00 00 	bld	r9,0x0
80008146:	e0 80 00 ec 	breq	8000831e <otg_interrupt+0x69a>
8000814a:	70 39       	ld.w	r9,r8[0xc]
8000814c:	b1 89       	lsr	r9,0x10
8000814e:	c0 d0       	breq	80008168 <otg_interrupt+0x4e4>
80008150:	e0 6a 08 f4 	mov	r10,2292
		uhd_ep_abort_pipe(pipe, UHD_TRANS_STALL);
		return;
	}
	if (Is_uhd_pipe_error(pipe)) {
		// Get and ack error
		uhd_ep_abort_pipe(pipe, uhd_pipe_get_error(pipe));
80008154:	f8 c8 00 01 	sub	r8,r12,1
	if (pipe_int != AVR32_USBB_EPT_NUM) {
		// Interrupt acked by bulk/interrupt/isochronous endpoint
		uhd_pipe_interrupt(pipe_int);
		return;
	}
	pipe_int = uhd_get_pipe_dma_interrupt_number();
80008158:	f0 08 00 28 	add	r8,r8,r8<<0x2
8000815c:	f4 08 00 28 	add	r8,r10,r8<<0x2
80008160:	70 3a       	ld.w	r10,r8[0xc]
80008162:	12 1a       	sub	r10,r9
80008164:	91 2a       	st.w	r8[0x8],r10
80008166:	91 3a       	st.w	r8[0xc],r10
80008168:	f8 08 15 02 	lsl	r8,r12,0x2
8000816c:	fe 6b 05 00 	mov	r11,-129792
	if (pipe_int != AVR32_USBB_EPT_NUM) {
80008170:	f0 0b 00 0a 	add	r10,r8,r11
80008174:	74 0a       	ld.w	r10,r10[0x0]
static void uhd_pipe_interrupt_dma(uint8_t pipe)
{
	uhd_pipe_job_t *ptr_job;
	uint32_t nb_remaining;

	if (uhd_pipe_dma_get_status(pipe)
80008176:	f5 da c1 02 	bfextu	r10,r10,0x8,0x2
8000817a:	58 2a       	cp.w	r10,2
8000817c:	c0 71       	brne	8000818a <otg_interrupt+0x506>
8000817e:	e0 38 fa 10 	sub	r8,129552
80008182:	e0 69 10 00 	mov	r9,4096
80008186:	91 09       	st.w	r8[0x0],r9
			& AVR32_USBB_UHDMA1_STATUS_CH_EN_MASK) {
		return; // Ignore EOT_STA interrupt
	}
	// Save number of data no transfered
	nb_remaining = (uhd_pipe_dma_get_status(pipe) &
80008188:	cc b8       	rjmp	8000831e <otg_interrupt+0x69a>
8000818a:	fe 6a 05 c0 	mov	r10,-129600
			AVR32_USBB_UHDMA1_STATUS_CH_BYTE_CNT_MASK)
			>> AVR32_USBB_UHDMA1_STATUS_CH_BYTE_CNT_OFFSET;
	if (nb_remaining) {
		// Get job corresponding at endpoint
		ptr_job = &uhd_pipe_job[pipe - 1];
8000818e:	f0 0a 00 0b 	add	r11,r8,r10
80008192:	76 0a       	ld.w	r10,r11[0x0]
80008194:	ed ba 00 11 	bld	r10,0x11
80008198:	c0 d0       	breq	800081b2 <otg_interrupt+0x52e>
8000819a:	58 09       	cp.w	r9,0

		// Transfer no complete (short packet or ZLP) then:
		// Update number of transfered data
		ptr_job->nb_trans -= nb_remaining;
8000819c:	c0 70       	breq	800081aa <otg_interrupt+0x526>
8000819e:	e0 38 fa 10 	sub	r8,129552
800081a2:	e2 69 00 00 	mov	r9,131072

		// Set transfer complete to stop the transfer
		ptr_job->buf_size = ptr_job->nb_trans;
	}

	if (uhd_is_pipe_out(pipe)) {
800081a6:	91 09       	st.w	r8[0x0],r9
800081a8:	c0 58       	rjmp	800081b2 <otg_interrupt+0x52e>
800081aa:	76 08       	ld.w	r8,r11[0x0]
800081ac:	ed b8 00 11 	bld	r8,0x11
800081b0:	cf d1       	brne	800081aa <otg_interrupt+0x526>
800081b2:	fe b0 f9 41 	rcall	80007434 <uhd_pipe_trans_complet>
800081b6:	cb 48       	rjmp	8000831e <otg_interrupt+0x69a>
800081b8:	74 08       	ld.w	r8,r10[0x0]
		// Wait that all banks are free to freeze clock of OUT endpoint
		// and call callback
		uhd_enable_bank_interrupt(pipe);
800081ba:	e2 18 00 04 	andl	r8,0x4,COH
800081be:	c0 d0       	breq	800081d8 <otg_interrupt+0x554>
800081c0:	fe 68 04 08 	mov	r8,-130040
800081c4:	30 49       	mov	r9,4
	} else {
		if (!Is_uhd_pipe_frozen(pipe)) {
800081c6:	91 09       	st.w	r8[0x0],r9
800081c8:	e0 68 08 f0 	mov	r8,2288
800081cc:	70 08       	ld.w	r8,r8[0x0]
800081ce:	58 08       	cp.w	r8,0
800081d0:	e0 80 00 a7 	breq	8000831e <otg_interrupt+0x69a>
800081d4:	5d 18       	icall	r8
			// Pipe is not freeze in case of :
			// - incomplete transfer when the request number INRQ is not complete.
			// - low USB speed and with a high CPU frequency,
			// a ACK from host can be always running on USB line.

			if (nb_remaining) {
800081d6:	ca 48       	rjmp	8000831e <otg_interrupt+0x69a>
800081d8:	74 0a       	ld.w	r10,r10[0x0]
				// Freeze pipe in case of incomplete transfer
				uhd_freeze_pipe(pipe);
800081da:	ed ba 00 01 	bld	r10,0x1
800081de:	c2 31       	brne	80008224 <otg_interrupt+0x5a0>
800081e0:	fe 6a 04 10 	mov	r10,-130032
800081e4:	74 0a       	ld.w	r10,r10[0x0]
			} else {
				// Wait freeze in case of ASK on going
				while (!Is_uhd_pipe_frozen(pipe)) {
800081e6:	ed ba 00 01 	bld	r10,0x1
800081ea:	c1 d1       	brne	80008224 <otg_interrupt+0x5a0>
800081ec:	30 2a       	mov	r10,2
				}
			}
		}
		uhd_pipe_trans_complet(pipe);
800081ee:	fe 6b 04 08 	mov	r11,-130040
800081f2:	97 0a       	st.w	r11[0x0],r10
		// Interrupt DMA acked by bulk/interrupt/isochronous endpoint
		uhd_pipe_interrupt_dma(pipe_int);
		return;
	}
	// USB bus reset detection
	if (Is_uhd_reset_sent()) {
800081f4:	fe 6b 04 14 	mov	r11,-130028
800081f8:	97 0a       	st.w	r11[0x0],r10
800081fa:	fe 6b 04 00 	mov	r11,-130048
		uhd_ack_reset_sent();
800081fe:	76 0a       	ld.w	r10,r11[0x0]
80008200:	a9 da       	cbr	r10,0x9
80008202:	97 0a       	st.w	r11[0x0],r10
		if (uhd_reset_callback != NULL) {
80008204:	35 8a       	mov	r10,88
80008206:	f3 4a 04 14 	st.w	r9[1044],r10
8000820a:	fe 69 04 18 	mov	r9,-130024
			uhd_reset_callback();
8000820e:	30 1a       	mov	r10,1
80008210:	93 0a       	st.w	r9[0x0],r10
		}
		return;
	}

	// Manage dis/connection event
	if (Is_uhd_disconnection() && Is_uhd_disconnection_int_enabled()) {
80008212:	e0 69 09 6c 	mov	r9,2412
80008216:	10 9c       	mov	r12,r8
80008218:	b2 88       	st.b	r9[0x0],r8
8000821a:	e0 69 09 6e 	mov	r9,2414
8000821e:	b2 88       	st.b	r9[0x0],r8
80008220:	c2 58       	rjmp	8000826a <otg_interrupt+0x5e6>
80008222:	d7 03       	nop
80008224:	fe 68 04 04 	mov	r8,-130044
		uhd_ack_disconnection();
80008228:	70 08       	ld.w	r8,r8[0x0]
8000822a:	ed b8 00 00 	bld	r8,0x0
		uhd_disable_disconnection_int();
8000822e:	c2 11       	brne	80008270 <otg_interrupt+0x5ec>
80008230:	fe 68 04 10 	mov	r8,-130032
		// Stop reset signal, in case of disconnection during reset
		uhd_stop_reset();
80008234:	70 08       	ld.w	r8,r8[0x0]
80008236:	ed b8 00 00 	bld	r8,0x0
8000823a:	c1 b1       	brne	80008270 <otg_interrupt+0x5ec>
8000823c:	fe 68 04 08 	mov	r8,-130040
		// Disable wakeup/resumes interrupts,
		// in case of disconnection during suspend mode
		AVR32_USBB.uhinteclr = AVR32_USBB_UHINTECLR_HWUPIEC_MASK
80008240:	30 1c       	mov	r12,1
80008242:	91 0c       	st.w	r8[0x0],r12
				| AVR32_USBB_UHINTECLR_RSMEDIEC_MASK
				| AVR32_USBB_UHINTECLR_RXRSMIEC_MASK;
		uhd_sleep_mode(UHD_STATE_DISCONNECT);
		uhd_enable_connection_int();
80008244:	fe 68 04 14 	mov	r8,-130028
80008248:	91 0c       	st.w	r8[0x0],r12
8000824a:	fe 68 04 18 	mov	r8,-130024
		uhd_suspend_start = 0;
		uhd_resume_start = 0;
		uhc_notify_connection(false);
8000824e:	30 29       	mov	r9,2
		AVR32_USBB.uhinteclr = AVR32_USBB_UHINTECLR_HWUPIEC_MASK
				| AVR32_USBB_UHINTECLR_RSMEDIEC_MASK
				| AVR32_USBB_UHINTECLR_RXRSMIEC_MASK;
		uhd_sleep_mode(UHD_STATE_DISCONNECT);
		uhd_enable_connection_int();
		uhd_suspend_start = 0;
80008250:	fe 6a 04 00 	mov	r10,-130048
		uhd_resume_start = 0;
80008254:	91 09       	st.w	r8[0x0],r9
80008256:	74 08       	ld.w	r8,r10[0x0]
80008258:	a9 a8       	sbr	r8,0x8
8000825a:	95 08       	st.w	r10[0x0],r8
8000825c:	e0 68 09 6c 	mov	r8,2412
80008260:	30 09       	mov	r9,0
80008262:	b0 89       	st.b	r8[0x0],r9
80008264:	e0 68 09 6e 	mov	r8,2414
80008268:	b0 89       	st.b	r8[0x0],r9
8000826a:	e0 a0 03 43 	rcall	800088f0 <uhc_notify_connection>
8000826e:	c5 88       	rjmp	8000831e <otg_interrupt+0x69a>
80008270:	fe 69 08 04 	mov	r9,-129020
		uhc_notify_connection(false);
		return;
	}
	if (Is_uhd_connection() && Is_uhd_connection_int_enabled()) {
80008274:	72 08       	ld.w	r8,r9[0x0]
80008276:	ed b8 00 03 	bld	r8,0x3
8000827a:	c0 81       	brne	8000828a <otg_interrupt+0x606>
8000827c:	30 89       	mov	r9,8
8000827e:	fe 68 08 08 	mov	r8,-129016
80008282:	91 09       	st.w	r8[0x0],r9
80008284:	fe b0 ef 92 	rcall	800061a8 <usb_vbus_error>
80008288:	c4 b8       	rjmp	8000831e <otg_interrupt+0x69a>
8000828a:	72 08       	ld.w	r8,r9[0x0]
		uhd_ack_connection();
8000828c:	ed b8 00 0e 	bld	r8,0xe
80008290:	cf d1       	brne	8000828a <otg_interrupt+0x606>
80008292:	fe 69 08 00 	mov	r9,-129024
		uhd_disable_connection_int();
80008296:	72 08       	ld.w	r8,r9[0x0]
80008298:	af c8       	cbr	r8,0xe
		uhd_enable_disconnection_int();
8000829a:	93 08       	st.w	r9[0x0],r8
8000829c:	fe 68 04 10 	mov	r8,-130032
		uhd_enable_sof();
800082a0:	70 08       	ld.w	r8,r8[0x0]
800082a2:	ed b8 00 06 	bld	r8,0x6
800082a6:	c2 51       	brne	800082f0 <otg_interrupt+0x66c>
800082a8:	fe 68 04 04 	mov	r8,-130044
		uhd_sleep_mode(UHD_STATE_IDLE);
		uhd_suspend_start = 0;
800082ac:	70 09       	ld.w	r9,r8[0x0]
800082ae:	ed b9 00 06 	bld	r9,0x6
		uhd_resume_start = 0;
800082b2:	c0 90       	breq	800082c4 <otg_interrupt+0x640>
800082b4:	70 09       	ld.w	r9,r8[0x0]
		uhc_notify_connection(true);
800082b6:	ed b9 00 03 	bld	r9,0x3
800082ba:	c0 50       	breq	800082c4 <otg_interrupt+0x640>
		return;
	}

	// Manage Vbus error
	if (Is_uhd_vbus_error_interrupt()) {
800082bc:	70 08       	ld.w	r8,r8[0x0]
800082be:	ed b8 00 04 	bld	r8,0x4
800082c2:	c1 71       	brne	800082f0 <otg_interrupt+0x66c>
800082c4:	35 89       	mov	r9,88
800082c6:	fe 68 00 00 	mov	r8,-131072
		uhd_ack_vbus_error_interrupt();
800082ca:	f1 49 04 14 	st.w	r8[1044],r9
800082ce:	fe 6a 04 00 	mov	r10,-130048
		UHC_VBUS_ERROR();
800082d2:	74 08       	ld.w	r8,r10[0x0]
800082d4:	a9 a8       	sbr	r8,0x8
		return;
	}

	// Check USB clock ready after asynchronous interrupt
	while (!Is_otg_clock_usable());
800082d6:	95 08       	st.w	r10[0x0],r8
800082d8:	fe 69 04 04 	mov	r9,-130044
800082dc:	72 08       	ld.w	r8,r9[0x0]
	otg_unfreeze_clock();
800082de:	ed b8 00 03 	bld	r8,0x3
800082e2:	c0 20       	breq	800082e6 <otg_interrupt+0x662>
800082e4:	72 08       	ld.w	r8,r9[0x0]
800082e6:	33 29       	mov	r9,50

	if (Is_uhd_wakeup_interrupt_enabled() && (Is_uhd_wakeup() ||
800082e8:	e0 68 09 6e 	mov	r8,2414
800082ec:	b0 89       	st.b	r8[0x0],r9
800082ee:	c1 88       	rjmp	8000831e <otg_interrupt+0x69a>
800082f0:	fe 69 08 04 	mov	r9,-129020
800082f4:	72 08       	ld.w	r8,r9[0x0]
800082f6:	ed b8 00 01 	bld	r8,0x1
800082fa:	c1 21       	brne	8000831e <otg_interrupt+0x69a>
800082fc:	30 2a       	mov	r10,2
800082fe:	fe 68 08 08 	mov	r8,-129016
80008302:	91 0a       	st.w	r8[0x0],r10
80008304:	72 0c       	ld.w	r12,r9[0x0]
80008306:	e2 1c 08 00 	andl	r12,0x800,COH
8000830a:	c0 30       	breq	80008310 <otg_interrupt+0x68c>
8000830c:	30 1c       	mov	r12,1
8000830e:	c0 68       	rjmp	8000831a <otg_interrupt+0x696>
			Is_uhd_downstream_resume() || Is_uhd_upstream_resume())) {
		// Disable wakeup/resumes interrupts
		AVR32_USBB.uhinteclr = AVR32_USBB_UHINTECLR_HWUPIEC_MASK
80008310:	fe 69 08 00 	mov	r9,-129024
80008314:	72 08       	ld.w	r8,r9[0x0]
80008316:	af a8       	sbr	r8,0xe
80008318:	93 08       	st.w	r9[0x0],r8
				| AVR32_USBB_UHINTECLR_RSMEDIEC_MASK
				| AVR32_USBB_UHINTECLR_RXRSMIEC_MASK;
		uhd_enable_sof();
8000831a:	fe b0 ef 46 	rcall	800061a6 <usb_vbus_change>
8000831e:	fe 68 00 00 	mov	r8,-131072
80008322:	f0 f8 08 18 	ld.w	r8,r8[2072]
		if ((!Is_uhd_downstream_resume())
80008326:	d4 32       	popm	r0-r7,lr
80008328:	d6 03       	rete
8000832a:	d7 03       	nop

8000832c <print_hex>:
  print(usart, tmp);
}


void print_hex(volatile avr32_usart_t *usart, unsigned long n)
{
8000832c:	d4 01       	pushm	lr
8000832e:	20 3d       	sub	sp,12
  char tmp[9];
  int i;

  // Convert the given number to an ASCII hexadecimal representation.
  tmp[8] = '\0';
80008330:	30 08       	mov	r8,0
  // Transmit the resulting string with the given USART.
  print(usart, tmp);
}


void print_hex(volatile avr32_usart_t *usart, unsigned long n)
80008332:	fa ca 00 01 	sub	r10,sp,1
{
  char tmp[9];
  int i;

  // Convert the given number to an ASCII hexadecimal representation.
  tmp[8] = '\0';
80008336:	fb 68 00 08 	st.b	sp[8],r8
  for (i = 7; i >= 0; i--)
  {
    tmp[i] = HEX_DIGITS[n & 0xF];
8000833a:	fe c9 e1 a2 	sub	r9,pc,-7774
{
  char tmp[9];
  int i;

  // Convert the given number to an ASCII hexadecimal representation.
  tmp[8] = '\0';
8000833e:	fa c8 ff f9 	sub	r8,sp,-7
  for (i = 7; i >= 0; i--)
  {
    tmp[i] = HEX_DIGITS[n & 0xF];
80008342:	fd db c0 04 	bfextu	lr,r11,0x0,0x4
80008346:	f2 0e 07 0e 	ld.ub	lr,r9[lr]
    n >>= 4;
8000834a:	b0 8e       	st.b	r8[0x0],lr
8000834c:	a5 8b       	lsr	r11,0x4
  char tmp[9];
  int i;

  // Convert the given number to an ASCII hexadecimal representation.
  tmp[8] = '\0';
  for (i = 7; i >= 0; i--)
8000834e:	20 18       	sub	r8,1
80008350:	14 38       	cp.w	r8,r10


void print(volatile avr32_usart_t *usart, const char *str)
{
  // Invoke the USART driver to transmit the input string with the given USART.
  usart_write_line(usart, str);
80008352:	cf 81       	brne	80008342 <print_hex+0x16>
80008354:	1a 9b       	mov	r11,sp
80008356:	fe b0 f6 53 	rcall	80006ffc <usart_write_line>
    n >>= 4;
  }

  // Transmit the resulting string with the given USART.
  print(usart, tmp);
}
8000835a:	2f dd       	sub	sp,-12
8000835c:	d8 02       	popm	pc
8000835e:	d7 03       	nop

80008360 <print_dbg_hex>:
80008360:	d4 01       	pushm	lr
80008362:	18 9b       	mov	r11,r12


void print_dbg_hex(unsigned long n)
{
  // Redirection to the debug USART.
  print_hex(DBG_USART, n);
80008364:	fe 7c 18 00 	mov	r12,-59392
80008368:	ce 2f       	rcall	8000832c <print_hex>
8000836a:	d8 02       	popm	pc

8000836c <print_ulong>:
}
8000836c:	d4 21       	pushm	r4-r7,lr
8000836e:	20 3d       	sub	sp,12
80008370:	30 08       	mov	r8,0
80008372:	1a 99       	mov	r9,sp
{
  char tmp[11];
  int i = sizeof(tmp) - 1;

  // Convert the given number to an ASCII decimal representation.
  tmp[i] = '\0';
80008374:	fb 68 00 0a 	st.b	sp[10],r8
80008378:	30 a8       	mov	r8,10
  do
  {
    tmp[--i] = '0' + n % 10;
8000837a:	10 9a       	mov	r10,r8
8000837c:	f6 0a 0d 06 	divu	r6,r11,r10
80008380:	20 18       	sub	r8,1
80008382:	0e 9b       	mov	r11,r7
80008384:	2d 0b       	sub	r11,-48
80008386:	f2 08 0b 0b 	st.b	r9[r8],r11
    n /= 10;
8000838a:	0c 9b       	mov	r11,r6
  } while (n);
8000838c:	58 06       	cp.w	r6,0
8000838e:	cf 71       	brne	8000837c <print_ulong+0x10>


void print(volatile avr32_usart_t *usart, const char *str)
{
  // Invoke the USART driver to transmit the input string with the given USART.
  usart_write_line(usart, str);
80008390:	f2 08 00 0b 	add	r11,r9,r8
80008394:	fe b0 f6 34 	rcall	80006ffc <usart_write_line>
    n /= 10;
  } while (n);

  // Transmit the resulting string with the given USART.
  print(usart, tmp + i);
}
80008398:	2f dd       	sub	sp,-12
8000839a:	d8 22       	popm	r4-r7,pc

8000839c <print_dbg_ulong>:
8000839c:	d4 01       	pushm	lr
8000839e:	18 9b       	mov	r11,r12


void print_dbg_ulong(unsigned long n)
{
  // Redirection to the debug USART.
  print_ulong(DBG_USART, n);
800083a0:	fe 7c 18 00 	mov	r12,-59392
800083a4:	ce 4f       	rcall	8000836c <print_ulong>
800083a6:	d8 02       	popm	pc

800083a8 <print_dbg>:
}
800083a8:	d4 01       	pushm	lr
800083aa:	18 9b       	mov	r11,r12
800083ac:	fe 7c 18 00 	mov	r12,-59392


void print(volatile avr32_usart_t *usart, const char *str)
{
  // Invoke the USART driver to transmit the input string with the given USART.
  usart_write_line(usart, str);
800083b0:	fe b0 f6 26 	rcall	80006ffc <usart_write_line>

void print_dbg(const char *str)
{
  // Redirection to the debug USART.
  print(DBG_USART, str);
}
800083b4:	d8 02       	popm	pc
800083b6:	d7 03       	nop

800083b8 <init_dbg_rs232_ex>:
800083b8:	d4 21       	pushm	r4-r7,lr
800083ba:	20 3d       	sub	sp,12
    .baudrate = baudrate,
    .charlength = 8,
    .paritytype = USART_NO_PARITY,
    .stopbits = USART_1_STOPBIT,
    .channelmode = USART_NORMAL_CHMODE
  };
800083bc:	30 08       	mov	r8,0
800083be:	fb 68 00 08 	st.b	sp[8],r8
800083c2:	ba 38       	st.h	sp[0x6],r8
800083c4:	30 88       	mov	r8,8
800083c6:	ba c8       	st.b	sp[0x4],r8
800083c8:	30 48       	mov	r8,4
  init_dbg_rs232_ex(DBG_USART_BAUDRATE, pba_hz);
}


void init_dbg_rs232_ex(unsigned long baudrate, long pba_hz)
{
800083ca:	16 97       	mov	r7,r11
    .baudrate = baudrate,
    .charlength = 8,
    .paritytype = USART_NO_PARITY,
    .stopbits = USART_1_STOPBIT,
    .channelmode = USART_NORMAL_CHMODE
  };
800083cc:	50 0c       	stdsp	sp[0x0],r12

  // Setup GPIO for debug USART.
  gpio_enable_module(DBG_USART_GPIO_MAP,
800083ce:	30 2b       	mov	r11,2
    .baudrate = baudrate,
    .charlength = 8,
    .paritytype = USART_NO_PARITY,
    .stopbits = USART_1_STOPBIT,
    .channelmode = USART_NORMAL_CHMODE
  };
800083d0:	ba d8       	st.b	sp[0x5],r8

  // Setup GPIO for debug USART.
  gpio_enable_module(DBG_USART_GPIO_MAP,
800083d2:	fe cc e2 4a 	sub	r12,pc,-7606
800083d6:	fe b0 f3 29 	rcall	80006a28 <gpio_enable_module>
                     sizeof(DBG_USART_GPIO_MAP) / sizeof(DBG_USART_GPIO_MAP[0]));

  // Initialize it in RS232 mode.
  usart_init_rs232(DBG_USART, &dbg_usart_options, pba_hz);
800083da:	0e 9a       	mov	r10,r7
800083dc:	1a 9b       	mov	r11,sp
800083de:	fe 7c 18 00 	mov	r12,-59392
800083e2:	fe b0 f6 35 	rcall	8000704c <usart_init_rs232>
}
800083e6:	2f dd       	sub	sp,-12
800083e8:	d8 22       	popm	r4-r7,pc
800083ea:	d7 03       	nop

800083ec <init_dbg_rs232>:
800083ec:	d4 01       	pushm	lr
800083ee:	18 9b       	mov	r11,r12
800083f0:	e0 6c e1 00 	mov	r12,57600
static const char HEX_DIGITS[16] = "0123456789ABCDEF";


void init_dbg_rs232(long pba_hz)
{
  init_dbg_rs232_ex(DBG_USART_BAUDRATE, pba_hz);
800083f4:	ce 2f       	rcall	800083b8 <init_dbg_rs232_ex>
800083f6:	d8 02       	popm	pc

800083f8 <uhc_enumeration_step2>:
 * \param callback Callback to call at the end of timeout
 */
static void uhc_enable_timeout_callback(uint8_t timeout,
		uhc_sof_timeout_callback_t callback)
{
	uhc_sof_timeout_callback = callback;
800083f8:	fe c9 ff 2c 	sub	r9,pc,-212
800083fc:	e0 68 09 90 	mov	r8,2448
	uhc_sof_timeout = timeout;
80008400:	91 09       	st.w	r8[0x0],r9
80008402:	31 49       	mov	r9,20
 * Lets USB line in IDLE state during 20ms.
 */
static void uhc_enumeration_step2(void)
{
	uhc_enable_timeout_callback(20, uhc_enumeration_step3);
}
80008404:	e0 68 1c f6 	mov	r8,7414
80008408:	b0 89       	st.b	r8[0x0],r9
8000840a:	5e fc       	retal	r12

8000840c <uhc_enumeration_step8>:
8000840c:	fe c9 fd fc 	sub	r9,pc,-516
80008410:	e0 68 09 90 	mov	r8,2448
 */
static void uhc_enable_timeout_callback(uint8_t timeout,
		uhc_sof_timeout_callback_t callback)
{
	uhc_sof_timeout_callback = callback;
	uhc_sof_timeout = timeout;
80008414:	91 09       	st.w	r8[0x0],r9
80008416:	36 49       	mov	r9,100
 */
static void uhc_enumeration_step8(void)
{
	// Wait 100ms
	uhc_enable_timeout_callback(100, uhc_enumeration_step9);
}
80008418:	e0 68 1c f6 	mov	r8,7414
8000841c:	b0 89       	st.b	r8[0x0],r9
8000841e:	5e fc       	retal	r12

80008420 <uhc_notify_sof>:
80008420:	d4 21       	pushm	r4-r7,lr
80008422:	fe c8 e2 7a 	sub	r8,pc,-7558
80008426:	18 97       	mov	r7,r12

void uhc_notify_sof(bool b_micro)
{
	// Call all UHIs
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
		if (uhc_uhis[i].sof_notify != NULL) {
80008428:	70 38       	ld.w	r8,r8[0xc]
8000842a:	58 08       	cp.w	r8,0
			uhc_uhis[i].sof_notify(b_micro);
8000842c:	c0 20       	breq	80008430 <uhc_notify_sof+0x10>
		}
	}

	if (!b_micro) {
8000842e:	5d 18       	icall	r8
80008430:	58 07       	cp.w	r7,0
		// Manage SOF timeout
		if (uhc_sof_timeout) {
80008432:	c0 e1       	brne	8000844e <uhc_notify_sof+0x2e>
80008434:	e0 69 1c f6 	mov	r9,7414
80008438:	13 88       	ld.ub	r8,r9[0x0]
			if (--uhc_sof_timeout == 0) {
8000843a:	58 08       	cp.w	r8,0
8000843c:	c0 90       	breq	8000844e <uhc_notify_sof+0x2e>
8000843e:	20 18       	sub	r8,1
80008440:	5c 58       	castu.b	r8
				uhc_sof_timeout_callback();
80008442:	b2 88       	st.b	r9[0x0],r8
80008444:	c0 51       	brne	8000844e <uhc_notify_sof+0x2e>
80008446:	e0 68 09 90 	mov	r8,2448
8000844a:	70 08       	ld.w	r8,r8[0x0]
8000844c:	5d 18       	icall	r8
8000844e:	d8 22       	popm	r4-r7,pc

80008450 <uhc_remotewakeup>:
80008450:	d4 01       	pushm	lr
80008452:	20 2d       	sub	sp,8
80008454:	e0 68 09 70 	mov	r8,2416
	usb_setup_req_t req;
	uhc_device_t *dev;

	dev = &g_uhc_device_root;
	while(1) {
		if (dev->conf_desc->bmAttributes & USB_CONFIG_ATTR_REMOTE_WAKEUP) {
80008458:	70 68       	ld.w	r8,r8[0x18]
8000845a:	11 f8       	ld.ub	r8,r8[0x7]
8000845c:	ed b8 00 05 	bld	r8,0x5
			if (b_enable) {
80008460:	c1 b1       	brne	80008496 <uhc_remotewakeup+0x46>
80008462:	58 0c       	cp.w	r12,0
				req.bRequest = USB_REQ_SET_FEATURE;
80008464:	c0 30       	breq	8000846a <uhc_remotewakeup+0x1a>
80008466:	30 38       	mov	r8,3
			} else {
				req.bRequest = USB_REQ_CLEAR_FEATURE;
80008468:	c0 28       	rjmp	8000846c <uhc_remotewakeup+0x1c>
8000846a:	30 18       	mov	r8,1
			req.bmRequestType = USB_REQ_RECIP_DEVICE
					|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_OUT;
			req.wValue = USB_DEV_FEATURE_REMOTE_WAKEUP;
			req.wIndex = 0;
			req.wLength = 0;
			uhd_setup_request(dev->address,&req,NULL,0,NULL,NULL);
8000846c:	ba 98       	st.b	sp[0x1],r8
				req.bRequest = USB_REQ_CLEAR_FEATURE;
			}
			req.bmRequestType = USB_REQ_RECIP_DEVICE
					|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_OUT;
			req.wValue = USB_DEV_FEATURE_REMOTE_WAKEUP;
			req.wIndex = 0;
8000846e:	30 09       	mov	r9,0
			req.wLength = 0;
80008470:	30 08       	mov	r8,0
				req.bRequest = USB_REQ_CLEAR_FEATURE;
			}
			req.bmRequestType = USB_REQ_RECIP_DEVICE
					|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_OUT;
			req.wValue = USB_DEV_FEATURE_REMOTE_WAKEUP;
			req.wIndex = 0;
80008472:	ba 38       	st.h	sp[0x6],r8
			req.wLength = 0;
			uhd_setup_request(dev->address,&req,NULL,0,NULL,NULL);
80008474:	ba 28       	st.h	sp[0x4],r8
80008476:	1a d9       	st.w	--sp,r9
			if (b_enable) {
				req.bRequest = USB_REQ_SET_FEATURE;
			} else {
				req.bRequest = USB_REQ_CLEAR_FEATURE;
			}
			req.bmRequestType = USB_REQ_RECIP_DEVICE
80008478:	12 98       	mov	r8,r9
					|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_OUT;
			req.wValue = USB_DEV_FEATURE_REMOTE_WAKEUP;
8000847a:	ba c9       	st.b	sp[0x4],r9
8000847c:	30 19       	mov	r9,1
			req.wIndex = 0;
			req.wLength = 0;
			uhd_setup_request(dev->address,&req,NULL,0,NULL,NULL);
8000847e:	ba 39       	st.h	sp[0x6],r9
80008480:	e0 69 09 70 	mov	r9,2416
80008484:	fa cb ff fc 	sub	r11,sp,-4
80008488:	f3 3c 00 12 	ld.ub	r12,r9[18]
8000848c:	10 9a       	mov	r10,r8
8000848e:	10 99       	mov	r9,r8
80008490:	fe b0 f9 74 	rcall	80007778 <uhd_setup_request>
		dev = dev->next;
#else
		break;
#endif
	}
}
80008494:	2f fd       	sub	sp,-4
80008496:	2f ed       	sub	sp,-8
80008498:	d8 02       	popm	pc
8000849a:	d7 03       	nop

8000849c <uhc_stop>:
8000849c:	d4 01       	pushm	lr
8000849e:	fe b0 fb 13 	rcall	80007ac4 <uhd_disable>

void uhc_stop(bool b_id_stop)
{
	// Stop UHD
	uhd_disable(b_id_stop);
}
800084a2:	d8 02       	popm	pc

800084a4 <uhc_start>:
800084a4:	d4 01       	pushm	lr
800084a6:	3f f9       	mov	r9,-1
 *
 * @{
 */
void uhc_start(void)
{
	g_uhc_device_root.address = UHC_USB_ADD_NOT_VALID;
800084a8:	e0 68 09 70 	mov	r8,2416
800084ac:	f1 69 00 12 	st.b	r8[18],r9
	uhc_sof_timeout = 0; // No callback registered on a SOF timeout
800084b0:	30 09       	mov	r9,0
800084b2:	e0 68 1c f6 	mov	r8,7414
	uhd_enable();
800084b6:	b0 89       	st.b	r8[0x0],r9
}
800084b8:	fe b0 fb 84 	rcall	80007bc0 <uhd_enable>
800084bc:	d8 02       	popm	pc
800084be:	d7 03       	nop

800084c0 <uhc_notify_resume>:
800084c0:	d4 01       	pushm	lr
800084c2:	30 0c       	mov	r12,0
800084c4:	cc 6f       	rcall	80008450 <uhc_remotewakeup>
800084c6:	fe b0 ee 73 	rcall	800061ac <usb_wakeup>
}

void uhc_notify_resume(void)
{
	uhc_remotewakeup(false);
	UHC_WAKEUP_EVENT();
800084ca:	d8 02       	popm	pc

800084cc <uhc_enumeration_step3>:
}
800084cc:	d4 01       	pushm	lr
800084ce:	fe cc ff ea 	sub	r12,pc,-22
800084d2:	fe b0 f6 2b 	rcall	80007128 <uhd_send_reset>
800084d6:	d8 02       	popm	pc

800084d8 <uhc_enumeration_step7>:
 * Reset USB line.
 */
static void uhc_enumeration_step3(void)
{
	uhc_enumeration_reset(uhc_enumeration_step4);
}
800084d8:	d4 01       	pushm	lr
800084da:	fe cc 00 ce 	sub	r12,pc,206
800084de:	fe b0 f6 25 	rcall	80007128 <uhd_send_reset>
 * Reset USB line.
 */
static void uhc_enumeration_step7(void)
{
	uhc_enumeration_reset(uhc_enumeration_step8);
}
800084e2:	d8 02       	popm	pc

800084e4 <uhc_enumeration_step4>:
800084e4:	d4 01       	pushm	lr
800084e6:	fe b0 f6 13 	rcall	8000710c <uhd_get_speed>
800084ea:	e0 68 09 70 	mov	r8,2416
 * \brief Device enumeration step 4
 * Lets USB line in IDLE state during 100ms.
 */
static void uhc_enumeration_step4(void)
{
	uhc_dev_enum->speed = uhd_get_speed();
800084ee:	fe c9 ff 7e 	sub	r9,pc,-130
 * \param callback Callback to call at the end of timeout
 */
static void uhc_enable_timeout_callback(uint8_t timeout,
		uhc_sof_timeout_callback_t callback)
{
	uhc_sof_timeout_callback = callback;
800084f2:	91 5c       	st.w	r8[0x14],r12
	uhc_sof_timeout = timeout;
800084f4:	e0 68 09 90 	mov	r8,2448
800084f8:	91 09       	st.w	r8[0x0],r9
 */
static void uhc_enumeration_step4(void)
{
	uhc_dev_enum->speed = uhd_get_speed();
	uhc_enable_timeout_callback(100, uhc_enumeration_step5);
}
800084fa:	36 49       	mov	r9,100
800084fc:	e0 68 1c f6 	mov	r8,7414
80008500:	b0 89       	st.b	r8[0x0],r9
80008502:	d8 02       	popm	pc

80008504 <uhc_enumeration_error>:
80008504:	d4 21       	pushm	r4-r7,lr
80008506:	18 95       	mov	r5,r12
80008508:	58 7c       	cp.w	r12,7
8000850a:	c0 61       	brne	80008516 <uhc_enumeration_error+0x12>
8000850c:	30 09       	mov	r9,0
8000850e:	e0 68 09 8c 	mov	r8,2444
 */
static void uhc_enumeration_error(uhc_enum_status_t status)
{
	if (status == UHC_ENUM_DISCONNECT) {
		uhc_enum_try = 0;
		return; // Abort enumeration process
80008512:	b0 89       	st.b	r8[0x0],r9
	}
	uhd_ep_free(uhc_dev_enum->address, 0xFF);
80008514:	d8 22       	popm	r4-r7,pc
80008516:	e0 67 09 70 	mov	r7,2416
8000851a:	e0 6b 00 ff 	mov	r11,255
8000851e:	ef 3c 00 12 	ld.ub	r12,r7[18]

	// Free USB configuration descriptor buffer
	if (uhc_dev_enum->conf_desc != NULL) {
80008522:	fe b0 f9 61 	rcall	800077e4 <uhd_ep_free>
80008526:	6e 6c       	ld.w	r12,r7[0x18]
		free(uhc_dev_enum->conf_desc);
80008528:	58 0c       	cp.w	r12,0
8000852a:	c0 50       	breq	80008534 <uhc_enumeration_error+0x30>
		uhc_dev_enum->conf_desc = NULL;
8000852c:	e0 a0 04 48 	rcall	80008dbc <free>
	}
	uhc_dev_enum->address = 0;
	if (uhc_enum_try++ < UHC_ENUM_NB_TRY) {
80008530:	30 08       	mov	r8,0
	// Free USB configuration descriptor buffer
	if (uhc_dev_enum->conf_desc != NULL) {
		free(uhc_dev_enum->conf_desc);
		uhc_dev_enum->conf_desc = NULL;
	}
	uhc_dev_enum->address = 0;
80008532:	8f 68       	st.w	r7[0x18],r8
	if (uhc_enum_try++ < UHC_ENUM_NB_TRY) {
80008534:	e0 67 09 8c 	mov	r7,2444
80008538:	e0 64 09 70 	mov	r4,2416
	// Free USB configuration descriptor buffer
	if (uhc_dev_enum->conf_desc != NULL) {
		free(uhc_dev_enum->conf_desc);
		uhc_dev_enum->conf_desc = NULL;
	}
	uhc_dev_enum->address = 0;
8000853c:	0f 88       	ld.ub	r8,r7[0x0]
8000853e:	30 06       	mov	r6,0
	if (uhc_enum_try++ < UHC_ENUM_NB_TRY) {
80008540:	f0 c9 ff ff 	sub	r9,r8,-1
80008544:	e9 66 00 12 	st.b	r4[18],r6
80008548:	ae 89       	st.b	r7[0x0],r9
8000854a:	30 39       	mov	r9,3
		// Device connected on USB hub
		uhi_hub_send_reset(uhc_dev_enum, callback);
	} else
#endif
	{
		uhd_send_reset(callback);
8000854c:	f2 08 18 00 	cp.b	r8,r9
80008550:	e0 8b 00 07 	brhi	8000855e <uhc_enumeration_error+0x5a>
		uhi_hub_suspend(uhc_dev_enum);
	} else
#endif
	{
		// Suspend USB line
		uhd_suspend();
80008554:	fe cc 01 5c 	sub	r12,pc,348
		uhc_enumeration_step1();
		return;
	}
	// Abort enumeration, set line in suspend mode
	uhc_enumeration_suspend();
	UHC_ENUM_EVENT(uhc_dev_enum, status);
80008558:	fe b0 f5 e8 	rcall	80007128 <uhd_send_reset>
8000855c:	d8 22       	popm	r4-r7,pc
8000855e:	fe b0 f5 ef 	rcall	8000713c <uhd_suspend>
	uhc_enum_try = 0;
80008562:	0a 9b       	mov	r11,r5
80008564:	08 9c       	mov	r12,r4
80008566:	fe b0 ee 25 	rcall	800061b0 <usb_enum>
8000856a:	ae 86       	st.b	r7[0x0],r6
8000856c:	d8 22       	popm	r4-r7,pc
8000856e:	d7 03       	nop

80008570 <uhc_enumeration_step5>:
80008570:	d4 01       	pushm	lr
80008572:	20 2d       	sub	sp,8
80008574:	38 08       	mov	r8,-128
80008576:	ba 88       	st.b	sp[0x0],r8
80008578:	30 68       	mov	r8,6
8000857a:	ba 98       	st.b	sp[0x1],r8
8000857c:	e0 68 01 00 	mov	r8,256
80008580:	ba 18       	st.h	sp[0x2],r8
80008582:	30 08       	mov	r8,0
	usb_setup_req_t req;

	req.bmRequestType = USB_REQ_RECIP_DEVICE|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
	req.wValue = (USB_DT_DEVICE << 8);
	req.wIndex = 0;
80008584:	ba 28       	st.h	sp[0x4],r8
	req.wLength = offsetof(uhc_device_t, dev_desc.bMaxPacketSize0)
80008586:	30 88       	mov	r8,8
			+ sizeof(uhc_dev_enum->dev_desc.bMaxPacketSize0);

	// After a USB reset, the reallocation is required
	uhd_ep_free(0, 0);
80008588:	30 0b       	mov	r11,0

	req.bmRequestType = USB_REQ_RECIP_DEVICE|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
	req.wValue = (USB_DT_DEVICE << 8);
	req.wIndex = 0;
	req.wLength = offsetof(uhc_device_t, dev_desc.bMaxPacketSize0)
8000858a:	ba 38       	st.h	sp[0x6],r8
			+ sizeof(uhc_dev_enum->dev_desc.bMaxPacketSize0);

	// After a USB reset, the reallocation is required
	uhd_ep_free(0, 0);
8000858c:	16 9c       	mov	r12,r11
8000858e:	fe b0 f9 2b 	rcall	800077e4 <uhd_ep_free>
	if (!uhd_ep0_alloc(0, 64)) {
80008592:	34 0b       	mov	r11,64
80008594:	30 0c       	mov	r12,0
80008596:	fe b0 fa 2e 	rcall	800079f2 <uhd_ep0_alloc>
8000859a:	c0 31       	brne	800085a0 <uhc_enumeration_step5+0x30>
		uhc_enumeration_error(UHC_ENUM_HARDWARE_LIMIT);
8000859c:	30 4c       	mov	r12,4
8000859e:	c1 18       	rjmp	800085c0 <uhc_enumeration_step5+0x50>
		return;
	}
	if (!uhd_setup_request(0,
800085a0:	fe c9 ff d8 	sub	r9,pc,-40
800085a4:	30 08       	mov	r8,0
800085a6:	1a d9       	st.w	--sp,r9
800085a8:	e0 6a 09 70 	mov	r10,2416
800085ac:	fa cb ff fc 	sub	r11,sp,-4
800085b0:	31 29       	mov	r9,18
800085b2:	10 9c       	mov	r12,r8
800085b4:	fe b0 f8 e2 	rcall	80007778 <uhd_setup_request>
800085b8:	2f fd       	sub	sp,-4
			&req,
			(uint8_t*)&uhc_dev_enum->dev_desc,
			sizeof(usb_dev_desc_t),
			NULL,
			uhc_enumeration_step6)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
800085ba:	58 0c       	cp.w	r12,0
800085bc:	c0 31       	brne	800085c2 <uhc_enumeration_step5+0x52>
800085be:	30 6c       	mov	r12,6
		return;
	}
}
800085c0:	ca 2f       	rcall	80008504 <uhc_enumeration_error>
800085c2:	2f ed       	sub	sp,-8
800085c4:	d8 02       	popm	pc
800085c6:	d7 03       	nop

800085c8 <uhc_enumeration_step6>:
800085c8:	d4 01       	pushm	lr
800085ca:	30 79       	mov	r9,7
800085cc:	58 0b       	cp.w	r11,0
800085ce:	5f 18       	srne	r8
800085d0:	f2 0a 19 00 	cp.h	r10,r9
800085d4:	5f 89       	srls	r9
800085d6:	f3 e8 10 08 	or	r8,r9,r8
800085da:	c0 91       	brne	800085ec <uhc_enumeration_step6+0x24>
		usb_add_t add,
		uhd_trans_status_t status,
		uint16_t payload_trans)
{
	UNUSED(add);
	if ((status != UHD_TRANS_NOERROR) || (payload_trans < 8)
800085dc:	e0 68 09 70 	mov	r8,2416
800085e0:	11 99       	ld.ub	r9,r8[0x1]
800085e2:	30 18       	mov	r8,1
800085e4:	f0 09 18 00 	cp.b	r9,r8
800085e8:	c0 61       	brne	800085f4 <uhc_enumeration_step6+0x2c>
			|| (uhc_dev_enum->dev_desc.bDescriptorType != USB_DT_DEVICE)) {
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT)?
800085ea:	c0 88       	rjmp	800085fa <uhc_enumeration_step6+0x32>
800085ec:	58 1b       	cp.w	r11,1
800085ee:	c0 31       	brne	800085f4 <uhc_enumeration_step6+0x2c>
800085f0:	30 7c       	mov	r12,7
800085f2:	c0 28       	rjmp	800085f6 <uhc_enumeration_step6+0x2e>
800085f4:	30 3c       	mov	r12,3
800085f6:	c8 7f       	rcall	80008504 <uhc_enumeration_error>
				UHC_ENUM_DISCONNECT:UHC_ENUM_FAIL);
		return;
800085f8:	d8 02       	popm	pc
 * \param callback Callback to call at the end of timeout
 */
static void uhc_enable_timeout_callback(uint8_t timeout,
		uhc_sof_timeout_callback_t callback)
{
	uhc_sof_timeout_callback = callback;
800085fa:	fe c9 01 22 	sub	r9,pc,290
800085fe:	e0 68 09 90 	mov	r8,2448
	uhc_sof_timeout = timeout;
80008602:	91 09       	st.w	r8[0x0],r9
80008604:	31 49       	mov	r9,20
80008606:	e0 68 1c f6 	mov	r8,7414
8000860a:	b0 89       	st.b	r8[0x0],r9
8000860c:	d8 02       	popm	pc
8000860e:	d7 03       	nop

80008610 <uhc_enumeration_step9>:
80008610:	d4 21       	pushm	r4-r7,lr
80008612:	20 2d       	sub	sp,8
80008614:	30 18       	mov	r8,1
80008616:	e0 67 09 70 	mov	r7,2416
8000861a:	ba 18       	st.h	sp[0x2],r8
	}
	req.wValue = usb_addr_free;
	uhc_dev_enum->address = usb_addr_free;
#else
	req.wValue = UHC_DEVICE_ENUM_ADD;
	uhc_dev_enum->address = UHC_DEVICE_ENUM_ADD;
8000861c:	ef 68 00 12 	st.b	r7[18],r8
#endif
	req.wIndex = 0;
	req.wLength = 0;
80008620:	30 08       	mov	r8,0
	uhc_dev_enum->address = usb_addr_free;
#else
	req.wValue = UHC_DEVICE_ENUM_ADD;
	uhc_dev_enum->address = UHC_DEVICE_ENUM_ADD;
#endif
	req.wIndex = 0;
80008622:	ba 38       	st.h	sp[0x6],r8
 */
static void uhc_enumeration_step9(void)
{
	usb_setup_req_t req;

	req.bmRequestType = USB_REQ_RECIP_DEVICE
80008624:	ba 28       	st.h	sp[0x4],r8
			| USB_REQ_TYPE_STANDARD | USB_REQ_DIR_OUT;
	req.bRequest = USB_REQ_SET_ADDRESS;
80008626:	ba 88       	st.b	sp[0x0],r8
#endif
	req.wIndex = 0;
	req.wLength = 0;

	// After a USB reset, the reallocation is required
	uhd_ep_free(0, 0);
80008628:	30 58       	mov	r8,5
{
	usb_setup_req_t req;

	req.bmRequestType = USB_REQ_RECIP_DEVICE
			| USB_REQ_TYPE_STANDARD | USB_REQ_DIR_OUT;
	req.bRequest = USB_REQ_SET_ADDRESS;
8000862a:	30 0b       	mov	r11,0
#endif
	req.wIndex = 0;
	req.wLength = 0;

	// After a USB reset, the reallocation is required
	uhd_ep_free(0, 0);
8000862c:	ba 98       	st.b	sp[0x1],r8
8000862e:	16 9c       	mov	r12,r11
80008630:	fe b0 f8 da 	rcall	800077e4 <uhd_ep_free>
	if (!uhd_ep0_alloc(0, uhc_dev_enum->dev_desc.bMaxPacketSize0)) {
80008634:	0f fb       	ld.ub	r11,r7[0x7]
80008636:	30 0c       	mov	r12,0
80008638:	fe b0 f9 dd 	rcall	800079f2 <uhd_ep0_alloc>
		uhc_enumeration_error(UHC_ENUM_HARDWARE_LIMIT);
8000863c:	c0 31       	brne	80008642 <uhc_enumeration_step9+0x32>
8000863e:	30 4c       	mov	r12,4
		return;
	}

	if (!uhd_setup_request(0,
80008640:	c1 08       	rjmp	80008660 <uhc_enumeration_step9+0x50>
80008642:	fe c9 ff da 	sub	r9,pc,-38
80008646:	30 08       	mov	r8,0
80008648:	1a d9       	st.w	--sp,r9
8000864a:	0e 9a       	mov	r10,r7
8000864c:	fa cb ff fc 	sub	r11,sp,-4
80008650:	31 29       	mov	r9,18
80008652:	10 9c       	mov	r12,r8
80008654:	fe b0 f8 92 	rcall	80007778 <uhd_setup_request>
80008658:	2f fd       	sub	sp,-4
			&req,
			(uint8_t*)&uhc_dev_enum->dev_desc,
			sizeof(usb_dev_desc_t),
			NULL,
			uhc_enumeration_step10)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
8000865a:	58 0c       	cp.w	r12,0
8000865c:	c0 31       	brne	80008662 <uhc_enumeration_step9+0x52>
8000865e:	30 6c       	mov	r12,6
		return;
	}
}
80008660:	c5 2f       	rcall	80008504 <uhc_enumeration_error>
80008662:	2f ed       	sub	sp,-8
80008664:	d8 22       	popm	r4-r7,pc
80008666:	d7 03       	nop

80008668 <uhc_enumeration_step10>:
80008668:	d4 01       	pushm	lr
8000866a:	58 0b       	cp.w	r11,0
8000866c:	c0 80       	breq	8000867c <uhc_enumeration_step10+0x14>
8000866e:	58 1b       	cp.w	r11,1
80008670:	f9 bc 00 07 	moveq	r12,7
80008674:	f9 bc 01 03 	movne	r12,3
80008678:	c4 6f       	rcall	80008504 <uhc_enumeration_error>
8000867a:	d8 02       	popm	pc
	UNUSED(add);
	UNUSED(payload_trans);
	if (status != UHD_TRANS_NOERROR) {
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT) ?
				UHC_ENUM_DISCONNECT : UHC_ENUM_FAIL);
		return;
8000867c:	fe c9 ff ec 	sub	r9,pc,-20
 * \param callback Callback to call at the end of timeout
 */
static void uhc_enable_timeout_callback(uint8_t timeout,
		uhc_sof_timeout_callback_t callback)
{
	uhc_sof_timeout_callback = callback;
80008680:	e0 68 09 90 	mov	r8,2448
	uhc_sof_timeout = timeout;
80008684:	91 09       	st.w	r8[0x0],r9
80008686:	31 49       	mov	r9,20
80008688:	e0 68 1c f6 	mov	r8,7414
8000868c:	b0 89       	st.b	r8[0x0],r9
8000868e:	d8 02       	popm	pc

80008690 <uhc_enumeration_step11>:
80008690:	d4 21       	pushm	r4-r7,lr
80008692:	20 2d       	sub	sp,8
80008694:	30 0b       	mov	r11,0
80008696:	16 9c       	mov	r12,r11
80008698:	fe b0 f8 a6 	rcall	800077e4 <uhd_ep_free>

	// Free address 0 used to start enumeration
	uhd_ep_free(0, 0);

	// Alloc control endpoint with the new USB address
	if (!uhd_ep0_alloc(UHC_DEVICE_ENUM_ADD,
8000869c:	30 1c       	mov	r12,1
8000869e:	e0 67 09 70 	mov	r7,2416
800086a2:	0f fb       	ld.ub	r11,r7[0x7]
800086a4:	fe b0 f9 a7 	rcall	800079f2 <uhd_ep0_alloc>
			uhc_dev_enum->dev_desc.bMaxPacketSize0)) {
		uhc_enumeration_error(UHC_ENUM_HARDWARE_LIMIT);
800086a8:	c0 31       	brne	800086ae <uhc_enumeration_step11+0x1e>
800086aa:	30 4c       	mov	r12,4
		return;
	}
	// Send USB device descriptor request
	req.bmRequestType = USB_REQ_RECIP_DEVICE|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_IN;
800086ac:	c1 b8       	rjmp	800086e2 <uhc_enumeration_step11+0x52>
800086ae:	38 08       	mov	r8,-128
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
800086b0:	ba 88       	st.b	sp[0x0],r8
800086b2:	30 68       	mov	r8,6
	req.wValue = (USB_DT_DEVICE << 8);
800086b4:	ba 98       	st.b	sp[0x1],r8
800086b6:	e0 68 01 00 	mov	r8,256
	req.wIndex = 0;
800086ba:	ba 18       	st.h	sp[0x2],r8
800086bc:	30 08       	mov	r8,0
	req.wLength = sizeof(usb_dev_desc_t);
800086be:	ba 28       	st.h	sp[0x4],r8
800086c0:	31 28       	mov	r8,18
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
800086c2:	ba 38       	st.h	sp[0x6],r8
800086c4:	fe c8 ff dc 	sub	r8,pc,-36
800086c8:	0e 9a       	mov	r10,r7
800086ca:	1a d8       	st.w	--sp,r8
800086cc:	31 29       	mov	r9,18
800086ce:	fa cb ff fc 	sub	r11,sp,-4
800086d2:	30 08       	mov	r8,0
800086d4:	30 1c       	mov	r12,1
800086d6:	fe b0 f8 51 	rcall	80007778 <uhd_setup_request>
800086da:	2f fd       	sub	sp,-4
			&req,
			(uint8_t *) & uhc_dev_enum->dev_desc,
			sizeof(usb_dev_desc_t),
			NULL, uhc_enumeration_step12)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
800086dc:	58 0c       	cp.w	r12,0
800086de:	c0 31       	brne	800086e4 <uhc_enumeration_step11+0x54>
800086e0:	30 6c       	mov	r12,6
		return;
	}
}
800086e2:	c1 1f       	rcall	80008504 <uhc_enumeration_error>
800086e4:	2f ed       	sub	sp,-8
800086e6:	d8 22       	popm	r4-r7,pc

800086e8 <uhc_enumeration_step12>:
800086e8:	d4 21       	pushm	r4-r7,lr
800086ea:	20 2d       	sub	sp,8
800086ec:	31 29       	mov	r9,18
800086ee:	58 0b       	cp.w	r11,0
800086f0:	5f 18       	srne	r8
800086f2:	f2 0a 19 00 	cp.h	r10,r9
800086f6:	5f 19       	srne	r9
800086f8:	f3 e8 10 08 	or	r8,r9,r8
800086fc:	c0 91       	brne	8000870e <uhc_enumeration_step12+0x26>
800086fe:	e0 67 09 70 	mov	r7,2416
{
	usb_setup_req_t req;
	uint8_t conf_num;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR) || (payload_trans != sizeof(usb_dev_desc_t))
80008702:	30 18       	mov	r8,1
80008704:	0f 99       	ld.ub	r9,r7[0x1]
80008706:	f0 09 18 00 	cp.b	r9,r8
8000870a:	c0 61       	brne	80008716 <uhc_enumeration_step12+0x2e>
			|| (uhc_dev_enum->dev_desc.bDescriptorType != USB_DT_DEVICE)) {
		uhc_enumeration_error((status==UHD_TRANS_DISCONNECT)?
8000870c:	c0 78       	rjmp	8000871a <uhc_enumeration_step12+0x32>
8000870e:	58 1b       	cp.w	r11,1
80008710:	c0 31       	brne	80008716 <uhc_enumeration_step12+0x2e>
80008712:	30 7c       	mov	r12,7
80008714:	c2 28       	rjmp	80008758 <uhc_enumeration_step12+0x70>
80008716:	30 3c       	mov	r12,3
		conf_num = UHC_DEVICE_CONF(uhc_dev_enum);
	} else {
		conf_num = 1;
	}

	uhc_dev_enum->conf_desc = malloc(sizeof(usb_conf_desc_t));
80008718:	c2 08       	rjmp	80008758 <uhc_enumeration_step12+0x70>
8000871a:	30 9c       	mov	r12,9
8000871c:	e0 a0 03 58 	rcall	80008dcc <malloc>
80008720:	8f 6c       	st.w	r7[0x18],r12
	if (uhc_dev_enum->conf_desc == NULL) {
80008722:	18 9a       	mov	r10,r12
		Assert(false);
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
		return;
	}
	// Send USB device descriptor request
	req.bmRequestType = USB_REQ_RECIP_DEVICE|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_IN;
80008724:	c1 90       	breq	80008756 <uhc_enumeration_step12+0x6e>
80008726:	38 08       	mov	r8,-128
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
80008728:	ba 88       	st.b	sp[0x0],r8
8000872a:	30 68       	mov	r8,6
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
8000872c:	ba 98       	st.b	sp[0x1],r8
8000872e:	e0 68 02 00 	mov	r8,512
	req.wIndex = 0;
80008732:	ba 18       	st.h	sp[0x2],r8
80008734:	30 08       	mov	r8,0
	req.wLength = sizeof(usb_conf_desc_t);
80008736:	ba 28       	st.h	sp[0x4],r8
80008738:	30 98       	mov	r8,9
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
8000873a:	ba 38       	st.h	sp[0x6],r8
8000873c:	fe c8 ff dc 	sub	r8,pc,-36
80008740:	30 99       	mov	r9,9
80008742:	1a d8       	st.w	--sp,r8
80008744:	30 1c       	mov	r12,1
80008746:	fa cb ff fc 	sub	r11,sp,-4
8000874a:	30 08       	mov	r8,0
8000874c:	fe b0 f8 16 	rcall	80007778 <uhd_setup_request>
80008750:	2f fd       	sub	sp,-4
			&req,
			(uint8_t *) uhc_dev_enum->conf_desc,
			sizeof(usb_conf_desc_t),
			NULL, uhc_enumeration_step13)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
80008752:	58 0c       	cp.w	r12,0
80008754:	c0 31       	brne	8000875a <uhc_enumeration_step12+0x72>
80008756:	30 6c       	mov	r12,6
		return;
	}
}
80008758:	cd 6e       	rcall	80008504 <uhc_enumeration_error>
8000875a:	2f ed       	sub	sp,-8
8000875c:	d8 22       	popm	r4-r7,pc
8000875e:	d7 03       	nop

80008760 <uhc_enumeration_step13>:
80008760:	d4 21       	pushm	r4-r7,lr
80008762:	20 2d       	sub	sp,8
80008764:	30 99       	mov	r9,9
80008766:	58 0b       	cp.w	r11,0
80008768:	5f 18       	srne	r8
8000876a:	f2 0a 19 00 	cp.h	r10,r9
8000876e:	5f 19       	srne	r9
	uint16_t conf_size;
	uint16_t bus_power = 0;
	usb_setup_req_t req;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR) || (payload_trans != sizeof(usb_conf_desc_t))
80008770:	f3 e8 10 08 	or	r8,r9,r8
80008774:	c0 a1       	brne	80008788 <uhc_enumeration_step13+0x28>
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)) {
80008776:	e0 65 09 70 	mov	r5,2416
8000877a:	30 29       	mov	r9,2
	uint16_t conf_size;
	uint16_t bus_power = 0;
	usb_setup_req_t req;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR) || (payload_trans != sizeof(usb_conf_desc_t))
8000877c:	6a 68       	ld.w	r8,r5[0x18]
8000877e:	11 9a       	ld.ub	r10,r8[0x1]
80008780:	f2 0a 18 00 	cp.b	r10,r9
80008784:	c0 61       	brne	80008790 <uhc_enumeration_step13+0x30>
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)) {
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT)?
80008786:	c0 78       	rjmp	80008794 <uhc_enumeration_step13+0x34>
80008788:	58 1b       	cp.w	r11,1
8000878a:	c0 31       	brne	80008790 <uhc_enumeration_step13+0x30>
8000878c:	30 7c       	mov	r12,7
8000878e:	c3 08       	rjmp	800087ee <uhc_enumeration_step13+0x8e>
80008790:	30 3c       	mov	r12,3
	uhc_dev_enum->power = bus_power;
	uhc_power_running += bus_power;
#endif

	// Save information about USB configuration descriptor size
	conf_size = le16_to_cpu(uhc_dev_enum->conf_desc->wTotalLength);
80008792:	c2 e8       	rjmp	800087ee <uhc_enumeration_step13+0x8e>
	conf_num = uhc_dev_enum->conf_desc->bConfigurationValue;
	Assert(conf_num);
	// Re alloc USB configuration descriptor
	free(uhc_dev_enum->conf_desc);
80008794:	11 b9       	ld.ub	r9,r8[0x3]
	uhc_dev_enum->power = bus_power;
	uhc_power_running += bus_power;
#endif

	// Save information about USB configuration descriptor size
	conf_size = le16_to_cpu(uhc_dev_enum->conf_desc->wTotalLength);
80008796:	10 9c       	mov	r12,r8
	conf_num = uhc_dev_enum->conf_desc->bConfigurationValue;
80008798:	11 a6       	ld.ub	r6,r8[0x2]
	uhc_dev_enum->power = bus_power;
	uhc_power_running += bus_power;
#endif

	// Save information about USB configuration descriptor size
	conf_size = le16_to_cpu(uhc_dev_enum->conf_desc->wTotalLength);
8000879a:	11 d4       	ld.ub	r4,r8[0x5]
8000879c:	f3 e6 10 86 	or	r6,r9,r6<<0x8
800087a0:	ec 08 16 08 	lsr	r8,r6,0x8
800087a4:	f1 e6 10 86 	or	r6,r8,r6<<0x8
	conf_num = uhc_dev_enum->conf_desc->bConfigurationValue;
	Assert(conf_num);
	// Re alloc USB configuration descriptor
	free(uhc_dev_enum->conf_desc);
800087a8:	e0 a0 03 0a 	rcall	80008dbc <free>
	uhc_dev_enum->conf_desc = malloc(conf_size);
800087ac:	5c 86       	casts.h	r6
800087ae:	ef d6 c0 10 	bfextu	r7,r6,0x0,0x10
800087b2:	0e 9c       	mov	r12,r7
800087b4:	e0 a0 03 0c 	rcall	80008dcc <malloc>
800087b8:	8b 6c       	st.w	r5[0x18],r12
	if (uhc_dev_enum->conf_desc == NULL) {
800087ba:	18 9a       	mov	r10,r12
		Assert(false);
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
		return;
	}
	// Send USB device descriptor request
	req.bmRequestType =
800087bc:	c1 80       	breq	800087ec <uhc_enumeration_step13+0x8c>
800087be:	38 08       	mov	r8,-128
			USB_REQ_RECIP_DEVICE | USB_REQ_TYPE_STANDARD |
			USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
800087c0:	ba 88       	st.b	sp[0x0],r8
800087c2:	30 68       	mov	r8,6
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
	req.wIndex = 0;
800087c4:	ba 98       	st.b	sp[0x1],r8
800087c6:	30 08       	mov	r8,0
	req.wLength = conf_size;
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
800087c8:	ba 28       	st.h	sp[0x4],r8
			USB_REQ_RECIP_DEVICE | USB_REQ_TYPE_STANDARD |
			USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
	req.wIndex = 0;
	req.wLength = conf_size;
800087ca:	fe c8 ff d6 	sub	r8,pc,-42
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
800087ce:	ba 36       	st.h	sp[0x6],r6
	// Send USB device descriptor request
	req.bmRequestType =
			USB_REQ_RECIP_DEVICE | USB_REQ_TYPE_STANDARD |
			USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
800087d0:	20 14       	sub	r4,1
	req.wIndex = 0;
	req.wLength = conf_size;
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
800087d2:	0e 99       	mov	r9,r7
	// Send USB device descriptor request
	req.bmRequestType =
			USB_REQ_RECIP_DEVICE | USB_REQ_TYPE_STANDARD |
			USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
800087d4:	a9 b4       	sbr	r4,0x9
	req.wIndex = 0;
	req.wLength = conf_size;
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
800087d6:	30 1c       	mov	r12,1
800087d8:	ba 14       	st.h	sp[0x2],r4
800087da:	1a d8       	st.w	--sp,r8
800087dc:	30 08       	mov	r8,0
800087de:	fa cb ff fc 	sub	r11,sp,-4
800087e2:	fe b0 f7 cb 	rcall	80007778 <uhd_setup_request>
800087e6:	2f fd       	sub	sp,-4
			&req,
			(uint8_t *) uhc_dev_enum->conf_desc,
			conf_size,
			NULL, uhc_enumeration_step14)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
800087e8:	58 0c       	cp.w	r12,0
800087ea:	c0 31       	brne	800087f0 <uhc_enumeration_step13+0x90>
800087ec:	30 6c       	mov	r12,6
		return;
	}
}
800087ee:	c8 be       	rcall	80008504 <uhc_enumeration_error>
800087f0:	2f ed       	sub	sp,-8
800087f2:	d8 22       	popm	r4-r7,pc

800087f4 <uhc_enumeration_step14>:
800087f4:	d4 21       	pushm	r4-r7,lr
800087f6:	20 2d       	sub	sp,8
800087f8:	30 89       	mov	r9,8
800087fa:	58 0b       	cp.w	r11,0
800087fc:	5f 18       	srne	r8
800087fe:	f2 0a 19 00 	cp.h	r10,r9
80008802:	5f 89       	srls	r9
80008804:	f3 e8 10 08 	or	r8,r9,r8
80008808:	c1 e1       	brne	80008844 <uhc_enumeration_step14+0x50>
8000880a:	e0 67 09 70 	mov	r7,2416
	bool b_conf_supported = false;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR)
			|| (payload_trans < sizeof(usb_conf_desc_t))
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)
8000880e:	30 29       	mov	r9,2
{
	usb_setup_req_t req;
	bool b_conf_supported = false;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR)
80008810:	6e 68       	ld.w	r8,r7[0x18]
80008812:	11 9b       	ld.ub	r11,r8[0x1]
80008814:	f2 0b 18 00 	cp.b	r11,r9
			|| (payload_trans < sizeof(usb_conf_desc_t))
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)
			|| (payload_trans != le16_to_cpu(uhc_dev_enum->conf_desc->wTotalLength))) {
80008818:	c1 a1       	brne	8000884c <uhc_enumeration_step14+0x58>
8000881a:	11 b9       	ld.ub	r9,r8[0x3]
{
	usb_setup_req_t req;
	bool b_conf_supported = false;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR)
8000881c:	11 a8       	ld.ub	r8,r8[0x2]
8000881e:	f3 e8 10 88 	or	r8,r9,r8<<0x8
80008822:	f0 09 16 08 	lsr	r9,r8,0x8
80008826:	f3 e8 10 88 	or	r8,r9,r8<<0x8
8000882a:	f0 0a 19 00 	cp.h	r10,r8
				UHC_ENUM_DISCONNECT:UHC_ENUM_FAIL);
		return;
	}
	// Check if unless one USB interface is supported by UHIs
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
		switch (uhc_uhis[i].install(uhc_dev_enum)) {
8000882e:	c0 f1       	brne	8000884c <uhc_enumeration_step14+0x58>
80008830:	0e 9c       	mov	r12,r7
80008832:	fe c8 e6 8a 	sub	r8,pc,-6518
80008836:	70 08       	ld.w	r8,r8[0x0]
80008838:	5d 18       	icall	r8
8000883a:	18 9b       	mov	r11,r12
8000883c:	c1 80       	breq	8000886c <uhc_enumeration_step14+0x78>
8000883e:	58 1c       	cp.w	r12,1

	if ((status != UHD_TRANS_NOERROR)
			|| (payload_trans < sizeof(usb_conf_desc_t))
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)
			|| (payload_trans != le16_to_cpu(uhc_dev_enum->conf_desc->wTotalLength))) {
		uhc_enumeration_error((status==UHD_TRANS_DISCONNECT)?
80008840:	c0 81       	brne	80008850 <uhc_enumeration_step14+0x5c>
80008842:	c0 f8       	rjmp	80008860 <uhc_enumeration_step14+0x6c>
80008844:	58 1b       	cp.w	r11,1
80008846:	c0 31       	brne	8000884c <uhc_enumeration_step14+0x58>
80008848:	30 7c       	mov	r12,7
8000884a:	c2 88       	rjmp	8000889a <uhc_enumeration_step14+0xa6>
			break;

		default:
			// USB host hardware limitation
			// Free all endpoints
			uhd_ep_free(UHC_DEVICE_ENUM_ADD,0xFF);
8000884c:	30 3c       	mov	r12,3
8000884e:	c2 68       	rjmp	8000889a <uhc_enumeration_step14+0xa6>
80008850:	e0 6b 00 ff 	mov	r11,255
80008854:	30 1c       	mov	r12,1
			UHC_ENUM_EVENT(uhc_dev_enum,UHC_ENUM_HARDWARE_LIMIT);
80008856:	fe b0 f7 c7 	rcall	800077e4 <uhd_ep_free>
8000885a:	0e 9c       	mov	r12,r7
			return;
		}
	}
	if (!b_conf_supported) {
		// No USB interface supported
		UHC_ENUM_EVENT(uhc_dev_enum, UHC_ENUM_UNSUPPORTED);
8000885c:	30 4b       	mov	r11,4
8000885e:	c0 28       	rjmp	80008862 <uhc_enumeration_step14+0x6e>
80008860:	0e 9c       	mov	r12,r7
		uhi_hub_suspend(uhc_dev_enum);
	} else
#endif
	{
		// Suspend USB line
		uhd_suspend();
80008862:	fe b0 ec a7 	rcall	800061b0 <usb_enum>
80008866:	fe b0 f4 6b 	rcall	8000713c <uhd_suspend>
	}
	// Enable device configuration
	req.bmRequestType = USB_REQ_RECIP_DEVICE
			| USB_REQ_TYPE_STANDARD | USB_REQ_DIR_OUT;
	req.bRequest = USB_REQ_SET_CONFIGURATION;
	req.wValue = uhc_dev_enum->conf_desc->bConfigurationValue;
8000886a:	c1 98       	rjmp	8000889c <uhc_enumeration_step14+0xa8>
		return;
	}
	// Enable device configuration
	req.bmRequestType = USB_REQ_RECIP_DEVICE
			| USB_REQ_TYPE_STANDARD | USB_REQ_DIR_OUT;
	req.bRequest = USB_REQ_SET_CONFIGURATION;
8000886c:	ba 8c       	st.b	sp[0x0],r12
8000886e:	6e 69       	ld.w	r9,r7[0x18]
	req.wValue = uhc_dev_enum->conf_desc->bConfigurationValue;
80008870:	30 9a       	mov	r10,9
80008872:	ba 9a       	st.b	sp[0x1],r10
	req.wIndex = 0;
	req.wLength = 0;
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
80008874:	13 d9       	ld.ub	r9,r9[0x5]
	// Enable device configuration
	req.bmRequestType = USB_REQ_RECIP_DEVICE
			| USB_REQ_TYPE_STANDARD | USB_REQ_DIR_OUT;
	req.bRequest = USB_REQ_SET_CONFIGURATION;
	req.wValue = uhc_dev_enum->conf_desc->bConfigurationValue;
	req.wIndex = 0;
80008876:	ba 19       	st.h	sp[0x2],r9
	req.wLength = 0;
80008878:	fe c9 ff d8 	sub	r9,pc,-40
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
8000887c:	ba 2c       	st.h	sp[0x4],r12
8000887e:	ba 3c       	st.h	sp[0x6],r12
80008880:	18 98       	mov	r8,r12
80008882:	1a d9       	st.w	--sp,r9
80008884:	18 9a       	mov	r10,r12
80008886:	18 99       	mov	r9,r12
80008888:	fa cb ff fc 	sub	r11,sp,-4
8000888c:	30 1c       	mov	r12,1
8000888e:	fe b0 f7 75 	rcall	80007778 <uhd_setup_request>
			&req,
			NULL,
			0,
			NULL, uhc_enumeration_step15)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
80008892:	2f fd       	sub	sp,-4
80008894:	58 0c       	cp.w	r12,0
80008896:	c0 31       	brne	8000889c <uhc_enumeration_step14+0xa8>
		return;
	}
}
80008898:	30 6c       	mov	r12,6
8000889a:	c3 5e       	rcall	80008504 <uhc_enumeration_error>
8000889c:	2f ed       	sub	sp,-8
8000889e:	d8 22       	popm	r4-r7,pc

800088a0 <uhc_enumeration_step15>:
800088a0:	d4 21       	pushm	r4-r7,lr
800088a2:	30 08       	mov	r8,0
800088a4:	58 0b       	cp.w	r11,0
800088a6:	5f 19       	srne	r9
800088a8:	f0 0a 19 00 	cp.h	r10,r8
800088ac:	5f 16       	srne	r6
800088ae:	16 97       	mov	r7,r11
800088b0:	12 46       	or	r6,r9
800088b2:	10 99       	mov	r9,r8
800088b4:	fe c8 e7 0c 	sub	r8,pc,-6388
800088b8:	f2 06 18 00 	cp.b	r6,r9
		return;
	}

	// Enable all UHIs supported
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
		uhc_uhis[i].enable(uhc_dev_enum);
800088bc:	c0 e1       	brne	800088d8 <uhc_enumeration_step15+0x38>
800088be:	70 18       	ld.w	r8,r8[0x4]
800088c0:	e0 6c 09 70 	mov	r12,2416
	uhc_dev_enum->lpm_desc = NULL;
#endif

	uhc_enum_try = 0;

	UHC_ENUM_EVENT(uhc_dev_enum, UHC_ENUM_SUCCESS);
800088c4:	5d 18       	icall	r8
		return;
	}
	uhc_dev_enum->lpm_desc = NULL;
#endif

	uhc_enum_try = 0;
800088c6:	e0 68 09 8c 	mov	r8,2444

	UHC_ENUM_EVENT(uhc_dev_enum, UHC_ENUM_SUCCESS);
800088ca:	30 0b       	mov	r11,0
800088cc:	b0 86       	st.b	r8[0x0],r6
800088ce:	e0 6c 09 70 	mov	r12,2416
		uint16_t payload_trans)
{
	UNUSED(add);
	if ((status!=UHD_TRANS_NOERROR) || (payload_trans!=0)) {
		for(uint8_t i = 0; i < UHC_NB_UHI; i++) {
			uhc_uhis[i].uninstall(uhc_dev_enum);
800088d2:	fe b0 ec 6f 	rcall	800061b0 <usb_enum>
		}
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT)?
800088d6:	d8 22       	popm	r4-r7,pc
800088d8:	70 28       	ld.w	r8,r8[0x8]
800088da:	e0 6c 09 70 	mov	r12,2416
800088de:	5d 18       	icall	r8
800088e0:	58 17       	cp.w	r7,1
800088e2:	f9 bc 00 07 	moveq	r12,7
800088e6:	f9 bc 01 03 	movne	r12,3
800088ea:	c0 de       	rcall	80008504 <uhc_enumeration_error>
800088ec:	d8 22       	popm	r4-r7,pc
800088ee:	d7 03       	nop

800088f0 <uhc_notify_connection>:
800088f0:	d4 21       	pushm	r4-r7,lr
800088f2:	e0 67 09 70 	mov	r7,2416
800088f6:	18 96       	mov	r6,r12
800088f8:	58 0c       	cp.w	r12,0
800088fa:	c0 81       	brne	8000890a <uhc_notify_connection+0x1a>

#ifdef USB_HOST_HUB_SUPPORT
		uhc_power_running = 0;
#endif
	} else {
		if (g_uhc_device_root.address == UHC_USB_ADD_NOT_VALID) {
800088fc:	ef 3c 00 12 	ld.ub	r12,r7[18]
80008900:	3f f5       	mov	r5,-1
80008902:	ea 0c 18 00 	cp.b	r12,r5
80008906:	c1 31       	brne	8000892c <uhc_notify_connection+0x3c>
	if (b_plug) {
		uhc_enum_try = 1;
#ifdef USB_HOST_HUB_SUPPORT
		uhc_dev_enum = dev;
#endif
		uhc_dev_enum->conf_desc = NULL;
80008908:	d8 22       	popm	r4-r7,pc
 * \param dev      Information about device connected or disconnected
 */
static void uhc_connection_tree(bool b_plug, uhc_device_t* dev)
{
	if (b_plug) {
		uhc_enum_try = 1;
8000890a:	30 08       	mov	r8,0
#ifdef USB_HOST_HUB_SUPPORT
		uhc_dev_enum = dev;
#endif
		uhc_dev_enum->conf_desc = NULL;
		uhc_dev_enum->address = 0;
8000890c:	30 19       	mov	r9,1
8000890e:	ef 68 00 12 	st.b	r7[18],r8
 * \param dev      Information about device connected or disconnected
 */
static void uhc_connection_tree(bool b_plug, uhc_device_t* dev)
{
	if (b_plug) {
		uhc_enum_try = 1;
80008912:	8f 68       	st.w	r7[0x18],r8
#ifdef USB_HOST_HUB_SUPPORT
		uhc_dev_enum = dev;
#endif
		uhc_dev_enum->conf_desc = NULL;
		uhc_dev_enum->address = 0;
		UHC_CONNECTION_EVENT(uhc_dev_enum, true);
80008914:	e0 68 09 8c 	mov	r8,2444
80008918:	0e 9c       	mov	r12,r7
8000891a:	b0 89       	st.b	r8[0x0],r9
8000891c:	30 1b       	mov	r11,1
		// Device connected on USB hub
		uhi_hub_send_reset(uhc_dev_enum, callback);
	} else
#endif
	{
		uhd_send_reset(callback);
8000891e:	fe b0 ec 46 	rcall	800061aa <usb_connection>
80008922:	fe cc 05 2a 	sub	r12,pc,1322
		UHC_CONNECTION_EVENT(uhc_dev_enum, true);
		uhc_enumeration_step1();
	} else {
		if (uhc_dev_enum == dev) {
			// Eventually stop enumeration timeout on-going on this device
			uhc_sof_timeout = 0;
80008926:	fe b0 f4 01 	rcall	80007128 <uhd_send_reset>
		}
		// Abort all transfers (endpoint control and other) and free pipe(s)
		uhd_ep_free(dev->address, 0xFF);
8000892a:	d8 22       	popm	r4-r7,pc
		UHC_CONNECTION_EVENT(uhc_dev_enum, true);
		uhc_enumeration_step1();
	} else {
		if (uhc_dev_enum == dev) {
			// Eventually stop enumeration timeout on-going on this device
			uhc_sof_timeout = 0;
8000892c:	e0 68 1c f6 	mov	r8,7414
		}
		// Abort all transfers (endpoint control and other) and free pipe(s)
		uhd_ep_free(dev->address, 0xFF);
80008930:	e0 6b 00 ff 	mov	r11,255

		// Disable all USB interfaces (this includes HUB interface)
		for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
			uhc_uhis[i].uninstall(dev);
80008934:	b0 86       	st.b	r8[0x0],r6
80008936:	fe b0 f7 57 	rcall	800077e4 <uhd_ep_free>
		}

		UHC_CONNECTION_EVENT(dev, false);
8000893a:	0e 9c       	mov	r12,r7
8000893c:	fe c8 e7 94 	sub	r8,pc,-6252
80008940:	70 28       	ld.w	r8,r8[0x8]
		dev->address = UHC_USB_ADD_NOT_VALID;
80008942:	5d 18       	icall	r8
80008944:	0e 9c       	mov	r12,r7
		// Free USB configuration descriptor buffer
		if (dev->conf_desc != NULL) {
80008946:	0c 9b       	mov	r11,r6
80008948:	fe b0 ec 31 	rcall	800061aa <usb_connection>
			free(dev->conf_desc);
8000894c:	ef 65 00 12 	st.b	r7[18],r5
80008950:	6e 6c       	ld.w	r12,r7[0x18]
80008952:	58 0c       	cp.w	r12,0
80008954:	c0 30       	breq	8000895a <uhc_notify_connection+0x6a>
80008956:	e0 a0 02 33 	rcall	80008dbc <free>
8000895a:	d8 22       	popm	r4-r7,pc

8000895c <sysclk_priv_disable_module>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000895c:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80008960:	d3 03       	ssrf	0x10

	/*
	 * Poll MSKRDY before changing mask rather than after, as it's
	 * highly unlikely to actually be cleared at this point.
	 */
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
80008962:	fe 7a 0c 00 	mov	r10,-62464
80008966:	75 58       	ld.w	r8,r10[0x54]
80008968:	ed b8 00 06 	bld	r8,0x6
8000896c:	cf d1       	brne	80008966 <sysclk_priv_disable_module+0xa>
		/* Do nothing */
	}

	/* Disable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
	mask &= ~(1U << module_index);
8000896e:	30 18       	mov	r8,1
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
		/* Do nothing */
	}

	/* Disable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80008970:	a3 6c       	lsl	r12,0x2
	mask &= ~(1U << module_index);
80008972:	f0 0b 09 4b 	lsl	r11,r8,r11
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
		/* Do nothing */
	}

	/* Disable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80008976:	e0 2c f3 f8 	sub	r12,62456
	mask &= ~(1U << module_index);
8000897a:	5c db       	com	r11
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
		/* Do nothing */
	}

	/* Disable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
8000897c:	78 08       	ld.w	r8,r12[0x0]
	mask &= ~(1U << module_index);
8000897e:	10 6b       	and	r11,r8
	*(&AVR32_PM.cpumask + bus_id) = mask;
80008980:	99 0b       	st.w	r12[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80008982:	ed b9 00 10 	bld	r9,0x10
80008986:	c0 20       	breq	8000898a <sysclk_priv_disable_module+0x2e>
      cpu_irq_enable();
80008988:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
8000898a:	5e fc       	retal	r12

8000898c <sysclk_disable_pbb_module>:
/**
 * \brief Disable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
void sysclk_disable_pbb_module(unsigned int index)
{
8000898c:	d4 21       	pushm	r4-r7,lr
	irqflags_t flags;

	/* Disable the module */
	sysclk_priv_disable_module(AVR32_PM_CLK_GRP_PBB, index);
8000898e:	18 9b       	mov	r11,r12
80008990:	30 3c       	mov	r12,3
80008992:	ce 5f       	rcall	8000895c <sysclk_priv_disable_module>
80008994:	e1 b7 00 00 	mfsr	r7,0x0

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80008998:	d3 03       	ssrf	0x10
	cpu_irq_disable();
8000899a:	e0 69 09 94 	mov	r9,2452

	/* Disable the bridge if possible */
	flags = cpu_irq_save();

	sysclk_pbb_refcount--;
8000899e:	13 88       	ld.ub	r8,r9[0x0]
800089a0:	20 18       	sub	r8,1
800089a2:	5c 58       	castu.b	r8
800089a4:	b2 88       	st.b	r9[0x0],r8
	if (!sysclk_pbb_refcount)
800089a6:	c0 41       	brne	800089ae <sysclk_disable_pbb_module+0x22>
 * \brief Disable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(unsigned int index)
{
	sysclk_priv_disable_module(AVR32_PM_CLK_GRP_HSB, index);
800089a8:	30 2b       	mov	r11,2
800089aa:	30 1c       	mov	r12,1
800089ac:	cd 8f       	rcall	8000895c <sysclk_priv_disable_module>
800089ae:	e6 17 00 01 	andh	r7,0x1,COH
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800089b2:	c0 21       	brne	800089b6 <sysclk_disable_pbb_module+0x2a>
800089b4:	d5 03       	csrf	0x10
      cpu_irq_enable();
800089b6:	d8 22       	popm	r4-r7,pc

800089b8 <sysclk_disable_usb>:
		sysclk_disable_hsb_module(SYSCLK_PBB_BRIDGE);

	cpu_irq_restore(flags);
}
800089b8:	d4 01       	pushm	lr
800089ba:	30 09       	mov	r9,0
800089bc:	fe 78 0c 00 	mov	r8,-62464
800089c0:	30 1c       	mov	r12,1
800089c2:	f1 49 00 6c 	st.w	r8[108],r9
800089c6:	30 3b       	mov	r11,3
800089c8:	cc af       	rcall	8000895c <sysclk_priv_disable_module>
800089ca:	30 1c       	mov	r12,1
 */
void sysclk_disable_usb(void)
{
	genclk_disable(AVR32_PM_GCLK_USBB);
	sysclk_disable_hsb_module(SYSCLK_USBB_DATA);
	sysclk_disable_pbb_module(SYSCLK_USBB_REGS);
800089cc:	ce 0f       	rcall	8000898c <sysclk_disable_pbb_module>
800089ce:	d8 02       	popm	pc

800089d0 <sysclk_priv_enable_module>:
800089d0:	e1 b9 00 00 	mfsr	r9,0x0
}
800089d4:	d3 03       	ssrf	0x10
800089d6:	fe 7a 0c 00 	mov	r10,-62464
800089da:	75 58       	ld.w	r8,r10[0x54]

	/*
	 * Poll MSKRDY before changing mask rather than after, as it's
	 * highly unlikely to actually be cleared at this point.
	 */
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
800089dc:	ed b8 00 06 	bld	r8,0x6
800089e0:	cf d1       	brne	800089da <sysclk_priv_enable_module+0xa>
		/* Do nothing */
	}

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
	mask |= 1U << module_index;
800089e2:	30 18       	mov	r8,1
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
		/* Do nothing */
	}

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
800089e4:	a3 6c       	lsl	r12,0x2
	mask |= 1U << module_index;
800089e6:	f0 0b 09 4b 	lsl	r11,r8,r11
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
		/* Do nothing */
	}

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
800089ea:	e0 2c f3 f8 	sub	r12,62456
800089ee:	78 08       	ld.w	r8,r12[0x0]
	mask |= 1U << module_index;
800089f0:	10 4b       	or	r11,r8
	*(&AVR32_PM.cpumask + bus_id) = mask;
800089f2:	99 0b       	st.w	r12[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800089f4:	ed b9 00 10 	bld	r9,0x10
800089f8:	c0 20       	breq	800089fc <sysclk_priv_enable_module+0x2c>
      cpu_irq_enable();
800089fa:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
800089fc:	5e fc       	retal	r12
800089fe:	d7 03       	nop

80008a00 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
void sysclk_enable_pbb_module(unsigned int index)
{
80008a00:	d4 21       	pushm	r4-r7,lr
80008a02:	18 97       	mov	r7,r12

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80008a04:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80008a08:	d3 03       	ssrf	0x10
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (!sysclk_pbb_refcount)
80008a0a:	e0 68 09 94 	mov	r8,2452
80008a0e:	11 89       	ld.ub	r9,r8[0x0]
80008a10:	30 08       	mov	r8,0
80008a12:	f0 09 18 00 	cp.b	r9,r8
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80008a16:	c0 41       	brne	80008a1e <sysclk_enable_pbb_module+0x1e>
80008a18:	30 2b       	mov	r11,2
80008a1a:	30 1c       	mov	r12,1
80008a1c:	cd af       	rcall	800089d0 <sysclk_priv_enable_module>
		sysclk_enable_hsb_module(SYSCLK_PBB_BRIDGE);
	sysclk_pbb_refcount++;
80008a1e:	e0 68 09 94 	mov	r8,2452
80008a22:	11 89       	ld.ub	r9,r8[0x0]
80008a24:	2f f9       	sub	r9,-1
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80008a26:	b0 89       	st.b	r8[0x0],r9
80008a28:	e6 16 00 01 	andh	r6,0x1,COH
      cpu_irq_enable();
80008a2c:	c0 21       	brne	80008a30 <sysclk_enable_pbb_module+0x30>

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80008a2e:	d5 03       	csrf	0x10
80008a30:	30 3c       	mov	r12,3
80008a32:	0e 9b       	mov	r11,r7
80008a34:	cc ef       	rcall	800089d0 <sysclk_priv_enable_module>
}
80008a36:	d8 22       	popm	r4-r7,pc

80008a38 <T.62>:
80008a38:	fe 78 0c 00 	mov	r8,-62464
80008a3c:	71 59       	ld.w	r9,r8[0x54]
80008a3e:	ed b9 00 07 	bld	r9,0x7

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_OSC0:
		if (!osc_is_ready(OSC_ID_OSC0)) {
80008a42:	5e 0c       	reteq	r12

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80008a44:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80008a48:	d3 03       	ssrf	0x10
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		oscctrl = OSC0_STARTUP_VALUE <<
				AVR32_PM_OSCCTRL0_STARTUP_OFFSET;
		oscctrl |= OSC0_MODE_VALUE << AVR32_PM_OSCCTRL0_MODE_OFFSET;
		AVR32_PM.oscctrl0 = oscctrl;
80008a4a:	e0 6a 03 07 	mov	r10,775
80008a4e:	91 aa       	st.w	r8[0x28],r10
		AVR32_PM.mcctrl |= 1U << AVR32_PM_MCCTRL_OSC0EN;
80008a50:	70 0a       	ld.w	r10,r8[0x0]
80008a52:	a3 aa       	sbr	r10,0x2
80008a54:	91 0a       	st.w	r8[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80008a56:	ed b9 00 10 	bld	r9,0x10
80008a5a:	c0 20       	breq	80008a5e <T.62+0x26>
      cpu_irq_enable();
80008a5c:	d5 03       	csrf	0x10
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_OSC0RDY));
80008a5e:	fe 79 0c 00 	mov	r9,-62464
80008a62:	73 58       	ld.w	r8,r9[0x54]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
80008a64:	ed b8 00 07 	bld	r8,0x7
80008a68:	cf d1       	brne	80008a62 <T.62+0x2a>
80008a6a:	5e fc       	retal	r12

80008a6c <pll_enable_config_defaults>:
		break;
	}
}

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
80008a6c:	d4 21       	pushm	r4-r7,lr

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_LOCK0 + pll_id)));
80008a6e:	fe 78 0c 00 	mov	r8,-62464
80008a72:	71 58       	ld.w	r8,r8[0x54]
80008a74:	30 16       	mov	r6,1
		break;
	}
}

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
80008a76:	18 97       	mov	r7,r12

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_LOCK0 + pll_id)));
80008a78:	ec 0c 09 46 	lsl	r6,r6,r12
{
	struct pll_config pllcfg;

	pllcfg.ctrl = 0;	// HACK 8/4/14 (bc) to remove warning

	if (pll_is_locked(pll_id)) {
80008a7c:	ed e8 00 08 	and	r8,r6,r8
80008a80:	c1 b1       	brne	80008ab6 <pll_enable_config_defaults+0x4a>
		return; // Pll already running
	}
	switch (pll_id) {
80008a82:	58 0c       	cp.w	r12,0
80008a84:	c0 40       	breq	80008a8c <pll_enable_config_defaults+0x20>
80008a86:	58 1c       	cp.w	r12,1
80008a88:	c0 d1       	brne	80008aa2 <pll_enable_config_defaults+0x36>
80008a8a:	c0 78       	rjmp	80008a98 <pll_enable_config_defaults+0x2c>
#ifdef CONFIG_PLL0_SOURCE
	case 0:
		pll_enable_source(CONFIG_PLL0_SOURCE);
80008a8c:	cd 6f       	rcall	80008a38 <T.62>
80008a8e:	e0 68 01 0c 	mov	r8,268
		pll_config_set_option(cfg, PLL_OPT_VCO_RANGE_LOW);

	Assert((mul > 2) && (mul <= 16));
	Assert((div > 0) && (div <= 15));

	cfg->ctrl |= ((mul - 1) << AVR32_PM_PLL0_PLLMUL)
80008a92:	ea 18 3f 09 	orh	r8,0x3f09
80008a96:	c0 68       	rjmp	80008aa2 <pll_enable_config_defaults+0x36>
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_init(&pllcfg,
				CONFIG_PLL0_SOURCE,
				CONFIG_PLL0_DIV,
				CONFIG_PLL0_MUL);
		break;
80008a98:	cd 0f       	rcall	80008a38 <T.62>
#endif
#ifdef CONFIG_PLL1_SOURCE
	case 1:
		pll_enable_source(CONFIG_PLL1_SOURCE);
80008a9a:	e0 68 01 0c 	mov	r8,268
		pll_config_set_option(cfg, PLL_OPT_VCO_RANGE_LOW);

	Assert((mul > 2) && (mul <= 16));
	Assert((div > 0) && (div <= 15));

	cfg->ctrl |= ((mul - 1) << AVR32_PM_PLL0_PLLMUL)
80008a9e:	ea 18 3f 07 	orh	r8,0x3f07
80008aa2:	a1 a8       	sbr	r8,0x0
80008aa4:	2f 87       	sub	r7,-8
static inline void pll_enable(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	AVR32_PM.pll[pll_id] = cfg->ctrl | (1U << AVR32_PM_PLL0_PLLEN);
80008aa6:	fe 79 0c 00 	mov	r9,-62464
80008aaa:	f2 07 09 28 	st.w	r9[r7<<0x2],r8
80008aae:	73 58       	ld.w	r8,r9[0x54]
80008ab0:	ed e8 00 08 	and	r8,r6,r8
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
80008ab4:	cf d0       	breq	80008aae <pll_enable_config_defaults+0x42>
80008ab6:	d8 22       	popm	r4-r7,pc

80008ab8 <sysclk_init>:
80008ab8:	d4 01       	pushm	lr
80008aba:	30 0c       	mov	r12,0
80008abc:	cd 8f       	rcall	80008a6c <pll_enable_config_defaults>
80008abe:	e0 6c 87 00 	mov	r12,34560

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL0: {
		pll_enable_config_defaults(0);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
80008ac2:	ea 1c 03 93 	orh	r12,0x393
80008ac6:	fe b0 ed 6d 	rcall	800065a0 <flashc_set_bus_freq>
80008aca:	e1 b9 00 00 	mfsr	r9,0x0

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80008ace:	d3 03       	ssrf	0x10
	cpu_irq_disable();
80008ad0:	fe 7a 0c 00 	mov	r10,-62464
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL0);

	flags = cpu_irq_save();
	mcctrl = AVR32_PM.mcctrl & ~AVR32_PM_MCCTRL_MCSEL_MASK;
80008ad4:	74 08       	ld.w	r8,r10[0x0]
80008ad6:	e0 18 ff fc 	andl	r8,0xfffc
80008ada:	a1 b8       	sbr	r8,0x1
	mcctrl |= src << AVR32_PM_MCCTRL_MCSEL;
80008adc:	95 08       	st.w	r10[0x0],r8
	AVR32_PM.mcctrl = mcctrl;
80008ade:	ed b9 00 10 	bld	r9,0x10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80008ae2:	c0 20       	breq	80008ae6 <sysclk_init+0x2e>
80008ae4:	d5 03       	csrf	0x10
      cpu_irq_enable();
80008ae6:	d8 02       	popm	pc

80008ae8 <sysclk_enable_usb>:

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80008ae8:	d4 01       	pushm	lr
80008aea:	30 1c       	mov	r12,1
80008aec:	c8 af       	rcall	80008a00 <sysclk_enable_pbb_module>
80008aee:	30 3b       	mov	r11,3
80008af0:	30 1c       	mov	r12,1
80008af2:	c6 ff       	rcall	800089d0 <sysclk_priv_enable_module>
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80008af4:	30 1c       	mov	r12,1
80008af6:	cb bf       	rcall	80008a6c <pll_enable_config_defaults>
	}
#endif

#ifdef CONFIG_PLL1_SOURCE
	case GENCLK_SRC_PLL1: {
		pll_enable_config_defaults(1);
80008af8:	30 79       	mov	r9,7
80008afa:	fe 78 0c 00 	mov	r8,-62464
}

static inline void genclk_enable(const struct genclk_config *cfg,
		unsigned int id)
{
	AVR32_PM.gcctrl[id] = cfg->ctrl | (1U << AVR32_PM_GCCTRL_CEN);
80008afe:	f1 49 00 6c 	st.w	r8[108],r9
80008b02:	d8 02       	popm	pc

80008b04 <__avr32_udiv64>:
80008b04:	d4 31       	pushm	r0-r7,lr
80008b06:	1a 97       	mov	r7,sp
80008b08:	20 2d       	sub	sp,8
80008b0a:	10 9c       	mov	r12,r8
80008b0c:	12 9e       	mov	lr,r9
80008b0e:	14 93       	mov	r3,r10
80008b10:	58 09       	cp.w	r9,0
80008b12:	e0 81 00 cd 	brne	80008cac <__avr32_udiv64+0x1a8>
80008b16:	16 38       	cp.w	r8,r11
80008b18:	e0 88 00 45 	brls	80008ba2 <__avr32_udiv64+0x9e>
80008b1c:	f0 08 12 00 	clz	r8,r8
80008b20:	c0 d0       	breq	80008b3a <__avr32_udiv64+0x36>
80008b22:	f6 08 09 4b 	lsl	r11,r11,r8
80008b26:	f0 09 11 20 	rsub	r9,r8,32
80008b2a:	f8 08 09 4c 	lsl	r12,r12,r8
80008b2e:	f4 09 0a 49 	lsr	r9,r10,r9
80008b32:	f4 08 09 43 	lsl	r3,r10,r8
80008b36:	f3 eb 10 0b 	or	r11,r9,r11
80008b3a:	f8 0e 16 10 	lsr	lr,r12,0x10
80008b3e:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80008b42:	f6 0e 0d 00 	divu	r0,r11,lr
80008b46:	e6 0b 16 10 	lsr	r11,r3,0x10
80008b4a:	00 99       	mov	r9,r0
80008b4c:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80008b50:	e0 0a 02 48 	mul	r8,r0,r10
80008b54:	10 3b       	cp.w	r11,r8
80008b56:	c0 d2       	brcc	80008b70 <__avr32_udiv64+0x6c>
80008b58:	20 19       	sub	r9,1
80008b5a:	18 0b       	add	r11,r12
80008b5c:	18 3b       	cp.w	r11,r12
80008b5e:	c0 93       	brcs	80008b70 <__avr32_udiv64+0x6c>
80008b60:	f2 c5 00 01 	sub	r5,r9,1
80008b64:	f6 0c 00 06 	add	r6,r11,r12
80008b68:	10 3b       	cp.w	r11,r8
80008b6a:	c0 32       	brcc	80008b70 <__avr32_udiv64+0x6c>
80008b6c:	0a 99       	mov	r9,r5
80008b6e:	0c 9b       	mov	r11,r6
80008b70:	f6 08 01 01 	sub	r1,r11,r8
80008b74:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80008b78:	e2 0e 0d 00 	divu	r0,r1,lr
80008b7c:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80008b80:	00 98       	mov	r8,r0
80008b82:	e0 0a 02 4a 	mul	r10,r0,r10
80008b86:	14 33       	cp.w	r3,r10
80008b88:	c0 a2       	brcc	80008b9c <__avr32_udiv64+0x98>
80008b8a:	20 18       	sub	r8,1
80008b8c:	18 03       	add	r3,r12
80008b8e:	18 33       	cp.w	r3,r12
80008b90:	c0 63       	brcs	80008b9c <__avr32_udiv64+0x98>
80008b92:	f0 cb 00 01 	sub	r11,r8,1
80008b96:	14 33       	cp.w	r3,r10
80008b98:	f6 08 17 30 	movlo	r8,r11
80008b9c:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80008ba0:	ce c8       	rjmp	80008d78 <__avr32_udiv64+0x274>
80008ba2:	58 08       	cp.w	r8,0
80008ba4:	c0 51       	brne	80008bae <__avr32_udiv64+0xaa>
80008ba6:	30 19       	mov	r9,1
80008ba8:	f2 08 0d 08 	divu	r8,r9,r8
80008bac:	10 9c       	mov	r12,r8
80008bae:	f8 06 12 00 	clz	r6,r12
80008bb2:	c0 41       	brne	80008bba <__avr32_udiv64+0xb6>
80008bb4:	18 1b       	sub	r11,r12
80008bb6:	30 19       	mov	r9,1
80008bb8:	c4 68       	rjmp	80008c44 <__avr32_udiv64+0x140>
80008bba:	ec 01 11 20 	rsub	r1,r6,32
80008bbe:	f4 01 0a 49 	lsr	r9,r10,r1
80008bc2:	f8 06 09 4c 	lsl	r12,r12,r6
80008bc6:	f6 06 09 48 	lsl	r8,r11,r6
80008bca:	f6 01 0a 41 	lsr	r1,r11,r1
80008bce:	f3 e8 10 08 	or	r8,r9,r8
80008bd2:	f8 03 16 10 	lsr	r3,r12,0x10
80008bd6:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80008bda:	e2 03 0d 00 	divu	r0,r1,r3
80008bde:	f0 0b 16 10 	lsr	r11,r8,0x10
80008be2:	00 9e       	mov	lr,r0
80008be4:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80008be8:	e0 05 02 49 	mul	r9,r0,r5
80008bec:	12 3b       	cp.w	r11,r9
80008bee:	c0 d2       	brcc	80008c08 <__avr32_udiv64+0x104>
80008bf0:	20 1e       	sub	lr,1
80008bf2:	18 0b       	add	r11,r12
80008bf4:	18 3b       	cp.w	r11,r12
80008bf6:	c0 93       	brcs	80008c08 <__avr32_udiv64+0x104>
80008bf8:	fc c1 00 01 	sub	r1,lr,1
80008bfc:	f6 0c 00 02 	add	r2,r11,r12
80008c00:	12 3b       	cp.w	r11,r9
80008c02:	c0 32       	brcc	80008c08 <__avr32_udiv64+0x104>
80008c04:	02 9e       	mov	lr,r1
80008c06:	04 9b       	mov	r11,r2
80008c08:	12 1b       	sub	r11,r9
80008c0a:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80008c0e:	f6 03 0d 02 	divu	r2,r11,r3
80008c12:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80008c16:	04 99       	mov	r9,r2
80008c18:	e4 05 02 4b 	mul	r11,r2,r5
80008c1c:	16 38       	cp.w	r8,r11
80008c1e:	c0 d2       	brcc	80008c38 <__avr32_udiv64+0x134>
80008c20:	20 19       	sub	r9,1
80008c22:	18 08       	add	r8,r12
80008c24:	18 38       	cp.w	r8,r12
80008c26:	c0 93       	brcs	80008c38 <__avr32_udiv64+0x134>
80008c28:	f2 c3 00 01 	sub	r3,r9,1
80008c2c:	f0 0c 00 05 	add	r5,r8,r12
80008c30:	16 38       	cp.w	r8,r11
80008c32:	c0 32       	brcc	80008c38 <__avr32_udiv64+0x134>
80008c34:	06 99       	mov	r9,r3
80008c36:	0a 98       	mov	r8,r5
80008c38:	f4 06 09 43 	lsl	r3,r10,r6
80008c3c:	f0 0b 01 0b 	sub	r11,r8,r11
80008c40:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80008c44:	f8 06 16 10 	lsr	r6,r12,0x10
80008c48:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80008c4c:	f6 06 0d 00 	divu	r0,r11,r6
80008c50:	e6 0b 16 10 	lsr	r11,r3,0x10
80008c54:	00 9a       	mov	r10,r0
80008c56:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80008c5a:	e0 0e 02 48 	mul	r8,r0,lr
80008c5e:	10 3b       	cp.w	r11,r8
80008c60:	c0 d2       	brcc	80008c7a <__avr32_udiv64+0x176>
80008c62:	20 1a       	sub	r10,1
80008c64:	18 0b       	add	r11,r12
80008c66:	18 3b       	cp.w	r11,r12
80008c68:	c0 93       	brcs	80008c7a <__avr32_udiv64+0x176>
80008c6a:	f4 c2 00 01 	sub	r2,r10,1
80008c6e:	f6 0c 00 05 	add	r5,r11,r12
80008c72:	10 3b       	cp.w	r11,r8
80008c74:	c0 32       	brcc	80008c7a <__avr32_udiv64+0x176>
80008c76:	04 9a       	mov	r10,r2
80008c78:	0a 9b       	mov	r11,r5
80008c7a:	f6 08 01 01 	sub	r1,r11,r8
80008c7e:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80008c82:	e2 06 0d 00 	divu	r0,r1,r6
80008c86:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80008c8a:	00 98       	mov	r8,r0
80008c8c:	e0 0e 02 4b 	mul	r11,r0,lr
80008c90:	16 33       	cp.w	r3,r11
80008c92:	c0 a2       	brcc	80008ca6 <__avr32_udiv64+0x1a2>
80008c94:	20 18       	sub	r8,1
80008c96:	18 03       	add	r3,r12
80008c98:	18 33       	cp.w	r3,r12
80008c9a:	c0 63       	brcs	80008ca6 <__avr32_udiv64+0x1a2>
80008c9c:	f0 cc 00 01 	sub	r12,r8,1
80008ca0:	16 33       	cp.w	r3,r11
80008ca2:	f8 08 17 30 	movlo	r8,r12
80008ca6:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80008caa:	c6 b8       	rjmp	80008d80 <__avr32_udiv64+0x27c>
80008cac:	16 39       	cp.w	r9,r11
80008cae:	e0 8b 00 67 	brhi	80008d7c <__avr32_udiv64+0x278>
80008cb2:	f2 09 12 00 	clz	r9,r9
80008cb6:	c0 b1       	brne	80008ccc <__avr32_udiv64+0x1c8>
80008cb8:	10 3a       	cp.w	r10,r8
80008cba:	5f 2a       	srhs	r10
80008cbc:	1c 3b       	cp.w	r11,lr
80008cbe:	5f b8       	srhi	r8
80008cc0:	10 4a       	or	r10,r8
80008cc2:	f2 0a 18 00 	cp.b	r10,r9
80008cc6:	c5 b0       	breq	80008d7c <__avr32_udiv64+0x278>
80008cc8:	30 18       	mov	r8,1
80008cca:	c5 b8       	rjmp	80008d80 <__avr32_udiv64+0x27c>
80008ccc:	f2 03 11 20 	rsub	r3,r9,32
80008cd0:	fc 09 09 4e 	lsl	lr,lr,r9
80008cd4:	f6 09 09 4c 	lsl	r12,r11,r9
80008cd8:	f4 03 0a 42 	lsr	r2,r10,r3
80008cdc:	f0 09 09 46 	lsl	r6,r8,r9
80008ce0:	f0 03 0a 48 	lsr	r8,r8,r3
80008ce4:	f6 03 0a 43 	lsr	r3,r11,r3
80008ce8:	18 42       	or	r2,r12
80008cea:	f1 ee 10 0c 	or	r12,r8,lr
80008cee:	f8 01 16 10 	lsr	r1,r12,0x10
80008cf2:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80008cf6:	e6 01 0d 04 	divu	r4,r3,r1
80008cfa:	e4 03 16 10 	lsr	r3,r2,0x10
80008cfe:	08 98       	mov	r8,r4
80008d00:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80008d04:	e8 0e 02 45 	mul	r5,r4,lr
80008d08:	0a 33       	cp.w	r3,r5
80008d0a:	c0 d2       	brcc	80008d24 <__avr32_udiv64+0x220>
80008d0c:	20 18       	sub	r8,1
80008d0e:	18 03       	add	r3,r12
80008d10:	18 33       	cp.w	r3,r12
80008d12:	c0 93       	brcs	80008d24 <__avr32_udiv64+0x220>
80008d14:	f0 c0 00 01 	sub	r0,r8,1
80008d18:	e6 0c 00 0b 	add	r11,r3,r12
80008d1c:	0a 33       	cp.w	r3,r5
80008d1e:	c0 32       	brcc	80008d24 <__avr32_udiv64+0x220>
80008d20:	00 98       	mov	r8,r0
80008d22:	16 93       	mov	r3,r11
80008d24:	0a 13       	sub	r3,r5
80008d26:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80008d2a:	e6 01 0d 00 	divu	r0,r3,r1
80008d2e:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80008d32:	00 93       	mov	r3,r0
80008d34:	e0 0e 02 4e 	mul	lr,r0,lr
80008d38:	1c 3b       	cp.w	r11,lr
80008d3a:	c0 d2       	brcc	80008d54 <__avr32_udiv64+0x250>
80008d3c:	20 13       	sub	r3,1
80008d3e:	18 0b       	add	r11,r12
80008d40:	18 3b       	cp.w	r11,r12
80008d42:	c0 93       	brcs	80008d54 <__avr32_udiv64+0x250>
80008d44:	f6 0c 00 0c 	add	r12,r11,r12
80008d48:	e6 c5 00 01 	sub	r5,r3,1
80008d4c:	1c 3b       	cp.w	r11,lr
80008d4e:	c0 32       	brcc	80008d54 <__avr32_udiv64+0x250>
80008d50:	0a 93       	mov	r3,r5
80008d52:	18 9b       	mov	r11,r12
80008d54:	e7 e8 11 08 	or	r8,r3,r8<<0x10
80008d58:	1c 1b       	sub	r11,lr
80008d5a:	f0 06 06 42 	mulu.d	r2,r8,r6
80008d5e:	06 96       	mov	r6,r3
80008d60:	16 36       	cp.w	r6,r11
80008d62:	e0 8b 00 0a 	brhi	80008d76 <__avr32_udiv64+0x272>
80008d66:	5f 0b       	sreq	r11
80008d68:	f4 09 09 49 	lsl	r9,r10,r9
80008d6c:	12 32       	cp.w	r2,r9
80008d6e:	5f b9       	srhi	r9
80008d70:	f7 e9 00 09 	and	r9,r11,r9
80008d74:	c0 60       	breq	80008d80 <__avr32_udiv64+0x27c>
80008d76:	20 18       	sub	r8,1
80008d78:	30 09       	mov	r9,0
80008d7a:	c0 38       	rjmp	80008d80 <__avr32_udiv64+0x27c>
80008d7c:	30 09       	mov	r9,0
80008d7e:	12 98       	mov	r8,r9
80008d80:	10 9a       	mov	r10,r8
80008d82:	12 93       	mov	r3,r9
80008d84:	10 92       	mov	r2,r8
80008d86:	12 9b       	mov	r11,r9
80008d88:	2f ed       	sub	sp,-8
80008d8a:	d8 32       	popm	r0-r7,pc

80008d8c <atexit>:
80008d8c:	d4 01       	pushm	lr
80008d8e:	30 09       	mov	r9,0
80008d90:	18 9b       	mov	r11,r12
80008d92:	12 9a       	mov	r10,r9
80008d94:	12 9c       	mov	r12,r9
80008d96:	e0 a0 03 67 	rcall	80009464 <__register_exitproc>
80008d9a:	d8 02       	popm	pc

80008d9c <exit>:
80008d9c:	d4 21       	pushm	r4-r7,lr
80008d9e:	30 0b       	mov	r11,0
80008da0:	18 97       	mov	r7,r12
80008da2:	e0 a0 03 b3 	rcall	80009508 <__call_exitprocs>
80008da6:	fe c8 eb ea 	sub	r8,pc,-5142
80008daa:	70 0c       	ld.w	r12,r8[0x0]
80008dac:	78 a8       	ld.w	r8,r12[0x28]
80008dae:	58 08       	cp.w	r8,0
80008db0:	c0 20       	breq	80008db4 <exit+0x18>
80008db2:	5d 18       	icall	r8
80008db4:	0e 9c       	mov	r12,r7
80008db6:	e0 a0 03 36 	rcall	80009422 <_exit>
80008dba:	d7 03       	nop

80008dbc <free>:
80008dbc:	d4 01       	pushm	lr
80008dbe:	e0 68 01 30 	mov	r8,304
80008dc2:	18 9b       	mov	r11,r12
80008dc4:	70 0c       	ld.w	r12,r8[0x0]
80008dc6:	e0 a0 04 53 	rcall	8000966c <_free_r>
80008dca:	d8 02       	popm	pc

80008dcc <malloc>:
80008dcc:	d4 01       	pushm	lr
80008dce:	e0 68 01 30 	mov	r8,304
80008dd2:	18 9b       	mov	r11,r12
80008dd4:	70 0c       	ld.w	r12,r8[0x0]
80008dd6:	c0 3c       	rcall	80008ddc <_malloc_r>
80008dd8:	d8 02       	popm	pc
80008dda:	d7 03       	nop

80008ddc <_malloc_r>:
80008ddc:	d4 31       	pushm	r0-r7,lr
80008dde:	f6 c8 ff f5 	sub	r8,r11,-11
80008de2:	18 95       	mov	r5,r12
80008de4:	10 97       	mov	r7,r8
80008de6:	e0 17 ff f8 	andl	r7,0xfff8
80008dea:	59 68       	cp.w	r8,22
80008dec:	f9 b7 08 10 	movls	r7,16
80008df0:	16 37       	cp.w	r7,r11
80008df2:	5f 38       	srlo	r8
80008df4:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80008df8:	c0 50       	breq	80008e02 <_malloc_r+0x26>
80008dfa:	30 c8       	mov	r8,12
80008dfc:	99 38       	st.w	r12[0xc],r8
80008dfe:	e0 8f 01 f4 	bral	800091e6 <_malloc_r+0x40a>
80008e02:	e0 a0 02 a5 	rcall	8000934c <__malloc_lock>
80008e06:	e0 47 01 f7 	cp.w	r7,503
80008e0a:	e0 8b 00 1d 	brhi	80008e44 <_malloc_r+0x68>
80008e0e:	ee 03 16 03 	lsr	r3,r7,0x3
80008e12:	e0 68 01 34 	mov	r8,308
80008e16:	f0 03 00 38 	add	r8,r8,r3<<0x3
80008e1a:	70 36       	ld.w	r6,r8[0xc]
80008e1c:	10 36       	cp.w	r6,r8
80008e1e:	c0 61       	brne	80008e2a <_malloc_r+0x4e>
80008e20:	ec c8 ff f8 	sub	r8,r6,-8
80008e24:	70 36       	ld.w	r6,r8[0xc]
80008e26:	10 36       	cp.w	r6,r8
80008e28:	c0 c0       	breq	80008e40 <_malloc_r+0x64>
80008e2a:	6c 18       	ld.w	r8,r6[0x4]
80008e2c:	e0 18 ff fc 	andl	r8,0xfffc
80008e30:	6c 3a       	ld.w	r10,r6[0xc]
80008e32:	ec 08 00 09 	add	r9,r6,r8
80008e36:	0a 9c       	mov	r12,r5
80008e38:	6c 28       	ld.w	r8,r6[0x8]
80008e3a:	95 28       	st.w	r10[0x8],r8
80008e3c:	91 3a       	st.w	r8[0xc],r10
80008e3e:	c4 78       	rjmp	80008ecc <_malloc_r+0xf0>
80008e40:	2f e3       	sub	r3,-2
80008e42:	c4 d8       	rjmp	80008edc <_malloc_r+0x100>
80008e44:	ee 03 16 09 	lsr	r3,r7,0x9
80008e48:	c0 41       	brne	80008e50 <_malloc_r+0x74>
80008e4a:	ee 03 16 03 	lsr	r3,r7,0x3
80008e4e:	c2 68       	rjmp	80008e9a <_malloc_r+0xbe>
80008e50:	58 43       	cp.w	r3,4
80008e52:	e0 8b 00 06 	brhi	80008e5e <_malloc_r+0x82>
80008e56:	ee 03 16 06 	lsr	r3,r7,0x6
80008e5a:	2c 83       	sub	r3,-56
80008e5c:	c1 f8       	rjmp	80008e9a <_malloc_r+0xbe>
80008e5e:	59 43       	cp.w	r3,20
80008e60:	e0 8b 00 04 	brhi	80008e68 <_malloc_r+0x8c>
80008e64:	2a 53       	sub	r3,-91
80008e66:	c1 a8       	rjmp	80008e9a <_malloc_r+0xbe>
80008e68:	e0 43 00 54 	cp.w	r3,84
80008e6c:	e0 8b 00 06 	brhi	80008e78 <_malloc_r+0x9c>
80008e70:	ee 03 16 0c 	lsr	r3,r7,0xc
80008e74:	29 23       	sub	r3,-110
80008e76:	c1 28       	rjmp	80008e9a <_malloc_r+0xbe>
80008e78:	e0 43 01 54 	cp.w	r3,340
80008e7c:	e0 8b 00 06 	brhi	80008e88 <_malloc_r+0xac>
80008e80:	ee 03 16 0f 	lsr	r3,r7,0xf
80008e84:	28 93       	sub	r3,-119
80008e86:	c0 a8       	rjmp	80008e9a <_malloc_r+0xbe>
80008e88:	e0 43 05 54 	cp.w	r3,1364
80008e8c:	e0 88 00 04 	brls	80008e94 <_malloc_r+0xb8>
80008e90:	37 e3       	mov	r3,126
80008e92:	c0 48       	rjmp	80008e9a <_malloc_r+0xbe>
80008e94:	ee 03 16 12 	lsr	r3,r7,0x12
80008e98:	28 43       	sub	r3,-124
80008e9a:	e0 6a 01 34 	mov	r10,308
80008e9e:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80008ea2:	74 36       	ld.w	r6,r10[0xc]
80008ea4:	c1 98       	rjmp	80008ed6 <_malloc_r+0xfa>
80008ea6:	6c 19       	ld.w	r9,r6[0x4]
80008ea8:	e0 19 ff fc 	andl	r9,0xfffc
80008eac:	f2 07 01 0b 	sub	r11,r9,r7
80008eb0:	58 fb       	cp.w	r11,15
80008eb2:	e0 8a 00 04 	brle	80008eba <_malloc_r+0xde>
80008eb6:	20 13       	sub	r3,1
80008eb8:	c1 18       	rjmp	80008eda <_malloc_r+0xfe>
80008eba:	6c 38       	ld.w	r8,r6[0xc]
80008ebc:	58 0b       	cp.w	r11,0
80008ebe:	c0 b5       	brlt	80008ed4 <_malloc_r+0xf8>
80008ec0:	6c 2a       	ld.w	r10,r6[0x8]
80008ec2:	ec 09 00 09 	add	r9,r6,r9
80008ec6:	0a 9c       	mov	r12,r5
80008ec8:	91 2a       	st.w	r8[0x8],r10
80008eca:	95 38       	st.w	r10[0xc],r8
80008ecc:	72 18       	ld.w	r8,r9[0x4]
80008ece:	a1 a8       	sbr	r8,0x0
80008ed0:	93 18       	st.w	r9[0x4],r8
80008ed2:	cb c8       	rjmp	8000904a <_malloc_r+0x26e>
80008ed4:	10 96       	mov	r6,r8
80008ed6:	14 36       	cp.w	r6,r10
80008ed8:	ce 71       	brne	80008ea6 <_malloc_r+0xca>
80008eda:	2f f3       	sub	r3,-1
80008edc:	e0 6a 01 34 	mov	r10,308
80008ee0:	f4 cc ff f8 	sub	r12,r10,-8
80008ee4:	78 26       	ld.w	r6,r12[0x8]
80008ee6:	18 36       	cp.w	r6,r12
80008ee8:	c6 c0       	breq	80008fc0 <_malloc_r+0x1e4>
80008eea:	6c 19       	ld.w	r9,r6[0x4]
80008eec:	e0 19 ff fc 	andl	r9,0xfffc
80008ef0:	f2 07 01 08 	sub	r8,r9,r7
80008ef4:	58 f8       	cp.w	r8,15
80008ef6:	e0 89 00 8f 	brgt	80009014 <_malloc_r+0x238>
80008efa:	99 3c       	st.w	r12[0xc],r12
80008efc:	99 2c       	st.w	r12[0x8],r12
80008efe:	58 08       	cp.w	r8,0
80008f00:	c0 55       	brlt	80008f0a <_malloc_r+0x12e>
80008f02:	ec 09 00 09 	add	r9,r6,r9
80008f06:	0a 9c       	mov	r12,r5
80008f08:	ce 2b       	rjmp	80008ecc <_malloc_r+0xf0>
80008f0a:	e0 49 01 ff 	cp.w	r9,511
80008f0e:	e0 8b 00 13 	brhi	80008f34 <_malloc_r+0x158>
80008f12:	a3 99       	lsr	r9,0x3
80008f14:	f4 09 00 38 	add	r8,r10,r9<<0x3
80008f18:	70 2b       	ld.w	r11,r8[0x8]
80008f1a:	8d 38       	st.w	r6[0xc],r8
80008f1c:	8d 2b       	st.w	r6[0x8],r11
80008f1e:	97 36       	st.w	r11[0xc],r6
80008f20:	91 26       	st.w	r8[0x8],r6
80008f22:	a3 49       	asr	r9,0x2
80008f24:	74 18       	ld.w	r8,r10[0x4]
80008f26:	30 1b       	mov	r11,1
80008f28:	f6 09 09 49 	lsl	r9,r11,r9
80008f2c:	f1 e9 10 09 	or	r9,r8,r9
80008f30:	95 19       	st.w	r10[0x4],r9
80008f32:	c4 78       	rjmp	80008fc0 <_malloc_r+0x1e4>
80008f34:	f2 0a 16 09 	lsr	r10,r9,0x9
80008f38:	58 4a       	cp.w	r10,4
80008f3a:	e0 8b 00 07 	brhi	80008f48 <_malloc_r+0x16c>
80008f3e:	f2 0a 16 06 	lsr	r10,r9,0x6
80008f42:	2c 8a       	sub	r10,-56
80008f44:	c2 08       	rjmp	80008f84 <_malloc_r+0x1a8>
80008f46:	d7 03       	nop
80008f48:	59 4a       	cp.w	r10,20
80008f4a:	e0 8b 00 04 	brhi	80008f52 <_malloc_r+0x176>
80008f4e:	2a 5a       	sub	r10,-91
80008f50:	c1 a8       	rjmp	80008f84 <_malloc_r+0x1a8>
80008f52:	e0 4a 00 54 	cp.w	r10,84
80008f56:	e0 8b 00 06 	brhi	80008f62 <_malloc_r+0x186>
80008f5a:	f2 0a 16 0c 	lsr	r10,r9,0xc
80008f5e:	29 2a       	sub	r10,-110
80008f60:	c1 28       	rjmp	80008f84 <_malloc_r+0x1a8>
80008f62:	e0 4a 01 54 	cp.w	r10,340
80008f66:	e0 8b 00 06 	brhi	80008f72 <_malloc_r+0x196>
80008f6a:	f2 0a 16 0f 	lsr	r10,r9,0xf
80008f6e:	28 9a       	sub	r10,-119
80008f70:	c0 a8       	rjmp	80008f84 <_malloc_r+0x1a8>
80008f72:	e0 4a 05 54 	cp.w	r10,1364
80008f76:	e0 88 00 04 	brls	80008f7e <_malloc_r+0x1a2>
80008f7a:	37 ea       	mov	r10,126
80008f7c:	c0 48       	rjmp	80008f84 <_malloc_r+0x1a8>
80008f7e:	f2 0a 16 12 	lsr	r10,r9,0x12
80008f82:	28 4a       	sub	r10,-124
80008f84:	e0 6b 01 34 	mov	r11,308
80008f88:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80008f8c:	68 28       	ld.w	r8,r4[0x8]
80008f8e:	08 38       	cp.w	r8,r4
80008f90:	c0 e1       	brne	80008fac <_malloc_r+0x1d0>
80008f92:	76 19       	ld.w	r9,r11[0x4]
80008f94:	a3 4a       	asr	r10,0x2
80008f96:	30 1e       	mov	lr,1
80008f98:	fc 0a 09 4a 	lsl	r10,lr,r10
80008f9c:	f3 ea 10 0a 	or	r10,r9,r10
80008fa0:	10 99       	mov	r9,r8
80008fa2:	97 1a       	st.w	r11[0x4],r10
80008fa4:	c0 a8       	rjmp	80008fb8 <_malloc_r+0x1dc>
80008fa6:	70 28       	ld.w	r8,r8[0x8]
80008fa8:	08 38       	cp.w	r8,r4
80008faa:	c0 60       	breq	80008fb6 <_malloc_r+0x1da>
80008fac:	70 1a       	ld.w	r10,r8[0x4]
80008fae:	e0 1a ff fc 	andl	r10,0xfffc
80008fb2:	14 39       	cp.w	r9,r10
80008fb4:	cf 93       	brcs	80008fa6 <_malloc_r+0x1ca>
80008fb6:	70 39       	ld.w	r9,r8[0xc]
80008fb8:	8d 39       	st.w	r6[0xc],r9
80008fba:	8d 28       	st.w	r6[0x8],r8
80008fbc:	91 36       	st.w	r8[0xc],r6
80008fbe:	93 26       	st.w	r9[0x8],r6
80008fc0:	e6 08 14 02 	asr	r8,r3,0x2
80008fc4:	30 1b       	mov	r11,1
80008fc6:	e0 64 01 34 	mov	r4,308
80008fca:	f6 08 09 4b 	lsl	r11,r11,r8
80008fce:	68 18       	ld.w	r8,r4[0x4]
80008fd0:	10 3b       	cp.w	r11,r8
80008fd2:	e0 8b 00 69 	brhi	800090a4 <_malloc_r+0x2c8>
80008fd6:	f7 e8 00 09 	and	r9,r11,r8
80008fda:	c0 b1       	brne	80008ff0 <_malloc_r+0x214>
80008fdc:	e0 13 ff fc 	andl	r3,0xfffc
80008fe0:	a1 7b       	lsl	r11,0x1
80008fe2:	2f c3       	sub	r3,-4
80008fe4:	c0 38       	rjmp	80008fea <_malloc_r+0x20e>
80008fe6:	2f c3       	sub	r3,-4
80008fe8:	a1 7b       	lsl	r11,0x1
80008fea:	f7 e8 00 09 	and	r9,r11,r8
80008fee:	cf c0       	breq	80008fe6 <_malloc_r+0x20a>
80008ff0:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80008ff4:	06 92       	mov	r2,r3
80008ff6:	1c 91       	mov	r1,lr
80008ff8:	62 36       	ld.w	r6,r1[0xc]
80008ffa:	c2 d8       	rjmp	80009054 <_malloc_r+0x278>
80008ffc:	6c 1a       	ld.w	r10,r6[0x4]
80008ffe:	e0 1a ff fc 	andl	r10,0xfffc
80009002:	f4 07 01 08 	sub	r8,r10,r7
80009006:	58 f8       	cp.w	r8,15
80009008:	e0 8a 00 15 	brle	80009032 <_malloc_r+0x256>
8000900c:	6c 3a       	ld.w	r10,r6[0xc]
8000900e:	6c 29       	ld.w	r9,r6[0x8]
80009010:	95 29       	st.w	r10[0x8],r9
80009012:	93 3a       	st.w	r9[0xc],r10
80009014:	0e 99       	mov	r9,r7
80009016:	ec 07 00 07 	add	r7,r6,r7
8000901a:	a1 a9       	sbr	r9,0x0
8000901c:	99 37       	st.w	r12[0xc],r7
8000901e:	99 27       	st.w	r12[0x8],r7
80009020:	8d 19       	st.w	r6[0x4],r9
80009022:	ee 08 09 08 	st.w	r7[r8],r8
80009026:	8f 2c       	st.w	r7[0x8],r12
80009028:	8f 3c       	st.w	r7[0xc],r12
8000902a:	a1 a8       	sbr	r8,0x0
8000902c:	0a 9c       	mov	r12,r5
8000902e:	8f 18       	st.w	r7[0x4],r8
80009030:	c0 d8       	rjmp	8000904a <_malloc_r+0x26e>
80009032:	6c 39       	ld.w	r9,r6[0xc]
80009034:	58 08       	cp.w	r8,0
80009036:	c0 e5       	brlt	80009052 <_malloc_r+0x276>
80009038:	ec 0a 00 0a 	add	r10,r6,r10
8000903c:	74 18       	ld.w	r8,r10[0x4]
8000903e:	a1 a8       	sbr	r8,0x0
80009040:	0a 9c       	mov	r12,r5
80009042:	95 18       	st.w	r10[0x4],r8
80009044:	6c 28       	ld.w	r8,r6[0x8]
80009046:	93 28       	st.w	r9[0x8],r8
80009048:	91 39       	st.w	r8[0xc],r9
8000904a:	c8 2d       	rcall	8000934e <__malloc_unlock>
8000904c:	ec cc ff f8 	sub	r12,r6,-8
80009050:	d8 32       	popm	r0-r7,pc
80009052:	12 96       	mov	r6,r9
80009054:	02 36       	cp.w	r6,r1
80009056:	cd 31       	brne	80008ffc <_malloc_r+0x220>
80009058:	2f f2       	sub	r2,-1
8000905a:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
8000905e:	c0 30       	breq	80009064 <_malloc_r+0x288>
80009060:	2f 81       	sub	r1,-8
80009062:	cc bb       	rjmp	80008ff8 <_malloc_r+0x21c>
80009064:	1c 98       	mov	r8,lr
80009066:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000906a:	c0 81       	brne	8000907a <_malloc_r+0x29e>
8000906c:	68 19       	ld.w	r9,r4[0x4]
8000906e:	f6 08 11 ff 	rsub	r8,r11,-1
80009072:	f3 e8 00 08 	and	r8,r9,r8
80009076:	89 18       	st.w	r4[0x4],r8
80009078:	c0 78       	rjmp	80009086 <_malloc_r+0x2aa>
8000907a:	f0 c9 00 08 	sub	r9,r8,8
8000907e:	20 13       	sub	r3,1
80009080:	70 08       	ld.w	r8,r8[0x0]
80009082:	12 38       	cp.w	r8,r9
80009084:	cf 10       	breq	80009066 <_malloc_r+0x28a>
80009086:	a1 7b       	lsl	r11,0x1
80009088:	68 18       	ld.w	r8,r4[0x4]
8000908a:	10 3b       	cp.w	r11,r8
8000908c:	e0 8b 00 0c 	brhi	800090a4 <_malloc_r+0x2c8>
80009090:	58 0b       	cp.w	r11,0
80009092:	c0 90       	breq	800090a4 <_malloc_r+0x2c8>
80009094:	04 93       	mov	r3,r2
80009096:	c0 38       	rjmp	8000909c <_malloc_r+0x2c0>
80009098:	2f c3       	sub	r3,-4
8000909a:	a1 7b       	lsl	r11,0x1
8000909c:	f7 e8 00 09 	and	r9,r11,r8
800090a0:	ca 81       	brne	80008ff0 <_malloc_r+0x214>
800090a2:	cf bb       	rjmp	80009098 <_malloc_r+0x2bc>
800090a4:	68 23       	ld.w	r3,r4[0x8]
800090a6:	66 12       	ld.w	r2,r3[0x4]
800090a8:	e0 12 ff fc 	andl	r2,0xfffc
800090ac:	0e 32       	cp.w	r2,r7
800090ae:	5f 39       	srlo	r9
800090b0:	e4 07 01 08 	sub	r8,r2,r7
800090b4:	58 f8       	cp.w	r8,15
800090b6:	5f aa       	srle	r10
800090b8:	f5 e9 10 09 	or	r9,r10,r9
800090bc:	e0 80 00 96 	breq	800091e8 <_malloc_r+0x40c>
800090c0:	e0 68 09 a0 	mov	r8,2464
800090c4:	70 01       	ld.w	r1,r8[0x0]
800090c6:	e0 68 05 40 	mov	r8,1344
800090ca:	2f 01       	sub	r1,-16
800090cc:	70 08       	ld.w	r8,r8[0x0]
800090ce:	0e 01       	add	r1,r7
800090d0:	5b f8       	cp.w	r8,-1
800090d2:	c0 40       	breq	800090da <_malloc_r+0x2fe>
800090d4:	28 11       	sub	r1,-127
800090d6:	e0 11 ff 80 	andl	r1,0xff80
800090da:	02 9b       	mov	r11,r1
800090dc:	0a 9c       	mov	r12,r5
800090de:	c7 9d       	rcall	800093d0 <_sbrk_r>
800090e0:	18 96       	mov	r6,r12
800090e2:	5b fc       	cp.w	r12,-1
800090e4:	c7 30       	breq	800091ca <_malloc_r+0x3ee>
800090e6:	e6 02 00 08 	add	r8,r3,r2
800090ea:	10 3c       	cp.w	r12,r8
800090ec:	c0 32       	brcc	800090f2 <_malloc_r+0x316>
800090ee:	08 33       	cp.w	r3,r4
800090f0:	c6 d1       	brne	800091ca <_malloc_r+0x3ee>
800090f2:	e0 6a 09 a4 	mov	r10,2468
800090f6:	74 09       	ld.w	r9,r10[0x0]
800090f8:	e2 09 00 09 	add	r9,r1,r9
800090fc:	95 09       	st.w	r10[0x0],r9
800090fe:	10 36       	cp.w	r6,r8
80009100:	c0 a1       	brne	80009114 <_malloc_r+0x338>
80009102:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80009106:	c0 71       	brne	80009114 <_malloc_r+0x338>
80009108:	e2 02 00 02 	add	r2,r1,r2
8000910c:	68 28       	ld.w	r8,r4[0x8]
8000910e:	a1 a2       	sbr	r2,0x0
80009110:	91 12       	st.w	r8[0x4],r2
80009112:	c4 b8       	rjmp	800091a8 <_malloc_r+0x3cc>
80009114:	e0 6a 05 40 	mov	r10,1344
80009118:	74 0b       	ld.w	r11,r10[0x0]
8000911a:	5b fb       	cp.w	r11,-1
8000911c:	c0 31       	brne	80009122 <_malloc_r+0x346>
8000911e:	95 06       	st.w	r10[0x0],r6
80009120:	c0 78       	rjmp	8000912e <_malloc_r+0x352>
80009122:	ec 09 00 09 	add	r9,r6,r9
80009126:	e0 6a 09 a4 	mov	r10,2468
8000912a:	10 19       	sub	r9,r8
8000912c:	95 09       	st.w	r10[0x0],r9
8000912e:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80009132:	c0 40       	breq	8000913a <_malloc_r+0x35e>
80009134:	f0 08 11 08 	rsub	r8,r8,8
80009138:	10 06       	add	r6,r8
8000913a:	28 08       	sub	r8,-128
8000913c:	ec 01 00 01 	add	r1,r6,r1
80009140:	0a 9c       	mov	r12,r5
80009142:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80009146:	f0 01 01 01 	sub	r1,r8,r1
8000914a:	02 9b       	mov	r11,r1
8000914c:	c4 2d       	rcall	800093d0 <_sbrk_r>
8000914e:	30 08       	mov	r8,0
80009150:	5b fc       	cp.w	r12,-1
80009152:	c0 31       	brne	80009158 <_malloc_r+0x37c>
80009154:	0c 9c       	mov	r12,r6
80009156:	10 91       	mov	r1,r8
80009158:	e0 68 09 a4 	mov	r8,2468
8000915c:	0c 1c       	sub	r12,r6
8000915e:	70 09       	ld.w	r9,r8[0x0]
80009160:	02 0c       	add	r12,r1
80009162:	89 26       	st.w	r4[0x8],r6
80009164:	a1 ac       	sbr	r12,0x0
80009166:	12 01       	add	r1,r9
80009168:	8d 1c       	st.w	r6[0x4],r12
8000916a:	91 01       	st.w	r8[0x0],r1
8000916c:	08 33       	cp.w	r3,r4
8000916e:	c1 d0       	breq	800091a8 <_malloc_r+0x3cc>
80009170:	58 f2       	cp.w	r2,15
80009172:	e0 8b 00 05 	brhi	8000917c <_malloc_r+0x3a0>
80009176:	30 18       	mov	r8,1
80009178:	8d 18       	st.w	r6[0x4],r8
8000917a:	c2 88       	rjmp	800091ca <_malloc_r+0x3ee>
8000917c:	30 59       	mov	r9,5
8000917e:	20 c2       	sub	r2,12
80009180:	e0 12 ff f8 	andl	r2,0xfff8
80009184:	e6 02 00 08 	add	r8,r3,r2
80009188:	91 29       	st.w	r8[0x8],r9
8000918a:	91 19       	st.w	r8[0x4],r9
8000918c:	66 18       	ld.w	r8,r3[0x4]
8000918e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80009192:	e5 e8 10 08 	or	r8,r2,r8
80009196:	87 18       	st.w	r3[0x4],r8
80009198:	58 f2       	cp.w	r2,15
8000919a:	e0 88 00 07 	brls	800091a8 <_malloc_r+0x3cc>
8000919e:	e6 cb ff f8 	sub	r11,r3,-8
800091a2:	0a 9c       	mov	r12,r5
800091a4:	e0 a0 02 64 	rcall	8000966c <_free_r>
800091a8:	e0 68 09 a4 	mov	r8,2468
800091ac:	e0 69 09 9c 	mov	r9,2460
800091b0:	70 08       	ld.w	r8,r8[0x0]
800091b2:	72 0a       	ld.w	r10,r9[0x0]
800091b4:	14 38       	cp.w	r8,r10
800091b6:	e0 88 00 03 	brls	800091bc <_malloc_r+0x3e0>
800091ba:	93 08       	st.w	r9[0x0],r8
800091bc:	e0 69 09 98 	mov	r9,2456
800091c0:	72 0a       	ld.w	r10,r9[0x0]
800091c2:	14 38       	cp.w	r8,r10
800091c4:	e0 88 00 03 	brls	800091ca <_malloc_r+0x3ee>
800091c8:	93 08       	st.w	r9[0x0],r8
800091ca:	68 28       	ld.w	r8,r4[0x8]
800091cc:	70 18       	ld.w	r8,r8[0x4]
800091ce:	e0 18 ff fc 	andl	r8,0xfffc
800091d2:	0e 38       	cp.w	r8,r7
800091d4:	5f 39       	srlo	r9
800091d6:	0e 18       	sub	r8,r7
800091d8:	58 f8       	cp.w	r8,15
800091da:	5f aa       	srle	r10
800091dc:	f5 e9 10 09 	or	r9,r10,r9
800091e0:	c0 40       	breq	800091e8 <_malloc_r+0x40c>
800091e2:	0a 9c       	mov	r12,r5
800091e4:	cb 5c       	rcall	8000934e <__malloc_unlock>
800091e6:	d8 3a       	popm	r0-r7,pc,r12=0
800091e8:	68 26       	ld.w	r6,r4[0x8]
800091ea:	a1 a8       	sbr	r8,0x0
800091ec:	0e 99       	mov	r9,r7
800091ee:	a1 a9       	sbr	r9,0x0
800091f0:	8d 19       	st.w	r6[0x4],r9
800091f2:	ec 07 00 07 	add	r7,r6,r7
800091f6:	0a 9c       	mov	r12,r5
800091f8:	89 27       	st.w	r4[0x8],r7
800091fa:	8f 18       	st.w	r7[0x4],r8
800091fc:	ca 9c       	rcall	8000934e <__malloc_unlock>
800091fe:	ec cc ff f8 	sub	r12,r6,-8
80009202:	d8 32       	popm	r0-r7,pc

80009204 <memcpy>:
80009204:	58 8a       	cp.w	r10,8
80009206:	c2 f5       	brlt	80009264 <memcpy+0x60>
80009208:	f9 eb 10 09 	or	r9,r12,r11
8000920c:	e2 19 00 03 	andl	r9,0x3,COH
80009210:	e0 81 00 97 	brne	8000933e <memcpy+0x13a>
80009214:	e0 4a 00 20 	cp.w	r10,32
80009218:	c3 b4       	brge	8000928e <memcpy+0x8a>
8000921a:	f4 08 14 02 	asr	r8,r10,0x2
8000921e:	f0 09 11 08 	rsub	r9,r8,8
80009222:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80009226:	76 69       	ld.w	r9,r11[0x18]
80009228:	99 69       	st.w	r12[0x18],r9
8000922a:	76 59       	ld.w	r9,r11[0x14]
8000922c:	99 59       	st.w	r12[0x14],r9
8000922e:	76 49       	ld.w	r9,r11[0x10]
80009230:	99 49       	st.w	r12[0x10],r9
80009232:	76 39       	ld.w	r9,r11[0xc]
80009234:	99 39       	st.w	r12[0xc],r9
80009236:	76 29       	ld.w	r9,r11[0x8]
80009238:	99 29       	st.w	r12[0x8],r9
8000923a:	76 19       	ld.w	r9,r11[0x4]
8000923c:	99 19       	st.w	r12[0x4],r9
8000923e:	76 09       	ld.w	r9,r11[0x0]
80009240:	99 09       	st.w	r12[0x0],r9
80009242:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80009246:	f8 08 00 28 	add	r8,r12,r8<<0x2
8000924a:	e0 1a 00 03 	andl	r10,0x3
8000924e:	f4 0a 11 04 	rsub	r10,r10,4
80009252:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80009256:	17 a9       	ld.ub	r9,r11[0x2]
80009258:	b0 a9       	st.b	r8[0x2],r9
8000925a:	17 99       	ld.ub	r9,r11[0x1]
8000925c:	b0 99       	st.b	r8[0x1],r9
8000925e:	17 89       	ld.ub	r9,r11[0x0]
80009260:	b0 89       	st.b	r8[0x0],r9
80009262:	5e fc       	retal	r12
80009264:	f4 0a 11 09 	rsub	r10,r10,9
80009268:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000926c:	17 f9       	ld.ub	r9,r11[0x7]
8000926e:	b8 f9       	st.b	r12[0x7],r9
80009270:	17 e9       	ld.ub	r9,r11[0x6]
80009272:	b8 e9       	st.b	r12[0x6],r9
80009274:	17 d9       	ld.ub	r9,r11[0x5]
80009276:	b8 d9       	st.b	r12[0x5],r9
80009278:	17 c9       	ld.ub	r9,r11[0x4]
8000927a:	b8 c9       	st.b	r12[0x4],r9
8000927c:	17 b9       	ld.ub	r9,r11[0x3]
8000927e:	b8 b9       	st.b	r12[0x3],r9
80009280:	17 a9       	ld.ub	r9,r11[0x2]
80009282:	b8 a9       	st.b	r12[0x2],r9
80009284:	17 99       	ld.ub	r9,r11[0x1]
80009286:	b8 99       	st.b	r12[0x1],r9
80009288:	17 89       	ld.ub	r9,r11[0x0]
8000928a:	b8 89       	st.b	r12[0x0],r9
8000928c:	5e fc       	retal	r12
8000928e:	eb cd 40 c0 	pushm	r6-r7,lr
80009292:	18 99       	mov	r9,r12
80009294:	22 0a       	sub	r10,32
80009296:	b7 07       	ld.d	r6,r11++
80009298:	b3 26       	st.d	r9++,r6
8000929a:	b7 07       	ld.d	r6,r11++
8000929c:	b3 26       	st.d	r9++,r6
8000929e:	b7 07       	ld.d	r6,r11++
800092a0:	b3 26       	st.d	r9++,r6
800092a2:	b7 07       	ld.d	r6,r11++
800092a4:	b3 26       	st.d	r9++,r6
800092a6:	22 0a       	sub	r10,32
800092a8:	cf 74       	brge	80009296 <memcpy+0x92>
800092aa:	2f 0a       	sub	r10,-16
800092ac:	c0 65       	brlt	800092b8 <memcpy+0xb4>
800092ae:	b7 07       	ld.d	r6,r11++
800092b0:	b3 26       	st.d	r9++,r6
800092b2:	b7 07       	ld.d	r6,r11++
800092b4:	b3 26       	st.d	r9++,r6
800092b6:	21 0a       	sub	r10,16
800092b8:	5c 3a       	neg	r10
800092ba:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
800092be:	d7 03       	nop
800092c0:	d7 03       	nop
800092c2:	f7 36 00 0e 	ld.ub	r6,r11[14]
800092c6:	f3 66 00 0e 	st.b	r9[14],r6
800092ca:	f7 36 00 0d 	ld.ub	r6,r11[13]
800092ce:	f3 66 00 0d 	st.b	r9[13],r6
800092d2:	f7 36 00 0c 	ld.ub	r6,r11[12]
800092d6:	f3 66 00 0c 	st.b	r9[12],r6
800092da:	f7 36 00 0b 	ld.ub	r6,r11[11]
800092de:	f3 66 00 0b 	st.b	r9[11],r6
800092e2:	f7 36 00 0a 	ld.ub	r6,r11[10]
800092e6:	f3 66 00 0a 	st.b	r9[10],r6
800092ea:	f7 36 00 09 	ld.ub	r6,r11[9]
800092ee:	f3 66 00 09 	st.b	r9[9],r6
800092f2:	f7 36 00 08 	ld.ub	r6,r11[8]
800092f6:	f3 66 00 08 	st.b	r9[8],r6
800092fa:	f7 36 00 07 	ld.ub	r6,r11[7]
800092fe:	f3 66 00 07 	st.b	r9[7],r6
80009302:	f7 36 00 06 	ld.ub	r6,r11[6]
80009306:	f3 66 00 06 	st.b	r9[6],r6
8000930a:	f7 36 00 05 	ld.ub	r6,r11[5]
8000930e:	f3 66 00 05 	st.b	r9[5],r6
80009312:	f7 36 00 04 	ld.ub	r6,r11[4]
80009316:	f3 66 00 04 	st.b	r9[4],r6
8000931a:	f7 36 00 03 	ld.ub	r6,r11[3]
8000931e:	f3 66 00 03 	st.b	r9[3],r6
80009322:	f7 36 00 02 	ld.ub	r6,r11[2]
80009326:	f3 66 00 02 	st.b	r9[2],r6
8000932a:	f7 36 00 01 	ld.ub	r6,r11[1]
8000932e:	f3 66 00 01 	st.b	r9[1],r6
80009332:	f7 36 00 00 	ld.ub	r6,r11[0]
80009336:	f3 66 00 00 	st.b	r9[0],r6
8000933a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000933e:	20 1a       	sub	r10,1
80009340:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80009344:	f8 0a 0b 09 	st.b	r12[r10],r9
80009348:	cf b1       	brne	8000933e <memcpy+0x13a>
8000934a:	5e fc       	retal	r12

8000934c <__malloc_lock>:
8000934c:	5e fc       	retal	r12

8000934e <__malloc_unlock>:
8000934e:	5e fc       	retal	r12

80009350 <rand>:
80009350:	d4 21       	pushm	r4-r7,lr
80009352:	e0 67 01 30 	mov	r7,304
80009356:	6e 06       	ld.w	r6,r7[0x0]
80009358:	6c e8       	ld.w	r8,r6[0x38]
8000935a:	58 08       	cp.w	r8,0
8000935c:	c1 a1       	brne	80009390 <rand+0x40>
8000935e:	31 8c       	mov	r12,24
80009360:	fe b0 fd 36 	rcall	80008dcc <malloc>
80009364:	e0 69 33 0e 	mov	r9,13070
80009368:	8d ec       	st.w	r6[0x38],r12
8000936a:	6e 08       	ld.w	r8,r7[0x0]
8000936c:	70 e8       	ld.w	r8,r8[0x38]
8000936e:	b0 09       	st.h	r8[0x0],r9
80009370:	fe 79 ab cd 	mov	r9,-21555
80009374:	b0 19       	st.h	r8[0x2],r9
80009376:	e0 69 12 34 	mov	r9,4660
8000937a:	b0 29       	st.h	r8[0x4],r9
8000937c:	fe 79 e6 6d 	mov	r9,-6547
80009380:	b0 39       	st.h	r8[0x6],r9
80009382:	fe 79 de ec 	mov	r9,-8468
80009386:	b0 49       	st.h	r8[0x8],r9
80009388:	30 59       	mov	r9,5
8000938a:	b0 59       	st.h	r8[0xa],r9
8000938c:	30 b9       	mov	r9,11
8000938e:	b0 69       	st.h	r8[0xc],r9
80009390:	e0 68 01 30 	mov	r8,304
80009394:	70 08       	ld.w	r8,r8[0x0]
80009396:	70 e8       	ld.w	r8,r8[0x38]
80009398:	70 47       	ld.w	r7,r8[0x10]
8000939a:	70 5c       	ld.w	r12,r8[0x14]
8000939c:	e0 69 7f 2d 	mov	r9,32557
800093a0:	ea 19 4c 95 	orh	r9,0x4c95
800093a4:	f8 09 06 4a 	mulu.d	r10,r12,r9
800093a8:	ee 09 02 49 	mul	r9,r7,r9
800093ac:	e0 67 f4 2d 	mov	r7,62509
800093b0:	ea 17 58 51 	orh	r7,0x5851
800093b4:	30 16       	mov	r6,1
800093b6:	f8 07 03 49 	mac	r9,r12,r7
800093ba:	30 07       	mov	r7,0
800093bc:	f2 0b 00 0b 	add	r11,r9,r11
800093c0:	0c 0a       	add	r10,r6
800093c2:	f6 07 00 4b 	adc	r11,r11,r7
800093c6:	f0 eb 00 10 	st.d	r8[16],r10
800093ca:	f9 db c0 1f 	bfextu	r12,r11,0x0,0x1f
800093ce:	d8 22       	popm	r4-r7,pc

800093d0 <_sbrk_r>:
800093d0:	d4 21       	pushm	r4-r7,lr
800093d2:	30 08       	mov	r8,0
800093d4:	18 97       	mov	r7,r12
800093d6:	e0 66 1c f8 	mov	r6,7416
800093da:	16 9c       	mov	r12,r11
800093dc:	8d 08       	st.w	r6[0x0],r8
800093de:	c2 7c       	rcall	8000942c <_sbrk>
800093e0:	5b fc       	cp.w	r12,-1
800093e2:	c0 51       	brne	800093ec <_sbrk_r+0x1c>
800093e4:	6c 08       	ld.w	r8,r6[0x0]
800093e6:	58 08       	cp.w	r8,0
800093e8:	c0 20       	breq	800093ec <_sbrk_r+0x1c>
800093ea:	8f 38       	st.w	r7[0xc],r8
800093ec:	d8 22       	popm	r4-r7,pc
800093ee:	d7 03       	nop

800093f0 <strncmp>:
800093f0:	58 0a       	cp.w	r10,0
800093f2:	c0 81       	brne	80009402 <strncmp+0x12>
800093f4:	5e fa       	retal	r10
800093f6:	58 0a       	cp.w	r10,0
800093f8:	c0 b0       	breq	8000940e <strncmp+0x1e>
800093fa:	58 08       	cp.w	r8,0
800093fc:	c0 90       	breq	8000940e <strncmp+0x1e>
800093fe:	2f fc       	sub	r12,-1
80009400:	2f fb       	sub	r11,-1
80009402:	20 1a       	sub	r10,1
80009404:	19 88       	ld.ub	r8,r12[0x0]
80009406:	17 89       	ld.ub	r9,r11[0x0]
80009408:	f0 09 18 00 	cp.b	r9,r8
8000940c:	cf 50       	breq	800093f6 <strncmp+0x6>
8000940e:	19 8c       	ld.ub	r12,r12[0x0]
80009410:	17 88       	ld.ub	r8,r11[0x0]
80009412:	10 1c       	sub	r12,r8
80009414:	5e fc       	retal	r12

80009416 <_init_startup>:
80009416:	5e fd       	retal	0

80009418 <_init_argv>:
80009418:	30 e8       	mov	r8,14
8000941a:	d6 73       	breakpoint
8000941c:	3f fc       	mov	r12,-1
8000941e:	35 8b       	mov	r11,88
80009420:	5e fc       	retal	r12

80009422 <_exit>:
80009422:	30 d8       	mov	r8,13
80009424:	d6 73       	breakpoint
80009426:	3f fc       	mov	r12,-1
80009428:	35 8b       	mov	r11,88
8000942a:	c0 08       	rjmp	8000942a <_exit+0x8>

8000942c <_sbrk>:
8000942c:	d4 01       	pushm	lr
8000942e:	e0 68 09 cc 	mov	r8,2508
80009432:	70 09       	ld.w	r9,r8[0x0]
80009434:	58 09       	cp.w	r9,0
80009436:	c0 41       	brne	8000943e <_sbrk+0x12>
80009438:	e0 69 1d 00 	mov	r9,7424
8000943c:	91 09       	st.w	r8[0x0],r9
8000943e:	e0 69 09 cc 	mov	r9,2508
80009442:	e0 6a 70 00 	mov	r10,28672
80009446:	72 08       	ld.w	r8,r9[0x0]
80009448:	f0 0c 00 0c 	add	r12,r8,r12
8000944c:	14 3c       	cp.w	r12,r10
8000944e:	e0 8b 00 04 	brhi	80009456 <_sbrk+0x2a>
80009452:	93 0c       	st.w	r9[0x0],r12
80009454:	c0 58       	rjmp	8000945e <_sbrk+0x32>
80009456:	cb fc       	rcall	800095d4 <__errno>
80009458:	30 c8       	mov	r8,12
8000945a:	99 08       	st.w	r12[0x0],r8
8000945c:	3f f8       	mov	r8,-1
8000945e:	10 9c       	mov	r12,r8
80009460:	d8 02       	popm	pc
80009462:	d7 03       	nop

80009464 <__register_exitproc>:
80009464:	d4 31       	pushm	r0-r7,lr
80009466:	fe c8 f2 aa 	sub	r8,pc,-3414
8000946a:	18 97       	mov	r7,r12
8000946c:	70 03       	ld.w	r3,r8[0x0]
8000946e:	16 96       	mov	r6,r11
80009470:	14 95       	mov	r5,r10
80009472:	12 92       	mov	r2,r9
80009474:	67 24       	ld.w	r4,r3[0x48]
80009476:	58 04       	cp.w	r4,0
80009478:	c0 51       	brne	80009482 <__register_exitproc+0x1e>
8000947a:	e6 c4 ff b4 	sub	r4,r3,-76
8000947e:	e7 44 00 48 	st.w	r3[72],r4
80009482:	68 18       	ld.w	r8,r4[0x4]
80009484:	59 f8       	cp.w	r8,31
80009486:	e0 8a 00 0e 	brle	800094a2 <__register_exitproc+0x3e>
8000948a:	e0 6c 00 8c 	mov	r12,140
8000948e:	fe b0 fc 9f 	rcall	80008dcc <malloc>
80009492:	18 94       	mov	r4,r12
80009494:	c3 90       	breq	80009506 <__register_exitproc+0xa2>
80009496:	67 28       	ld.w	r8,r3[0x48]
80009498:	99 08       	st.w	r12[0x0],r8
8000949a:	e7 4c 00 48 	st.w	r3[72],r12
8000949e:	30 08       	mov	r8,0
800094a0:	99 18       	st.w	r12[0x4],r8
800094a2:	58 07       	cp.w	r7,0
800094a4:	c2 80       	breq	800094f4 <__register_exitproc+0x90>
800094a6:	e8 fc 00 88 	ld.w	r12,r4[136]
800094aa:	58 0c       	cp.w	r12,0
800094ac:	c0 d1       	brne	800094c6 <__register_exitproc+0x62>
800094ae:	e0 6c 01 08 	mov	r12,264
800094b2:	fe b0 fc 8d 	rcall	80008dcc <malloc>
800094b6:	c2 80       	breq	80009506 <__register_exitproc+0xa2>
800094b8:	30 08       	mov	r8,0
800094ba:	e9 4c 00 88 	st.w	r4[136],r12
800094be:	f9 48 01 04 	st.w	r12[260],r8
800094c2:	f9 48 01 00 	st.w	r12[256],r8
800094c6:	68 18       	ld.w	r8,r4[0x4]
800094c8:	f0 c9 ff e0 	sub	r9,r8,-32
800094cc:	f8 08 09 25 	st.w	r12[r8<<0x2],r5
800094d0:	f8 09 09 22 	st.w	r12[r9<<0x2],r2
800094d4:	30 1a       	mov	r10,1
800094d6:	f8 f9 01 00 	ld.w	r9,r12[256]
800094da:	f4 08 09 48 	lsl	r8,r10,r8
800094de:	10 49       	or	r9,r8
800094e0:	f9 49 01 00 	st.w	r12[256],r9
800094e4:	58 27       	cp.w	r7,2
800094e6:	c0 71       	brne	800094f4 <__register_exitproc+0x90>
800094e8:	f8 f9 01 04 	ld.w	r9,r12[260]
800094ec:	f3 e8 10 08 	or	r8,r9,r8
800094f0:	f9 48 01 04 	st.w	r12[260],r8
800094f4:	68 18       	ld.w	r8,r4[0x4]
800094f6:	30 0c       	mov	r12,0
800094f8:	f0 c9 ff ff 	sub	r9,r8,-1
800094fc:	2f e8       	sub	r8,-2
800094fe:	89 19       	st.w	r4[0x4],r9
80009500:	e8 08 09 26 	st.w	r4[r8<<0x2],r6
80009504:	d8 32       	popm	r0-r7,pc
80009506:	dc 3a       	popm	r0-r7,pc,r12=-1

80009508 <__call_exitprocs>:
80009508:	d4 31       	pushm	r0-r7,lr
8000950a:	20 3d       	sub	sp,12
8000950c:	fe c8 f3 50 	sub	r8,pc,-3248
80009510:	50 2c       	stdsp	sp[0x8],r12
80009512:	70 08       	ld.w	r8,r8[0x0]
80009514:	16 91       	mov	r1,r11
80009516:	50 08       	stdsp	sp[0x0],r8
80009518:	2b 88       	sub	r8,-72
8000951a:	50 18       	stdsp	sp[0x4],r8
8000951c:	40 0a       	lddsp	r10,sp[0x0]
8000951e:	40 14       	lddsp	r4,sp[0x4]
80009520:	75 27       	ld.w	r7,r10[0x48]
80009522:	c5 48       	rjmp	800095ca <__call_exitprocs+0xc2>
80009524:	6e 15       	ld.w	r5,r7[0x4]
80009526:	ee f6 00 88 	ld.w	r6,r7[136]
8000952a:	ea c2 ff ff 	sub	r2,r5,-1
8000952e:	20 15       	sub	r5,1
80009530:	ee 02 00 22 	add	r2,r7,r2<<0x2
80009534:	ec 05 00 23 	add	r3,r6,r5<<0x2
80009538:	c3 48       	rjmp	800095a0 <__call_exitprocs+0x98>
8000953a:	58 01       	cp.w	r1,0
8000953c:	c0 70       	breq	8000954a <__call_exitprocs+0x42>
8000953e:	58 06       	cp.w	r6,0
80009540:	c2 d0       	breq	8000959a <__call_exitprocs+0x92>
80009542:	e6 f8 00 80 	ld.w	r8,r3[128]
80009546:	02 38       	cp.w	r8,r1
80009548:	c2 91       	brne	8000959a <__call_exitprocs+0x92>
8000954a:	6e 19       	ld.w	r9,r7[0x4]
8000954c:	64 08       	ld.w	r8,r2[0x0]
8000954e:	20 19       	sub	r9,1
80009550:	12 35       	cp.w	r5,r9
80009552:	c0 31       	brne	80009558 <__call_exitprocs+0x50>
80009554:	8f 15       	st.w	r7[0x4],r5
80009556:	c0 38       	rjmp	8000955c <__call_exitprocs+0x54>
80009558:	30 09       	mov	r9,0
8000955a:	85 09       	st.w	r2[0x0],r9
8000955c:	58 08       	cp.w	r8,0
8000955e:	c1 e0       	breq	8000959a <__call_exitprocs+0x92>
80009560:	6e 10       	ld.w	r0,r7[0x4]
80009562:	58 06       	cp.w	r6,0
80009564:	c0 90       	breq	80009576 <__call_exitprocs+0x6e>
80009566:	30 1a       	mov	r10,1
80009568:	f4 05 09 49 	lsl	r9,r10,r5
8000956c:	ec fa 01 00 	ld.w	r10,r6[256]
80009570:	f3 ea 00 0a 	and	r10,r9,r10
80009574:	c0 31       	brne	8000957a <__call_exitprocs+0x72>
80009576:	5d 18       	icall	r8
80009578:	c0 b8       	rjmp	8000958e <__call_exitprocs+0x86>
8000957a:	ec fa 01 04 	ld.w	r10,r6[260]
8000957e:	66 0b       	ld.w	r11,r3[0x0]
80009580:	14 69       	and	r9,r10
80009582:	c0 41       	brne	8000958a <__call_exitprocs+0x82>
80009584:	40 2c       	lddsp	r12,sp[0x8]
80009586:	5d 18       	icall	r8
80009588:	c0 38       	rjmp	8000958e <__call_exitprocs+0x86>
8000958a:	16 9c       	mov	r12,r11
8000958c:	5d 18       	icall	r8
8000958e:	6e 18       	ld.w	r8,r7[0x4]
80009590:	10 30       	cp.w	r0,r8
80009592:	cc 51       	brne	8000951c <__call_exitprocs+0x14>
80009594:	68 08       	ld.w	r8,r4[0x0]
80009596:	0e 38       	cp.w	r8,r7
80009598:	cc 21       	brne	8000951c <__call_exitprocs+0x14>
8000959a:	20 15       	sub	r5,1
8000959c:	20 43       	sub	r3,4
8000959e:	20 42       	sub	r2,4
800095a0:	58 05       	cp.w	r5,0
800095a2:	cc c4       	brge	8000953a <__call_exitprocs+0x32>
800095a4:	6e 18       	ld.w	r8,r7[0x4]
800095a6:	58 08       	cp.w	r8,0
800095a8:	c0 f1       	brne	800095c6 <__call_exitprocs+0xbe>
800095aa:	6e 08       	ld.w	r8,r7[0x0]
800095ac:	58 08       	cp.w	r8,0
800095ae:	c0 c0       	breq	800095c6 <__call_exitprocs+0xbe>
800095b0:	89 08       	st.w	r4[0x0],r8
800095b2:	58 06       	cp.w	r6,0
800095b4:	c0 40       	breq	800095bc <__call_exitprocs+0xb4>
800095b6:	0c 9c       	mov	r12,r6
800095b8:	fe b0 fc 02 	rcall	80008dbc <free>
800095bc:	0e 9c       	mov	r12,r7
800095be:	fe b0 fb ff 	rcall	80008dbc <free>
800095c2:	68 07       	ld.w	r7,r4[0x0]
800095c4:	c0 38       	rjmp	800095ca <__call_exitprocs+0xc2>
800095c6:	0e 94       	mov	r4,r7
800095c8:	6e 07       	ld.w	r7,r7[0x0]
800095ca:	58 07       	cp.w	r7,0
800095cc:	ca c1       	brne	80009524 <__call_exitprocs+0x1c>
800095ce:	2f dd       	sub	sp,-12
800095d0:	d8 32       	popm	r0-r7,pc
800095d2:	d7 03       	nop

800095d4 <__errno>:
800095d4:	e0 68 01 30 	mov	r8,304
800095d8:	70 0c       	ld.w	r12,r8[0x0]
800095da:	2f 4c       	sub	r12,-12
800095dc:	5e fc       	retal	r12
800095de:	d7 03       	nop

800095e0 <_malloc_trim_r>:
800095e0:	d4 21       	pushm	r4-r7,lr
800095e2:	16 95       	mov	r5,r11
800095e4:	18 97       	mov	r7,r12
800095e6:	cb 3e       	rcall	8000934c <__malloc_lock>
800095e8:	e0 64 01 34 	mov	r4,308
800095ec:	68 28       	ld.w	r8,r4[0x8]
800095ee:	70 16       	ld.w	r6,r8[0x4]
800095f0:	e0 16 ff fc 	andl	r6,0xfffc
800095f4:	ec c8 ff 91 	sub	r8,r6,-111
800095f8:	f0 05 01 05 	sub	r5,r8,r5
800095fc:	e0 15 ff 80 	andl	r5,0xff80
80009600:	ea c5 00 80 	sub	r5,r5,128
80009604:	e0 45 00 7f 	cp.w	r5,127
80009608:	e0 8a 00 22 	brle	8000964c <_malloc_trim_r+0x6c>
8000960c:	30 0b       	mov	r11,0
8000960e:	0e 9c       	mov	r12,r7
80009610:	ce 0e       	rcall	800093d0 <_sbrk_r>
80009612:	68 28       	ld.w	r8,r4[0x8]
80009614:	0c 08       	add	r8,r6
80009616:	10 3c       	cp.w	r12,r8
80009618:	c1 a1       	brne	8000964c <_malloc_trim_r+0x6c>
8000961a:	ea 0b 11 00 	rsub	r11,r5,0
8000961e:	0e 9c       	mov	r12,r7
80009620:	cd 8e       	rcall	800093d0 <_sbrk_r>
80009622:	5b fc       	cp.w	r12,-1
80009624:	c1 71       	brne	80009652 <_malloc_trim_r+0x72>
80009626:	30 0b       	mov	r11,0
80009628:	0e 9c       	mov	r12,r7
8000962a:	cd 3e       	rcall	800093d0 <_sbrk_r>
8000962c:	68 28       	ld.w	r8,r4[0x8]
8000962e:	f8 08 01 09 	sub	r9,r12,r8
80009632:	58 f9       	cp.w	r9,15
80009634:	e0 8a 00 0c 	brle	8000964c <_malloc_trim_r+0x6c>
80009638:	a1 a9       	sbr	r9,0x0
8000963a:	91 19       	st.w	r8[0x4],r9
8000963c:	e0 68 05 40 	mov	r8,1344
80009640:	70 09       	ld.w	r9,r8[0x0]
80009642:	e0 68 09 a4 	mov	r8,2468
80009646:	f8 09 01 09 	sub	r9,r12,r9
8000964a:	91 09       	st.w	r8[0x0],r9
8000964c:	0e 9c       	mov	r12,r7
8000964e:	c8 0e       	rcall	8000934e <__malloc_unlock>
80009650:	d8 2a       	popm	r4-r7,pc,r12=0
80009652:	68 28       	ld.w	r8,r4[0x8]
80009654:	0a 16       	sub	r6,r5
80009656:	a1 a6       	sbr	r6,0x0
80009658:	91 16       	st.w	r8[0x4],r6
8000965a:	e0 68 09 a4 	mov	r8,2468
8000965e:	70 09       	ld.w	r9,r8[0x0]
80009660:	0a 19       	sub	r9,r5
80009662:	0e 9c       	mov	r12,r7
80009664:	91 09       	st.w	r8[0x0],r9
80009666:	c7 4e       	rcall	8000934e <__malloc_unlock>
80009668:	da 2a       	popm	r4-r7,pc,r12=1
8000966a:	d7 03       	nop

8000966c <_free_r>:
8000966c:	d4 21       	pushm	r4-r7,lr
8000966e:	16 96       	mov	r6,r11
80009670:	18 97       	mov	r7,r12
80009672:	58 0b       	cp.w	r11,0
80009674:	e0 80 00 bc 	breq	800097ec <_free_r+0x180>
80009678:	c6 ae       	rcall	8000934c <__malloc_lock>
8000967a:	20 86       	sub	r6,8
8000967c:	e0 6a 01 34 	mov	r10,308
80009680:	6c 18       	ld.w	r8,r6[0x4]
80009682:	74 2e       	ld.w	lr,r10[0x8]
80009684:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
80009688:	a1 c8       	cbr	r8,0x0
8000968a:	ec 08 00 09 	add	r9,r6,r8
8000968e:	72 1b       	ld.w	r11,r9[0x4]
80009690:	e0 1b ff fc 	andl	r11,0xfffc
80009694:	1c 39       	cp.w	r9,lr
80009696:	c1 d1       	brne	800096d0 <_free_r+0x64>
80009698:	f6 08 00 08 	add	r8,r11,r8
8000969c:	58 0c       	cp.w	r12,0
8000969e:	c0 81       	brne	800096ae <_free_r+0x42>
800096a0:	6c 09       	ld.w	r9,r6[0x0]
800096a2:	12 16       	sub	r6,r9
800096a4:	12 08       	add	r8,r9
800096a6:	6c 3b       	ld.w	r11,r6[0xc]
800096a8:	6c 29       	ld.w	r9,r6[0x8]
800096aa:	97 29       	st.w	r11[0x8],r9
800096ac:	93 3b       	st.w	r9[0xc],r11
800096ae:	10 99       	mov	r9,r8
800096b0:	95 26       	st.w	r10[0x8],r6
800096b2:	a1 a9       	sbr	r9,0x0
800096b4:	8d 19       	st.w	r6[0x4],r9
800096b6:	e0 69 05 3c 	mov	r9,1340
800096ba:	72 09       	ld.w	r9,r9[0x0]
800096bc:	12 38       	cp.w	r8,r9
800096be:	c0 63       	brcs	800096ca <_free_r+0x5e>
800096c0:	e0 68 09 a0 	mov	r8,2464
800096c4:	0e 9c       	mov	r12,r7
800096c6:	70 0b       	ld.w	r11,r8[0x0]
800096c8:	c8 cf       	rcall	800095e0 <_malloc_trim_r>
800096ca:	0e 9c       	mov	r12,r7
800096cc:	c4 1e       	rcall	8000934e <__malloc_unlock>
800096ce:	d8 22       	popm	r4-r7,pc
800096d0:	93 1b       	st.w	r9[0x4],r11
800096d2:	58 0c       	cp.w	r12,0
800096d4:	c0 30       	breq	800096da <_free_r+0x6e>
800096d6:	30 0c       	mov	r12,0
800096d8:	c0 e8       	rjmp	800096f4 <_free_r+0x88>
800096da:	6c 0e       	ld.w	lr,r6[0x0]
800096dc:	f4 c5 ff f8 	sub	r5,r10,-8
800096e0:	1c 08       	add	r8,lr
800096e2:	1c 16       	sub	r6,lr
800096e4:	6c 2e       	ld.w	lr,r6[0x8]
800096e6:	0a 3e       	cp.w	lr,r5
800096e8:	c0 31       	brne	800096ee <_free_r+0x82>
800096ea:	30 1c       	mov	r12,1
800096ec:	c0 48       	rjmp	800096f4 <_free_r+0x88>
800096ee:	6c 35       	ld.w	r5,r6[0xc]
800096f0:	8b 2e       	st.w	r5[0x8],lr
800096f2:	9d 35       	st.w	lr[0xc],r5
800096f4:	f2 0b 00 0e 	add	lr,r9,r11
800096f8:	7c 1e       	ld.w	lr,lr[0x4]
800096fa:	ed be 00 00 	bld	lr,0x0
800096fe:	c1 40       	breq	80009726 <_free_r+0xba>
80009700:	16 08       	add	r8,r11
80009702:	58 0c       	cp.w	r12,0
80009704:	c0 d1       	brne	8000971e <_free_r+0xb2>
80009706:	e0 6e 01 34 	mov	lr,308
8000970a:	72 2b       	ld.w	r11,r9[0x8]
8000970c:	2f 8e       	sub	lr,-8
8000970e:	1c 3b       	cp.w	r11,lr
80009710:	c0 71       	brne	8000971e <_free_r+0xb2>
80009712:	97 36       	st.w	r11[0xc],r6
80009714:	97 26       	st.w	r11[0x8],r6
80009716:	8d 2b       	st.w	r6[0x8],r11
80009718:	8d 3b       	st.w	r6[0xc],r11
8000971a:	30 1c       	mov	r12,1
8000971c:	c0 58       	rjmp	80009726 <_free_r+0xba>
8000971e:	72 2b       	ld.w	r11,r9[0x8]
80009720:	72 39       	ld.w	r9,r9[0xc]
80009722:	93 2b       	st.w	r9[0x8],r11
80009724:	97 39       	st.w	r11[0xc],r9
80009726:	10 99       	mov	r9,r8
80009728:	ec 08 09 08 	st.w	r6[r8],r8
8000972c:	a1 a9       	sbr	r9,0x0
8000972e:	8d 19       	st.w	r6[0x4],r9
80009730:	58 0c       	cp.w	r12,0
80009732:	c5 a1       	brne	800097e6 <_free_r+0x17a>
80009734:	e0 48 01 ff 	cp.w	r8,511
80009738:	e0 8b 00 13 	brhi	8000975e <_free_r+0xf2>
8000973c:	a3 98       	lsr	r8,0x3
8000973e:	f4 08 00 39 	add	r9,r10,r8<<0x3
80009742:	72 2b       	ld.w	r11,r9[0x8]
80009744:	8d 39       	st.w	r6[0xc],r9
80009746:	8d 2b       	st.w	r6[0x8],r11
80009748:	97 36       	st.w	r11[0xc],r6
8000974a:	93 26       	st.w	r9[0x8],r6
8000974c:	a3 48       	asr	r8,0x2
8000974e:	74 19       	ld.w	r9,r10[0x4]
80009750:	30 1b       	mov	r11,1
80009752:	f6 08 09 48 	lsl	r8,r11,r8
80009756:	f3 e8 10 08 	or	r8,r9,r8
8000975a:	95 18       	st.w	r10[0x4],r8
8000975c:	c4 58       	rjmp	800097e6 <_free_r+0x17a>
8000975e:	f0 0b 16 09 	lsr	r11,r8,0x9
80009762:	58 4b       	cp.w	r11,4
80009764:	e0 8b 00 06 	brhi	80009770 <_free_r+0x104>
80009768:	f0 0b 16 06 	lsr	r11,r8,0x6
8000976c:	2c 8b       	sub	r11,-56
8000976e:	c2 08       	rjmp	800097ae <_free_r+0x142>
80009770:	59 4b       	cp.w	r11,20
80009772:	e0 8b 00 04 	brhi	8000977a <_free_r+0x10e>
80009776:	2a 5b       	sub	r11,-91
80009778:	c1 b8       	rjmp	800097ae <_free_r+0x142>
8000977a:	e0 4b 00 54 	cp.w	r11,84
8000977e:	e0 8b 00 06 	brhi	8000978a <_free_r+0x11e>
80009782:	f0 0b 16 0c 	lsr	r11,r8,0xc
80009786:	29 2b       	sub	r11,-110
80009788:	c1 38       	rjmp	800097ae <_free_r+0x142>
8000978a:	e0 4b 01 54 	cp.w	r11,340
8000978e:	e0 8b 00 06 	brhi	8000979a <_free_r+0x12e>
80009792:	f0 0b 16 0f 	lsr	r11,r8,0xf
80009796:	28 9b       	sub	r11,-119
80009798:	c0 b8       	rjmp	800097ae <_free_r+0x142>
8000979a:	e0 4b 05 54 	cp.w	r11,1364
8000979e:	e0 88 00 05 	brls	800097a8 <_free_r+0x13c>
800097a2:	37 eb       	mov	r11,126
800097a4:	c0 58       	rjmp	800097ae <_free_r+0x142>
800097a6:	d7 03       	nop
800097a8:	f0 0b 16 12 	lsr	r11,r8,0x12
800097ac:	28 4b       	sub	r11,-124
800097ae:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
800097b2:	78 29       	ld.w	r9,r12[0x8]
800097b4:	18 39       	cp.w	r9,r12
800097b6:	c0 e1       	brne	800097d2 <_free_r+0x166>
800097b8:	74 18       	ld.w	r8,r10[0x4]
800097ba:	a3 4b       	asr	r11,0x2
800097bc:	30 1c       	mov	r12,1
800097be:	f8 0b 09 4b 	lsl	r11,r12,r11
800097c2:	f1 eb 10 0b 	or	r11,r8,r11
800097c6:	12 98       	mov	r8,r9
800097c8:	95 1b       	st.w	r10[0x4],r11
800097ca:	c0 a8       	rjmp	800097de <_free_r+0x172>
800097cc:	72 29       	ld.w	r9,r9[0x8]
800097ce:	18 39       	cp.w	r9,r12
800097d0:	c0 60       	breq	800097dc <_free_r+0x170>
800097d2:	72 1a       	ld.w	r10,r9[0x4]
800097d4:	e0 1a ff fc 	andl	r10,0xfffc
800097d8:	14 38       	cp.w	r8,r10
800097da:	cf 93       	brcs	800097cc <_free_r+0x160>
800097dc:	72 38       	ld.w	r8,r9[0xc]
800097de:	8d 38       	st.w	r6[0xc],r8
800097e0:	8d 29       	st.w	r6[0x8],r9
800097e2:	93 36       	st.w	r9[0xc],r6
800097e4:	91 26       	st.w	r8[0x8],r6
800097e6:	0e 9c       	mov	r12,r7
800097e8:	fe b0 fd b3 	rcall	8000934e <__malloc_unlock>
800097ec:	d8 22       	popm	r4-r7,pc
800097ee:	d7 03       	nop

800097f0 <__do_global_ctors_aux>:
800097f0:	d4 21       	pushm	r4-r7,lr
800097f2:	30 c7       	mov	r7,12
800097f4:	c0 28       	rjmp	800097f8 <__do_global_ctors_aux+0x8>
800097f6:	5d 18       	icall	r8
800097f8:	20 47       	sub	r7,4
800097fa:	6e 08       	ld.w	r8,r7[0x0]
800097fc:	5b f8       	cp.w	r8,-1
800097fe:	cf c1       	brne	800097f6 <__do_global_ctors_aux+0x6>
80009800:	d8 22       	popm	r4-r7,pc
80009802:	d7 03       	nop

Disassembly of section .exception:

80009a00 <_evba>:
80009a00:	c0 08       	rjmp	80009a00 <_evba>
	...

80009a04 <_handle_TLB_Multiple_Hit>:
80009a04:	c0 08       	rjmp	80009a04 <_handle_TLB_Multiple_Hit>
	...

80009a08 <_handle_Bus_Error_Data_Fetch>:
80009a08:	c0 08       	rjmp	80009a08 <_handle_Bus_Error_Data_Fetch>
	...

80009a0c <_handle_Bus_Error_Instruction_Fetch>:
80009a0c:	c0 08       	rjmp	80009a0c <_handle_Bus_Error_Instruction_Fetch>
	...

80009a10 <_handle_NMI>:
80009a10:	c0 08       	rjmp	80009a10 <_handle_NMI>
	...

80009a14 <_handle_Instruction_Address>:
80009a14:	c0 08       	rjmp	80009a14 <_handle_Instruction_Address>
	...

80009a18 <_handle_ITLB_Protection>:
80009a18:	c0 08       	rjmp	80009a18 <_handle_ITLB_Protection>
	...

80009a1c <_handle_Breakpoint>:
80009a1c:	c0 08       	rjmp	80009a1c <_handle_Breakpoint>
	...

80009a20 <_handle_Illegal_Opcode>:
80009a20:	c0 08       	rjmp	80009a20 <_handle_Illegal_Opcode>
	...

80009a24 <_handle_Unimplemented_Instruction>:
80009a24:	c0 08       	rjmp	80009a24 <_handle_Unimplemented_Instruction>
	...

80009a28 <_handle_Privilege_Violation>:
80009a28:	c0 08       	rjmp	80009a28 <_handle_Privilege_Violation>
	...

80009a2c <_handle_Floating_Point>:
80009a2c:	c0 08       	rjmp	80009a2c <_handle_Floating_Point>
	...

80009a30 <_handle_Coprocessor_Absent>:
80009a30:	c0 08       	rjmp	80009a30 <_handle_Coprocessor_Absent>
	...

80009a34 <_handle_Data_Address_Read>:
80009a34:	c0 08       	rjmp	80009a34 <_handle_Data_Address_Read>
	...

80009a38 <_handle_Data_Address_Write>:
80009a38:	c0 08       	rjmp	80009a38 <_handle_Data_Address_Write>
	...

80009a3c <_handle_DTLB_Protection_Read>:
80009a3c:	c0 08       	rjmp	80009a3c <_handle_DTLB_Protection_Read>
	...

80009a40 <_handle_DTLB_Protection_Write>:
80009a40:	c0 08       	rjmp	80009a40 <_handle_DTLB_Protection_Write>
	...

80009a44 <_handle_DTLB_Modified>:
80009a44:	c0 08       	rjmp	80009a44 <_handle_DTLB_Modified>
	...

80009a50 <_handle_ITLB_Miss>:
80009a50:	c0 08       	rjmp	80009a50 <_handle_ITLB_Miss>
	...

80009a60 <_handle_DTLB_Miss_Read>:
80009a60:	c0 08       	rjmp	80009a60 <_handle_DTLB_Miss_Read>
	...

80009a70 <_handle_DTLB_Miss_Write>:
80009a70:	c0 08       	rjmp	80009a70 <_handle_DTLB_Miss_Write>
	...

80009b00 <_handle_Supervisor_Call>:
80009b00:	c0 08       	rjmp	80009b00 <_handle_Supervisor_Call>
80009b02:	d7 03       	nop

80009b04 <_int0>:
80009b04:	30 0c       	mov	r12,0
80009b06:	fe b0 e8 61 	rcall	80006bc8 <_get_interrupt_handler>
80009b0a:	58 0c       	cp.w	r12,0
80009b0c:	f8 0f 17 10 	movne	pc,r12
80009b10:	d6 03       	rete

80009b12 <_int1>:
80009b12:	30 1c       	mov	r12,1
80009b14:	fe b0 e8 5a 	rcall	80006bc8 <_get_interrupt_handler>
80009b18:	58 0c       	cp.w	r12,0
80009b1a:	f8 0f 17 10 	movne	pc,r12
80009b1e:	d6 03       	rete

80009b20 <_int2>:
80009b20:	30 2c       	mov	r12,2
80009b22:	fe b0 e8 53 	rcall	80006bc8 <_get_interrupt_handler>
80009b26:	58 0c       	cp.w	r12,0
80009b28:	f8 0f 17 10 	movne	pc,r12
80009b2c:	d6 03       	rete

80009b2e <_int3>:
80009b2e:	30 3c       	mov	r12,3
80009b30:	fe b0 e8 4c 	rcall	80006bc8 <_get_interrupt_handler>
80009b34:	58 0c       	cp.w	r12,0
80009b36:	f8 0f 17 10 	movne	pc,r12
80009b3a:	d6 03       	rete
80009b3c:	d7 03       	nop
80009b3e:	d7 03       	nop
80009b40:	d7 03       	nop
80009b42:	d7 03       	nop
80009b44:	d7 03       	nop
80009b46:	d7 03       	nop
80009b48:	d7 03       	nop
80009b4a:	d7 03       	nop
80009b4c:	d7 03       	nop
80009b4e:	d7 03       	nop
80009b50:	d7 03       	nop
80009b52:	d7 03       	nop
80009b54:	d7 03       	nop
80009b56:	d7 03       	nop
80009b58:	d7 03       	nop
80009b5a:	d7 03       	nop
80009b5c:	d7 03       	nop
80009b5e:	d7 03       	nop
80009b60:	d7 03       	nop
80009b62:	d7 03       	nop
80009b64:	d7 03       	nop
80009b66:	d7 03       	nop
80009b68:	d7 03       	nop
80009b6a:	d7 03       	nop
80009b6c:	d7 03       	nop
80009b6e:	d7 03       	nop
80009b70:	d7 03       	nop
80009b72:	d7 03       	nop
80009b74:	d7 03       	nop
80009b76:	d7 03       	nop
80009b78:	d7 03       	nop
80009b7a:	d7 03       	nop
80009b7c:	d7 03       	nop
80009b7e:	d7 03       	nop
80009b80:	d7 03       	nop
80009b82:	d7 03       	nop
80009b84:	d7 03       	nop
80009b86:	d7 03       	nop
80009b88:	d7 03       	nop
80009b8a:	d7 03       	nop
80009b8c:	d7 03       	nop
80009b8e:	d7 03       	nop
80009b90:	d7 03       	nop
80009b92:	d7 03       	nop
80009b94:	d7 03       	nop
80009b96:	d7 03       	nop
80009b98:	d7 03       	nop
80009b9a:	d7 03       	nop
80009b9c:	d7 03       	nop
80009b9e:	d7 03       	nop
80009ba0:	d7 03       	nop
80009ba2:	d7 03       	nop
80009ba4:	d7 03       	nop
80009ba6:	d7 03       	nop
80009ba8:	d7 03       	nop
80009baa:	d7 03       	nop
80009bac:	d7 03       	nop
80009bae:	d7 03       	nop
80009bb0:	d7 03       	nop
80009bb2:	d7 03       	nop
80009bb4:	d7 03       	nop
80009bb6:	d7 03       	nop
80009bb8:	d7 03       	nop
80009bba:	d7 03       	nop
80009bbc:	d7 03       	nop
80009bbe:	d7 03       	nop
80009bc0:	d7 03       	nop
80009bc2:	d7 03       	nop
80009bc4:	d7 03       	nop
80009bc6:	d7 03       	nop
80009bc8:	d7 03       	nop
80009bca:	d7 03       	nop
80009bcc:	d7 03       	nop
80009bce:	d7 03       	nop
80009bd0:	d7 03       	nop
80009bd2:	d7 03       	nop
80009bd4:	d7 03       	nop
80009bd6:	d7 03       	nop
80009bd8:	d7 03       	nop
80009bda:	d7 03       	nop
80009bdc:	d7 03       	nop
80009bde:	d7 03       	nop
80009be0:	d7 03       	nop
80009be2:	d7 03       	nop
80009be4:	d7 03       	nop
80009be6:	d7 03       	nop
80009be8:	d7 03       	nop
80009bea:	d7 03       	nop
80009bec:	d7 03       	nop
80009bee:	d7 03       	nop
80009bf0:	d7 03       	nop
80009bf2:	d7 03       	nop
80009bf4:	d7 03       	nop
80009bf6:	d7 03       	nop
80009bf8:	d7 03       	nop
80009bfa:	d7 03       	nop
80009bfc:	d7 03       	nop
80009bfe:	d7 03       	nop

Disassembly of section .fini:

80009c00 <_fini>:
80009c00:	eb cd 40 40 	pushm	r6,lr
80009c04:	48 26       	lddpc	r6,80009c0c <_fini+0xc>
80009c06:	1e 26       	rsub	r6,pc
80009c08:	c0 48       	rjmp	80009c10 <_fini+0x10>
80009c0a:	d7 03       	nop
80009c0c:	80 00       	ld.sh	r0,r0[0x0]
80009c0e:	9b ea       	st.w	sp[0x38],r10
80009c10:	fe b0 c2 38 	rcall	80002080 <__do_global_dtors_aux>
80009c14:	e3 cd 80 40 	ldm	sp++,r6,pc
