#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0039A930 .scope module, "regisLeft" "regisLeft" 2 103;
 .timescale 0 0;
L_0039F850 .functor OR 1, v005CF620_0, L_005CF990, C4<0>, C4<0>;
v005CF6D0_0 .net *"_s1", 0 0, L_005CF990; 1 drivers
v005CF728_0 .net "clear", 0 0, v005CF570_0; 1 drivers
v005CF780_0 .net "clk", 0 0, v005CF678_0; 1 drivers
v005CF7D8_0 .net "data", 0 0, v005CF620_0; 1 drivers
v005CF830_0 .net "preset", 0 0, v005CF4C0_0; 1 drivers
RS_005A71AC/0/0 .resolv tri, L_005CF9E8, L_005CFA98, L_005CFBA0, L_005CFCA8;
RS_005A71AC/0/4 .resolv tri, L_005CFDB0, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005A71AC .resolv tri, RS_005A71AC/0/0, RS_005A71AC/0/4, C4<zzzzz>, C4<zzzzz>;
v005CF888_0 .net8 "q", 4 0, RS_005A71AC; 5 drivers
RS_005A71C4/0/0 .resolv tri, L_005CFA40, L_005CFAF0, L_005CFBF8, L_005CFD00;
RS_005A71C4/0/4 .resolv tri, L_005CFE08, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005A71C4 .resolv tri, RS_005A71C4/0/0, RS_005A71C4/0/4, C4<zzzzz>, C4<zzzzz>;
v005CF8E0_0 .net8 "qnot", 4 0, RS_005A71C4; 5 drivers
v005CF938_0 .net "saida", 0 0, L_0039F850; 1 drivers
L_005CF990 .part RS_005A71C4, 4, 1;
L_005CF9E8 .part/pv v005CF3B8_0, 0, 1, 5;
L_005CFA40 .part/pv v005CF410_0, 0, 1, 5;
L_005CFA98 .part/pv v005CF1A8_0, 1, 1, 5;
L_005CFAF0 .part/pv v005CF200_0, 1, 1, 5;
L_005CFB48 .part RS_005A71AC, 0, 1;
L_005CFBA0 .part/pv v005CEFF0_0, 2, 1, 5;
L_005CFBF8 .part/pv v005CF048_0, 2, 1, 5;
L_005CFC50 .part RS_005A71AC, 1, 1;
L_005CFCA8 .part/pv v005A3B58_0, 3, 1, 5;
L_005CFD00 .part/pv v005A3BB0_0, 3, 1, 5;
L_005CFD58 .part RS_005A71AC, 2, 1;
L_005CFDB0 .part/pv v00592EC0_0, 4, 1, 5;
L_005CFE08 .part/pv v0039CE28_0, 4, 1, 5;
L_005CFE60 .part RS_005A71AC, 3, 1;
S_0039ABD8 .scope module, "teste0" "clock" 2 113, 2 49, S_0039A930;
 .timescale 0 0;
v005CF678_0 .var "clk", 0 0;
S_0039AC60 .scope module, "teste1" "dat" 2 114, 2 61, S_0039A930;
 .timescale 0 0;
v005CF5C8_0 .alias "clk", 0 0, v005CF780_0;
v005CF620_0 .var "sinal", 0 0;
S_0039A820 .scope module, "teste2" "limpar" 2 115, 2 76, S_0039A930;
 .timescale 0 0;
v005CF518_0 .alias "clk", 0 0, v005CF780_0;
v005CF570_0 .var "sinal", 0 0;
S_0039ACE8 .scope module, "teste3" "set" 2 116, 2 86, S_0039A930;
 .timescale 0 0;
v005CF468_0 .alias "clk", 0 0, v005CF780_0;
v005CF4C0_0 .var "sinal", 0 0;
S_0039AD70 .scope module, "teste5" "dff" 2 118, 2 9, S_0039A930;
 .timescale 0 0;
v005CF258_0 .alias "clear", 0 0, v005CF728_0;
v005CF2B0_0 .alias "clk", 0 0, v005CF780_0;
v005CF308_0 .alias "d", 0 0, v005CF938_0;
v005CF360_0 .alias "preset", 0 0, v005CF830_0;
v005CF3B8_0 .var "q", 0 0;
v005CF410_0 .var "qnot", 0 0;
S_0039ADF8 .scope module, "teste6" "dff2" 2 119, 2 32, S_0039A930;
 .timescale 0 0;
v005CF0A0_0 .alias "clear", 0 0, v005CF728_0;
v005CF0F8_0 .alias "clk", 0 0, v005CF780_0;
v005CF150_0 .net "d", 0 0, L_005CFB48; 1 drivers
v005CF1A8_0 .var "q", 0 0;
v005CF200_0 .var "qnot", 0 0;
S_0039AE80 .scope module, "teste7" "dff2" 2 120, 2 32, S_0039A930;
 .timescale 0 0;
v005A3C08_0 .alias "clear", 0 0, v005CF728_0;
v0039FD70_0 .alias "clk", 0 0, v005CF780_0;
v0039FDC8_0 .net "d", 0 0, L_005CFC50; 1 drivers
v005CEFF0_0 .var "q", 0 0;
v005CF048_0 .var "qnot", 0 0;
S_0039AF08 .scope module, "teste8" "dff2" 2 121, 2 32, S_0039A930;
 .timescale 0 0;
v005A24E0_0 .alias "clear", 0 0, v005CF728_0;
v005A2538_0 .alias "clk", 0 0, v005CF780_0;
v005A2590_0 .net "d", 0 0, L_005CFD58; 1 drivers
v005A3B58_0 .var "q", 0 0;
v005A3BB0_0 .var "qnot", 0 0;
S_0039A8A8 .scope module, "teste9" "dff2" 2 122, 2 32, S_0039A930;
 .timescale 0 0;
v0039CBE8_0 .alias "clear", 0 0, v005CF728_0;
v0039CD08_0 .alias "clk", 0 0, v005CF780_0;
v00591908_0 .net "d", 0 0, L_005CFE60; 1 drivers
v00592EC0_0 .var "q", 0 0;
v0039CE28_0 .var "qnot", 0 0;
E_0039BDF0 .event posedge, v0039CD08_0;
    .scope S_0039ABD8;
T_0 ;
    %set/v v005CF678_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0039ABD8;
T_1 ;
    %delay 6, 0;
    %load/v 8, v005CF678_0, 1;
    %inv 8, 1;
    %set/v v005CF678_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0039AC60;
T_2 ;
    %wait E_0039BDF0;
    %set/v v005CF620_0, 0, 1;
    %delay 18, 0;
    %set/v v005CF620_0, 1, 1;
    %delay 12, 0;
    %set/v v005CF620_0, 0, 1;
    %delay 96, 0;
    %set/v v005CF620_0, 1, 1;
    %delay 12, 0;
    %set/v v005CF620_0, 0, 1;
    %delay 96, 0;
    %set/v v005CF620_0, 1, 1;
    %delay 12, 0;
    %set/v v005CF620_0, 0, 1;
    %delay 96, 0;
    %set/v v005CF620_0, 1, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0039A820;
T_3 ;
    %set/v v005CF570_0, 0, 1;
    %delay 12, 0;
    %set/v v005CF570_0, 1, 1;
    %delay 300, 0;
    %set/v v005CF570_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0039ACE8;
T_4 ;
    %set/v v005CF4C0_0, 1, 1;
    %delay 12, 0;
    %set/v v005CF4C0_0, 0, 1;
    %delay 12, 0;
    %set/v v005CF4C0_0, 1, 1;
    %delay 96, 0;
    %set/v v005CF4C0_0, 0, 1;
    %delay 12, 0;
    %set/v v005CF4C0_0, 1, 1;
    %delay 96, 0;
    %set/v v005CF4C0_0, 0, 1;
    %delay 12, 0;
    %set/v v005CF4C0_0, 1, 1;
    %delay 96, 0;
    %set/v v005CF4C0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0039AD70;
T_5 ;
    %wait E_0039BDF0;
    %load/v 8, v005CF258_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF3B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF410_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005CF360_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF3B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF410_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005CF308_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF3B8_0, 0, 8;
    %load/v 8, v005CF308_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF410_0, 0, 8;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0039ADF8;
T_6 ;
    %wait E_0039BDF0;
    %load/v 8, v005CF0A0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF1A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF200_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005CF150_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF1A8_0, 0, 8;
    %load/v 8, v005CF150_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF200_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0039AE80;
T_7 ;
    %wait E_0039BDF0;
    %load/v 8, v005A3C08_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005CEFF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF048_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0039FDC8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CEFF0_0, 0, 8;
    %load/v 8, v0039FDC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF048_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0039AF08;
T_8 ;
    %wait E_0039BDF0;
    %load/v 8, v005A24E0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A3B58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A3BB0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v005A2590_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A3B58_0, 0, 8;
    %load/v 8, v005A2590_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A3BB0_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0039A8A8;
T_9 ;
    %wait E_0039BDF0;
    %load/v 8, v0039CBE8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00592EC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0039CE28_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v00591908_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00592EC0_0, 0, 8;
    %load/v 8, v00591908_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0039CE28_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0039A930;
T_10 ;
    %vpi_call 2 126 "$display", "Exercicio04";
    %vpi_call 2 127 "$display", "Autor: Rodolfo Herman - 451612";
    %vpi_call 2 128 "$display", "\012Registrador de deslocamento circular, em anel torcido, para a esquerda,\012";
    %vpi_call 2 129 "$monitor", "Estagio1 = %b  Estagio2 = %b  Estagio3 = %b  Estagio4 = %b  Estagio5 = %b", &PV<v005CF888_0, 4, 1>, &PV<v005CF888_0, 3, 1>, &PV<v005CF888_0, 2, 1>, &PV<v005CF888_0, 1, 1>, &PV<v005CF888_0, 0, 1>;
    %vpi_call 2 130 "$dumpfile", "Exercicio04.vcd";
    %vpi_call 2 131 "$dumpvars", 2'sb01, v005CF780_0, v005CF7D8_0, v005CF728_0, v005CF830_0;
    %delay 300, 0;
    %vpi_call 2 132 "$finish";
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "exercicio04.v";
