ISim log file
Running: C:\Users\MM\Desktop\Verilog Examples\CPU\CPU_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/MM/Desktop/Verilog Examples/CPU/CPU_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00ns
# restart
# isim force add /CPU/CLK 0 -radix bin -value 1 -radix bin -time 500 ps -repeat 1 ns
# isim force add /CPU/RESET 1 -radix bin
# run 1.00ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /CPU/START 1 -radix bin
# isim force add /CPU/RESET 0 -radix bin
# isim force add /CPU/OPC 000 -radix bin
# isim force add /CPU/OPR 00101 -radix bin
# run 1.00ns
# isim force add /CPU/OPC 010 -radix bin
# isim force add /CPU/OPR 00010 -radix bin
# run 1.00ns
# isim force add /CPU/OPC 001 -radix bin
# isim force add /CPU/OPR 00100 -radix bin
# run 1.00ns
# isim force add /CPU/OPC 100 -radix bin
# isim force add /CPU/OPR 11100 -radix bin
# run 1.00ns
