
PingPong_node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000186  00800100  00001378  0000140c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001378  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000013  00800286  00800286  00001592  2**0
                  ALLOC
  3 .stab         000029dc  00000000  00000000  00001594  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000a9a  00000000  00000000  00003f70  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  00004a0a  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000390  00000000  00000000  00004a39  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002c18  00000000  00000000  00004dc9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001661  00000000  00000000  000079e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000242e  00000000  00000000  00009042  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000076c  00000000  00000000  0000b470  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000a5d  00000000  00000000  0000bbdc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001c31  00000000  00000000  0000c639  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000258  00000000  00000000  0000e26a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	61 c0       	rjmp	.+194    	; 0xc8 <__bad_interrupt>
       6:	00 00       	nop
       8:	5f c0       	rjmp	.+190    	; 0xc8 <__bad_interrupt>
       a:	00 00       	nop
       c:	5d c0       	rjmp	.+186    	; 0xc8 <__bad_interrupt>
       e:	00 00       	nop
      10:	5b c0       	rjmp	.+182    	; 0xc8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c0       	rjmp	.+178    	; 0xc8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c0       	rjmp	.+174    	; 0xc8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c0       	rjmp	.+170    	; 0xc8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c0       	rjmp	.+166    	; 0xc8 <__bad_interrupt>
      22:	00 00       	nop
      24:	51 c0       	rjmp	.+162    	; 0xc8 <__bad_interrupt>
      26:	00 00       	nop
      28:	4f c0       	rjmp	.+158    	; 0xc8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c0       	rjmp	.+154    	; 0xc8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4b c0       	rjmp	.+150    	; 0xc8 <__bad_interrupt>
      32:	00 00       	nop
      34:	49 c0       	rjmp	.+146    	; 0xc8 <__bad_interrupt>
      36:	00 00       	nop
      38:	47 c0       	rjmp	.+142    	; 0xc8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	45 c0       	rjmp	.+138    	; 0xc8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	43 c0       	rjmp	.+134    	; 0xc8 <__bad_interrupt>
      42:	00 00       	nop
      44:	41 c0       	rjmp	.+130    	; 0xc8 <__bad_interrupt>
      46:	00 00       	nop
      48:	3f c0       	rjmp	.+126    	; 0xc8 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	3d c0       	rjmp	.+122    	; 0xc8 <__bad_interrupt>
      4e:	00 00       	nop
      50:	3b c0       	rjmp	.+118    	; 0xc8 <__bad_interrupt>
      52:	00 00       	nop
      54:	39 c0       	rjmp	.+114    	; 0xc8 <__bad_interrupt>
      56:	00 00       	nop
      58:	37 c0       	rjmp	.+110    	; 0xc8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	35 c0       	rjmp	.+106    	; 0xc8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	33 c0       	rjmp	.+102    	; 0xc8 <__bad_interrupt>
      62:	00 00       	nop
      64:	31 c0       	rjmp	.+98     	; 0xc8 <__bad_interrupt>
      66:	00 00       	nop
      68:	2f c0       	rjmp	.+94     	; 0xc8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2d c0       	rjmp	.+90     	; 0xc8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2b c0       	rjmp	.+86     	; 0xc8 <__bad_interrupt>
      72:	00 00       	nop
      74:	29 c0       	rjmp	.+82     	; 0xc8 <__bad_interrupt>
      76:	00 00       	nop
      78:	27 c0       	rjmp	.+78     	; 0xc8 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	25 c0       	rjmp	.+74     	; 0xc8 <__bad_interrupt>
      7e:	00 00       	nop
      80:	23 c0       	rjmp	.+70     	; 0xc8 <__bad_interrupt>
      82:	00 00       	nop
      84:	d8 c2       	rjmp	.+1456   	; 0x636 <__vector_33>
      86:	00 00       	nop
      88:	1f c0       	rjmp	.+62     	; 0xc8 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e8 e7       	ldi	r30, 0x78	; 120
      a0:	f3 e1       	ldi	r31, 0x13	; 19
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a6 38       	cpi	r26, 0x86	; 134
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	22 e0       	ldi	r18, 0x02	; 2
      b4:	a6 e8       	ldi	r26, 0x86	; 134
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a9 39       	cpi	r26, 0x99	; 153
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	05 d1       	rcall	.+522    	; 0x2ce <main>
      c4:	0c 94 ba 09 	jmp	0x1374	; 0x1374 <_exit>

000000c8 <__bad_interrupt>:
      c8:	9b cf       	rjmp	.-202    	; 0x0 <__vectors>

000000ca <ADC_init>:
#include <avr/io.h>

int ADC_init(void) {
	//Use AVCC as reference, result left adjusted
	ADMUX &= ~(1 << REFS1);
      ca:	3f 98       	cbi	0x07, 7	; 7
	ADMUX |= (1 << REFS0) | (1 << ADLAR);
      cc:	87 b1       	in	r24, 0x07	; 7
      ce:	80 66       	ori	r24, 0x60	; 96
      d0:	87 b9       	out	0x07, r24	; 7
	
	//Use channel 0
	ADMUX &= ~(1 << MUX4) & ~(1 << MUX3) & ~(1 << MUX2) & ~(1 << MUX1) & ~(1 << MUX0);
      d2:	87 b1       	in	r24, 0x07	; 7
      d4:	80 7e       	andi	r24, 0xE0	; 224
      d6:	87 b9       	out	0x07, r24	; 7
	
	//Enable ADC and use free running
	ADCSRA |= (1 << ADEN) | (1 <<ADFR);
      d8:	86 b1       	in	r24, 0x06	; 6
      da:	80 6a       	ori	r24, 0xA0	; 160
      dc:	86 b9       	out	0x06, r24	; 6
	
	return 0;
}
      de:	80 e0       	ldi	r24, 0x00	; 0
      e0:	90 e0       	ldi	r25, 0x00	; 0
      e2:	08 95       	ret

000000e4 <ADC_start>:

void ADC_start(void) {
	//Start the ADC
	ADCSRA |= (1 << ADEN) | (1 <<ADFR);
      e4:	86 b1       	in	r24, 0x06	; 6
      e6:	80 6a       	ori	r24, 0xA0	; 160
      e8:	86 b9       	out	0x06, r24	; 6
	ADCSRA |= (1 << ADSC);
      ea:	36 9a       	sbi	0x06, 6	; 6
      ec:	08 95       	ret

000000ee <CAN_init>:
	//Clear interrupt flag
	mcp2515_bit_modify(MCP_CANINTF, 0x01, 0);
	rx_flag = 1;

	return 0;
}
      ee:	16 d2       	rcall	.+1068   	; 0x51c <mcp2515_init>
      f0:	4f ef       	ldi	r20, 0xFF	; 255
      f2:	64 e6       	ldi	r22, 0x64	; 100
      f4:	80 e6       	ldi	r24, 0x60	; 96
      f6:	e8 d1       	rcall	.+976    	; 0x4c8 <mcp2515_bit_modify>
      f8:	40 e0       	ldi	r20, 0x00	; 0
      fa:	60 ee       	ldi	r22, 0xE0	; 224
      fc:	8f e0       	ldi	r24, 0x0F	; 15
      fe:	e4 d1       	rcall	.+968    	; 0x4c8 <mcp2515_bit_modify>
     100:	80 e0       	ldi	r24, 0x00	; 0
     102:	90 e0       	ldi	r25, 0x00	; 0
     104:	08 95       	ret

00000106 <CAN_error>:
     106:	80 e3       	ldi	r24, 0x30	; 48
     108:	fc d1       	rcall	.+1016   	; 0x502 <mcp2515_read>
     10a:	84 fd       	sbrc	r24, 4
     10c:	05 c0       	rjmp	.+10     	; 0x118 <CAN_error+0x12>
     10e:	85 ff       	sbrs	r24, 5
     110:	06 c0       	rjmp	.+12     	; 0x11e <CAN_error+0x18>
     112:	2e ef       	ldi	r18, 0xFE	; 254
     114:	3f ef       	ldi	r19, 0xFF	; 255
     116:	05 c0       	rjmp	.+10     	; 0x122 <CAN_error+0x1c>
     118:	2f ef       	ldi	r18, 0xFF	; 255
     11a:	3f ef       	ldi	r19, 0xFF	; 255
     11c:	02 c0       	rjmp	.+4      	; 0x122 <CAN_error+0x1c>
     11e:	20 e0       	ldi	r18, 0x00	; 0
     120:	30 e0       	ldi	r19, 0x00	; 0
     122:	82 2f       	mov	r24, r18
     124:	93 2f       	mov	r25, r19
     126:	08 95       	ret

00000128 <CAN_transmit_complete>:
     128:	80 e3       	ldi	r24, 0x30	; 48
     12a:	eb d1       	rcall	.+982    	; 0x502 <mcp2515_read>
     12c:	86 95       	lsr	r24
     12e:	86 95       	lsr	r24
     130:	86 95       	lsr	r24
     132:	91 e0       	ldi	r25, 0x01	; 1
     134:	89 27       	eor	r24, r25
     136:	81 70       	andi	r24, 0x01	; 1
     138:	90 e0       	ldi	r25, 0x00	; 0
     13a:	08 95       	ret

0000013c <CAN_message_send>:
     13c:	1f 93       	push	r17
     13e:	cf 93       	push	r28
     140:	df 93       	push	r29
     142:	ec 01       	movw	r28, r24
     144:	f1 df       	rcall	.-30     	; 0x128 <CAN_transmit_complete>
     146:	89 2b       	or	r24, r25
     148:	71 f1       	breq	.+92     	; 0x1a6 <CAN_message_send+0x6a>
     14a:	68 81       	ld	r22, Y
     14c:	79 81       	ldd	r23, Y+1	; 0x01
     14e:	75 95       	asr	r23
     150:	67 95       	ror	r22
     152:	75 95       	asr	r23
     154:	67 95       	ror	r22
     156:	75 95       	asr	r23
     158:	67 95       	ror	r22
     15a:	81 e3       	ldi	r24, 0x31	; 49
     15c:	95 d1       	rcall	.+810    	; 0x488 <mcp2515_write>
     15e:	68 81       	ld	r22, Y
     160:	79 81       	ldd	r23, Y+1	; 0x01
     162:	66 0f       	add	r22, r22
     164:	77 1f       	adc	r23, r23
     166:	62 95       	swap	r22
     168:	72 95       	swap	r23
     16a:	70 7f       	andi	r23, 0xF0	; 240
     16c:	76 27       	eor	r23, r22
     16e:	60 7f       	andi	r22, 0xF0	; 240
     170:	76 27       	eor	r23, r22
     172:	82 e3       	ldi	r24, 0x32	; 50
     174:	89 d1       	rcall	.+786    	; 0x488 <mcp2515_write>
     176:	6a 81       	ldd	r22, Y+2	; 0x02
     178:	6f 70       	andi	r22, 0x0F	; 15
     17a:	85 e3       	ldi	r24, 0x35	; 53
     17c:	85 d1       	rcall	.+778    	; 0x488 <mcp2515_write>
     17e:	8a 81       	ldd	r24, Y+2	; 0x02
     180:	88 23       	and	r24, r24
     182:	61 f0       	breq	.+24     	; 0x19c <CAN_message_send+0x60>
     184:	10 e0       	ldi	r17, 0x00	; 0
     186:	fe 01       	movw	r30, r28
     188:	e1 0f       	add	r30, r17
     18a:	f1 1d       	adc	r31, r1
     18c:	63 81       	ldd	r22, Z+3	; 0x03
     18e:	81 2f       	mov	r24, r17
     190:	8a 5c       	subi	r24, 0xCA	; 202
     192:	7a d1       	rcall	.+756    	; 0x488 <mcp2515_write>
     194:	1f 5f       	subi	r17, 0xFF	; 255
     196:	8a 81       	ldd	r24, Y+2	; 0x02
     198:	18 17       	cp	r17, r24
     19a:	a8 f3       	brcs	.-22     	; 0x186 <CAN_message_send+0x4a>
     19c:	81 e0       	ldi	r24, 0x01	; 1
     19e:	85 d1       	rcall	.+778    	; 0x4aa <mcp2515_request_to_send>
     1a0:	20 e0       	ldi	r18, 0x00	; 0
     1a2:	30 e0       	ldi	r19, 0x00	; 0
     1a4:	09 c0       	rjmp	.+18     	; 0x1b8 <CAN_message_send+0x7c>
     1a6:	af df       	rcall	.-162    	; 0x106 <CAN_error>
     1a8:	90 95       	com	r25
     1aa:	29 2f       	mov	r18, r25
     1ac:	22 1f       	adc	r18, r18
     1ae:	22 27       	eor	r18, r18
     1b0:	22 1f       	adc	r18, r18
     1b2:	30 e0       	ldi	r19, 0x00	; 0
     1b4:	21 50       	subi	r18, 0x01	; 1
     1b6:	31 09       	sbc	r19, r1
     1b8:	82 2f       	mov	r24, r18
     1ba:	93 2f       	mov	r25, r19
     1bc:	df 91       	pop	r29
     1be:	cf 91       	pop	r28
     1c0:	1f 91       	pop	r17
     1c2:	08 95       	ret

000001c4 <CAN_data_receive>:

CAN_message_t CAN_data_receive(void) {
     1c4:	9f 92       	push	r9
     1c6:	af 92       	push	r10
     1c8:	bf 92       	push	r11
     1ca:	cf 92       	push	r12
     1cc:	df 92       	push	r13
     1ce:	ef 92       	push	r14
     1d0:	ff 92       	push	r15
     1d2:	0f 93       	push	r16
     1d4:	1f 93       	push	r17
     1d6:	cf 93       	push	r28
     1d8:	df 93       	push	r29
     1da:	cd b7       	in	r28, 0x3d	; 61
     1dc:	de b7       	in	r29, 0x3e	; 62
     1de:	2b 97       	sbiw	r28, 0x0b	; 11
     1e0:	0f b6       	in	r0, 0x3f	; 63
     1e2:	f8 94       	cli
     1e4:	de bf       	out	0x3e, r29	; 62
     1e6:	0f be       	out	0x3f, r0	; 63
     1e8:	cd bf       	out	0x3d, r28	; 61
     1ea:	7c 01       	movw	r14, r24
	uint8_t i;
	CAN_message_t message;
	
	//Check if RX buffer has a message
	//if (rx_flag == 1) {
	if (test_bit(mcp2515_read(MCP_CANINTF), 0)) {
     1ec:	8c e2       	ldi	r24, 0x2C	; 44
     1ee:	89 d1       	rcall	.+786    	; 0x502 <mcp2515_read>
     1f0:	80 ff       	sbrs	r24, 0
     1f2:	31 c0       	rjmp	.+98     	; 0x256 <CAN_data_receive+0x92>
		
		//Get message id
		message.id  = (mcp2515_read(MCP_RXB0SIDH) << 3) | (mcp2515_read(MCP_RXB0SIDL) >> 5);
     1f4:	81 e6       	ldi	r24, 0x61	; 97
     1f6:	85 d1       	rcall	.+778    	; 0x502 <mcp2515_read>
     1f8:	c8 2e       	mov	r12, r24
     1fa:	82 e6       	ldi	r24, 0x62	; 98
     1fc:	82 d1       	rcall	.+772    	; 0x502 <mcp2515_read>
     1fe:	82 95       	swap	r24
     200:	86 95       	lsr	r24
     202:	87 70       	andi	r24, 0x07	; 7
     204:	d1 2c       	mov	r13, r1
     206:	cc 0c       	add	r12, r12
     208:	dd 1c       	adc	r13, r13
     20a:	cc 0c       	add	r12, r12
     20c:	dd 1c       	adc	r13, r13
     20e:	cc 0c       	add	r12, r12
     210:	dd 1c       	adc	r13, r13
     212:	c8 2a       	or	r12, r24
	
		//Get message length
		message.length = (0x0F) & (mcp2515_read(MCP_RXB0DLC));
     214:	85 e6       	ldi	r24, 0x65	; 101
     216:	75 d1       	rcall	.+746    	; 0x502 <mcp2515_read>
     218:	0f 2e       	mov	r0, r31
     21a:	ff e0       	ldi	r31, 0x0F	; 15
     21c:	9f 2e       	mov	r9, r31
     21e:	f0 2d       	mov	r31, r0
     220:	98 22       	and	r9, r24
	
		//Get message data
		for(i = 0; i < message.length; i++) {
     222:	a1 f0       	breq	.+40     	; 0x24c <CAN_data_receive+0x88>
     224:	8e 01       	movw	r16, r28
     226:	0c 5f       	subi	r16, 0xFC	; 252
     228:	1f 4f       	sbci	r17, 0xFF	; 255
	rx_flag = 1;

	return 0;
}

CAN_message_t CAN_data_receive(void) {
     22a:	0f 2e       	mov	r0, r31
     22c:	f6 e6       	ldi	r31, 0x66	; 102
     22e:	af 2e       	mov	r10, r31
     230:	f0 2d       	mov	r31, r0
     232:	a9 0c       	add	r10, r9
     234:	0f 2e       	mov	r0, r31
     236:	f6 e6       	ldi	r31, 0x66	; 102
     238:	bf 2e       	mov	r11, r31
     23a:	f0 2d       	mov	r31, r0
		//Get message length
		message.length = (0x0F) & (mcp2515_read(MCP_RXB0DLC));
	
		//Get message data
		for(i = 0; i < message.length; i++) {
			message.data[i] = mcp2515_read(MCP_RXB0D0 + i);
     23c:	8b 2d       	mov	r24, r11
     23e:	61 d1       	rcall	.+706    	; 0x502 <mcp2515_read>
     240:	f8 01       	movw	r30, r16
     242:	81 93       	st	Z+, r24
     244:	8f 01       	movw	r16, r30
     246:	b3 94       	inc	r11
	
		//Get message length
		message.length = (0x0F) & (mcp2515_read(MCP_RXB0DLC));
	
		//Get message data
		for(i = 0; i < message.length; i++) {
     248:	ba 10       	cpse	r11, r10
     24a:	f8 cf       	rjmp	.-16     	; 0x23c <CAN_data_receive+0x78>
			message.data[i] = mcp2515_read(MCP_RXB0D0 + i);
		}
		
		//Clear interrupt flag
		//rx_flag = 0;
		mcp2515_bit_modify(MCP_CANINTF, 0x01, 0);
     24c:	40 e0       	ldi	r20, 0x00	; 0
     24e:	61 e0       	ldi	r22, 0x01	; 1
     250:	8c e2       	ldi	r24, 0x2C	; 44
     252:	3a d1       	rcall	.+628    	; 0x4c8 <mcp2515_bit_modify>
     254:	03 c0       	rjmp	.+6      	; 0x25c <CAN_data_receive+0x98>
		
	} else {
		//Message not received
		message.id = -1;
     256:	cc 24       	eor	r12, r12
     258:	ca 94       	dec	r12
     25a:	dc 2c       	mov	r13, r12
	}
	
	return message;
     25c:	da 82       	std	Y+2, r13	; 0x02
     25e:	c9 82       	std	Y+1, r12	; 0x01
     260:	9b 82       	std	Y+3, r9	; 0x03
     262:	8b e0       	ldi	r24, 0x0B	; 11
     264:	fe 01       	movw	r30, r28
     266:	31 96       	adiw	r30, 0x01	; 1
     268:	d7 01       	movw	r26, r14
     26a:	01 90       	ld	r0, Z+
     26c:	0d 92       	st	X+, r0
     26e:	8a 95       	dec	r24
     270:	e1 f7       	brne	.-8      	; 0x26a <CAN_data_receive+0xa6>
}
     272:	c7 01       	movw	r24, r14
     274:	2b 96       	adiw	r28, 0x0b	; 11
     276:	0f b6       	in	r0, 0x3f	; 63
     278:	f8 94       	cli
     27a:	de bf       	out	0x3e, r29	; 62
     27c:	0f be       	out	0x3f, r0	; 63
     27e:	cd bf       	out	0x3d, r28	; 61
     280:	df 91       	pop	r29
     282:	cf 91       	pop	r28
     284:	1f 91       	pop	r17
     286:	0f 91       	pop	r16
     288:	ff 90       	pop	r15
     28a:	ef 90       	pop	r14
     28c:	df 90       	pop	r13
     28e:	cf 90       	pop	r12
     290:	bf 90       	pop	r11
     292:	af 90       	pop	r10
     294:	9f 90       	pop	r9
     296:	08 95       	ret

00000298 <control_init>:
	_delay_us(5);
}

void control_init(){
	//Initiate DAC
	DAC_init();
     298:	16 d0       	rcall	.+44     	; 0x2c6 <DAC_init>
	printf("DAC intiated\n\r");
     29a:	8c e3       	ldi	r24, 0x3C	; 60
     29c:	91 e0       	ldi	r25, 0x01	; 1
     29e:	9f 93       	push	r25
     2a0:	8f 93       	push	r24
     2a2:	9c d5       	rcall	.+2872   	; 0xddc <printf>

	DDRA = 0xFF; //PORTC(MJ1) output
     2a4:	8f ef       	ldi	r24, 0xFF	; 255
     2a6:	8a bb       	out	0x1a, r24	; 26
	DDRC = 0x00; //PORTG(MJ2) input
     2a8:	14 ba       	out	0x14, r1	; 20

	set_bit(MOTOR_PORT, MOTOR_ENABLE); //Motor enabled
     2aa:	dc 9a       	sbi	0x1b, 4	; 27
	set_bit(MOTOR_PORT, ENCODER_OUTPUT_ENABLE); //Set !OE to high which = low
     2ac:	df 9a       	sbi	0x1b, 7	; 27
	
	clear_bit(MOTOR_PORT,ENCODER_RESET);
     2ae:	de 98       	cbi	0x1b, 6	; 27
	set_bit(MOTOR_PORT, ENCODER_RESET);
     2b0:	de 9a       	sbi	0x1b, 6	; 27
	
	printf("Enabled motor \n\r");
     2b2:	8b e4       	ldi	r24, 0x4B	; 75
     2b4:	91 e0       	ldi	r25, 0x01	; 1
     2b6:	9f 93       	push	r25
     2b8:	8f 93       	push	r24
     2ba:	90 d5       	rcall	.+2848   	; 0xddc <printf>
     2bc:	0f 90       	pop	r0
     2be:	0f 90       	pop	r0
     2c0:	0f 90       	pop	r0
     2c2:	0f 90       	pop	r0
     2c4:	08 95       	ret

000002c6 <DAC_init>:

#define SLAVE_ADDRESS_WRITE 0b01010000

void DAC_init()
{
	TWI_Master_Initialise();
     2c6:	ad d1       	rcall	.+858    	; 0x622 <TWI_Master_Initialise>
	set_bit(DDRD, PD0); //SCL
     2c8:	88 9a       	sbi	0x11, 0	; 17
	set_bit(DDRD, PD1); //SDA
     2ca:	89 9a       	sbi	0x11, 1	; 17
     2cc:	08 95       	ret

000002ce <main>:
#include "adc.h"

#include "control_driver.h"
#include "shooter.h"

int main(void) {
     2ce:	cf 93       	push	r28
     2d0:	df 93       	push	r29
     2d2:	cd b7       	in	r28, 0x3d	; 61
     2d4:	de b7       	in	r29, 0x3e	; 62
     2d6:	66 97       	sbiw	r28, 0x16	; 22
     2d8:	0f b6       	in	r0, 0x3f	; 63
     2da:	f8 94       	cli
     2dc:	de bf       	out	0x3e, r29	; 62
     2de:	0f be       	out	0x3f, r0	; 63
     2e0:	cd bf       	out	0x3d, r28	; 61
	/*-----Define pins-----*/
	//DDRD &= ~(1 << PIND0);	//Set D0(INT0) as input
	DDRB |= (1 << PINB5);		//Set B5(OC1A) as output
     2e2:	bd 9a       	sbi	0x17, 5	; 23
	DDRF &= ~(1 << PINF0);		//Set F0(ADC0) as input
     2e4:	e1 e6       	ldi	r30, 0x61	; 97
     2e6:	f0 e0       	ldi	r31, 0x00	; 0
     2e8:	80 81       	ld	r24, Z
     2ea:	8e 7f       	andi	r24, 0xFE	; 254
     2ec:	80 83       	st	Z, r24
	//EIMSK |= (1 << INT0);		//Enable INT0
	//EICRA |= (1 << ISC01);	//Trigger on falling edge
	//EICRA &= ~(1 << ISC00);	//Trigger on falling edge
	
	/*-----Initialize UART-----*/
	UART_init(MYUBRR);
     2ee:	89 e1       	ldi	r24, 0x19	; 25
     2f0:	90 e0       	ldi	r25, 0x00	; 0
     2f2:	40 d2       	rcall	.+1152   	; 0x774 <UART_init>
	printf("----UART working----\n\r");
     2f4:	8c e5       	ldi	r24, 0x5C	; 92
     2f6:	91 e0       	ldi	r25, 0x01	; 1
     2f8:	9f 93       	push	r25
     2fa:	8f 93       	push	r24
     2fc:	6f d5       	rcall	.+2782   	; 0xddc <printf>

	/*-----Initialize CAN-----*/
	if (CAN_init() == 0) {
     2fe:	f7 de       	rcall	.-530    	; 0xee <CAN_init>
     300:	0f 90       	pop	r0
     302:	0f 90       	pop	r0
     304:	89 2b       	or	r24, r25
     306:	71 f4       	brne	.+28     	; 0x324 <main+0x56>
		printf("----CAN working----\n\r");
     308:	83 e7       	ldi	r24, 0x73	; 115
     30a:	91 e0       	ldi	r25, 0x01	; 1
     30c:	9f 93       	push	r25
     30e:	8f 93       	push	r24
     310:	65 d5       	rcall	.+2762   	; 0xddc <printf>
		can_msg_send.id = 2;
     312:	82 e0       	ldi	r24, 0x02	; 2
     314:	90 e0       	ldi	r25, 0x00	; 0
     316:	9a 83       	std	Y+2, r25	; 0x02
     318:	89 83       	std	Y+1, r24	; 0x01
		can_msg_send.length = 1;
     31a:	81 e0       	ldi	r24, 0x01	; 1
     31c:	8b 83       	std	Y+3, r24	; 0x03
     31e:	0f 90       	pop	r0
     320:	0f 90       	pop	r0
     322:	07 c0       	rjmp	.+14     	; 0x332 <main+0x64>
	} else {
		printf("----CAN error!!----\n\r");
     324:	89 e8       	ldi	r24, 0x89	; 137
     326:	91 e0       	ldi	r25, 0x01	; 1
     328:	9f 93       	push	r25
     32a:	8f 93       	push	r24
     32c:	57 d5       	rcall	.+2734   	; 0xddc <printf>
     32e:	0f 90       	pop	r0
     330:	0f 90       	pop	r0
	}
	
	/*-----Initialize PWM-----*/
	if (PWM_init() == 0) {
     332:	10 d1       	rcall	.+544    	; 0x554 <PWM_init>
     334:	89 2b       	or	r24, r25
     336:	41 f4       	brne	.+16     	; 0x348 <main+0x7a>
		printf("----PWM working----\n\r");
     338:	8f e9       	ldi	r24, 0x9F	; 159
     33a:	91 e0       	ldi	r25, 0x01	; 1
     33c:	9f 93       	push	r25
     33e:	8f 93       	push	r24
     340:	4d d5       	rcall	.+2714   	; 0xddc <printf>
     342:	0f 90       	pop	r0
     344:	0f 90       	pop	r0
     346:	07 c0       	rjmp	.+14     	; 0x356 <main+0x88>
	} else {
		printf("----PWM error!!----\n\r");
     348:	85 eb       	ldi	r24, 0xB5	; 181
     34a:	91 e0       	ldi	r25, 0x01	; 1
     34c:	9f 93       	push	r25
     34e:	8f 93       	push	r24
     350:	45 d5       	rcall	.+2698   	; 0xddc <printf>
     352:	0f 90       	pop	r0
     354:	0f 90       	pop	r0
	}
	
	/*-----Initialize ADC-----*/
	if (ADC_init() == 0) {
     356:	b9 de       	rcall	.-654    	; 0xca <ADC_init>
     358:	89 2b       	or	r24, r25
     35a:	41 f4       	brne	.+16     	; 0x36c <main+0x9e>
		printf("----ADC working----\n\r");
     35c:	8b ec       	ldi	r24, 0xCB	; 203
     35e:	91 e0       	ldi	r25, 0x01	; 1
     360:	9f 93       	push	r25
     362:	8f 93       	push	r24
     364:	3b d5       	rcall	.+2678   	; 0xddc <printf>
     366:	0f 90       	pop	r0
     368:	0f 90       	pop	r0
     36a:	07 c0       	rjmp	.+14     	; 0x37a <main+0xac>
	} else {
		printf("----ADC error!!----\n\r");
     36c:	81 ee       	ldi	r24, 0xE1	; 225
     36e:	91 e0       	ldi	r25, 0x01	; 1
     370:	9f 93       	push	r25
     372:	8f 93       	push	r24
     374:	33 d5       	rcall	.+2662   	; 0xddc <printf>
     376:	0f 90       	pop	r0
     378:	0f 90       	pop	r0
	}
	
	/*-----Initialize Motor controll-----*/
	control_init();
     37a:	8e df       	rcall	.-228    	; 0x298 <control_init>
	printf("----Motor control working----\n\r");
     37c:	87 ef       	ldi	r24, 0xF7	; 247
     37e:	91 e0       	ldi	r25, 0x01	; 1
     380:	9f 93       	push	r25
     382:	8f 93       	push	r24
     384:	2b d5       	rcall	.+2646   	; 0xddc <printf>
	/*-----Initialize Solinoid----*/
	shooter_init();
     386:	08 d1       	rcall	.+528    	; 0x598 <shooter_init>
	printf("----Shooter working----\n\r");
     388:	87 e1       	ldi	r24, 0x17	; 23
     38a:	92 e0       	ldi	r25, 0x02	; 2
     38c:	9f 93       	push	r25
     38e:	8f 93       	push	r24
     390:	25 d5       	rcall	.+2634   	; 0xddc <printf>
	
	//Do this when game starts
	ADC_start();
     392:	a8 de       	rcall	.-688    	; 0xe4 <ADC_start>
     394:	0f 90       	pop	r0
     396:	0f 90       	pop	r0
     398:	0f 90       	pop	r0
     39a:	0f 90       	pop	r0
	CAN_message_t can_msg_send;
	CAN_message_t can_msg_receive;
	unsigned int servo_angle = 1500;
	unsigned int adc_value = 0;
	uint8_t adc_sample = 0;
	uint8_t ball_counter = 0; 
     39c:	41 2c       	mov	r4, r1
	/*-----Define variables-----*/
	CAN_message_t can_msg_send;
	CAN_message_t can_msg_receive;
	unsigned int servo_angle = 1500;
	unsigned int adc_value = 0;
	uint8_t adc_sample = 0;
     39e:	71 2c       	mov	r7, r1
	
	/*-----Define variables-----*/
	CAN_message_t can_msg_send;
	CAN_message_t can_msg_receive;
	unsigned int servo_angle = 1500;
	unsigned int adc_value = 0;
     3a0:	00 e0       	ldi	r16, 0x00	; 0
     3a2:	10 e0       	ldi	r17, 0x00	; 0
			
			//Calculate servo position
			servo_angle = (can_msg_receive.data[0] * (-6.2) + 1551);
			//test --> printf("Angle: %i\n\n\r", servo_angle);
			PWM_set_pulse(servo_angle);
			printf("Data 1: %i",can_msg_receive.data[0]);
     3a4:	0f 2e       	mov	r0, r31
     3a6:	f1 e3       	ldi	r31, 0x31	; 49
     3a8:	8f 2e       	mov	r8, r31
     3aa:	f2 e0       	ldi	r31, 0x02	; 2
     3ac:	9f 2e       	mov	r9, r31
     3ae:	f0 2d       	mov	r31, r0
			
			//Calculate slider position
			
			printf("Data 2: %c",can_msg_receive.data[1]);
     3b0:	0f 2e       	mov	r0, r31
     3b2:	fc e3       	ldi	r31, 0x3C	; 60
     3b4:	af 2e       	mov	r10, r31
     3b6:	f2 e0       	ldi	r31, 0x02	; 2
     3b8:	bf 2e       	mov	r11, r31
     3ba:	f0 2d       	mov	r31, r0
			
			//control_set_pos()
					
			//Check for button click
			printf("Data 3: %c\n\r",can_msg_receive.data[2]);
     3bc:	0f 2e       	mov	r0, r31
     3be:	f7 e4       	ldi	r31, 0x47	; 71
     3c0:	cf 2e       	mov	r12, r31
     3c2:	f2 e0       	ldi	r31, 0x02	; 2
     3c4:	df 2e       	mov	r13, r31
     3c6:	f0 2d       	mov	r31, r0
					//_delay_ms(800);
				//}
			}
						
			adc_value = 0;
			adc_sample = 0;
     3c8:	31 2c       	mov	r3, r1
					//adc_value = ADCH;
					//_delay_ms(800);
				//}
			}
						
			adc_value = 0;
     3ca:	e1 2c       	mov	r14, r1
     3cc:	f1 2c       	mov	r15, r1
     3ce:	02 c0       	rjmp	.+4      	; 0x3d4 <main+0x106>
			adc_sample = 0;
     3d0:	73 2c       	mov	r7, r3
					//adc_value = ADCH;
					//_delay_ms(800);
				//}
			}
						
			adc_value = 0;
     3d2:	87 01       	movw	r16, r14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3d4:	83 ed       	ldi	r24, 0xD3	; 211
     3d6:	90 e3       	ldi	r25, 0x30	; 48
     3d8:	01 97       	sbiw	r24, 0x01	; 1
     3da:	f1 f7       	brne	.-4      	; 0x3d8 <main+0x10a>
     3dc:	00 c0       	rjmp	.+0      	; 0x3de <main+0x110>
     3de:	00 00       	nop
	while(1) {

		_delay_ms(50);
		
		//Receive data from node 1
		can_msg_receive = CAN_data_receive();
     3e0:	ce 01       	movw	r24, r28
     3e2:	0c 96       	adiw	r24, 0x0c	; 12
     3e4:	ef de       	rcall	.-546    	; 0x1c4 <CAN_data_receive>
     3e6:	5f 84       	ldd	r5, Y+15	; 0x0f
     3e8:	69 88       	ldd	r6, Y+17	; 0x11
		if (can_msg_receive.id == 1) {
     3ea:	8c 85       	ldd	r24, Y+12	; 0x0c
     3ec:	9d 85       	ldd	r25, Y+13	; 0x0d
     3ee:	01 97       	sbiw	r24, 0x01	; 1
     3f0:	09 f0       	breq	.+2      	; 0x3f4 <main+0x126>
     3f2:	37 c0       	rjmp	.+110    	; 0x462 <main+0x194>
			
			//Calculate servo position
			servo_angle = (can_msg_receive.data[0] * (-6.2) + 1551);
     3f4:	65 2d       	mov	r22, r5
     3f6:	77 27       	eor	r23, r23
     3f8:	67 fd       	sbrc	r22, 7
     3fa:	70 95       	com	r23
     3fc:	87 2f       	mov	r24, r23
     3fe:	97 2f       	mov	r25, r23
     400:	7a d2       	rcall	.+1268   	; 0x8f6 <__floatsisf>
     402:	26 e6       	ldi	r18, 0x66	; 102
     404:	36 e6       	ldi	r19, 0x66	; 102
     406:	46 ec       	ldi	r20, 0xC6	; 198
     408:	50 ec       	ldi	r21, 0xC0	; 192
     40a:	01 d3       	rcall	.+1538   	; 0xa0e <__mulsf3>
     40c:	20 e0       	ldi	r18, 0x00	; 0
     40e:	30 ee       	ldi	r19, 0xE0	; 224
     410:	41 ec       	ldi	r20, 0xC1	; 193
     412:	54 e4       	ldi	r21, 0x44	; 68
     414:	de d1       	rcall	.+956    	; 0x7d2 <__addsf3>
     416:	41 d2       	rcall	.+1154   	; 0x89a <__fixunssfsi>
			//test --> printf("Angle: %i\n\n\r", servo_angle);
			PWM_set_pulse(servo_angle);
     418:	cb 01       	movw	r24, r22
     41a:	b3 d0       	rcall	.+358    	; 0x582 <PWM_set_pulse>
			printf("Data 1: %i",can_msg_receive.data[0]);
     41c:	85 2d       	mov	r24, r5
     41e:	99 27       	eor	r25, r25
     420:	87 fd       	sbrc	r24, 7
     422:	90 95       	com	r25
     424:	9f 93       	push	r25
     426:	5f 92       	push	r5
     428:	9f 92       	push	r9
     42a:	8f 92       	push	r8
     42c:	d7 d4       	rcall	.+2478   	; 0xddc <printf>
			
			//Calculate slider position
			
			printf("Data 2: %c",can_msg_receive.data[1]);
     42e:	28 89       	ldd	r18, Y+16	; 0x10
     430:	82 2f       	mov	r24, r18
     432:	99 27       	eor	r25, r25
     434:	87 fd       	sbrc	r24, 7
     436:	90 95       	com	r25
     438:	9f 93       	push	r25
     43a:	2f 93       	push	r18
     43c:	bf 92       	push	r11
     43e:	af 92       	push	r10
     440:	cd d4       	rcall	.+2458   	; 0xddc <printf>
			
			//control_set_pos()
					
			//Check for button click
			printf("Data 3: %c\n\r",can_msg_receive.data[2]);
     442:	86 2d       	mov	r24, r6
     444:	99 27       	eor	r25, r25
     446:	87 fd       	sbrc	r24, 7
     448:	90 95       	com	r25
     44a:	9f 93       	push	r25
     44c:	6f 92       	push	r6
     44e:	df 92       	push	r13
     450:	cf 92       	push	r12
     452:	c4 d4       	rcall	.+2440   	; 0xddc <printf>
			
			if(can_msg_receive.data[2]){
     454:	0f b6       	in	r0, 0x3f	; 63
     456:	f8 94       	cli
     458:	de bf       	out	0x3e, r29	; 62
     45a:	0f be       	out	0x3f, r0	; 63
     45c:	cd bf       	out	0x3d, r28	; 61
     45e:	61 10       	cpse	r6, r1
				shooter_shoot();
     460:	b6 d0       	rcall	.+364    	; 0x5ce <shooter_shoot>
			}
			
		}
		
		//Read IR
		adc_value += ADCH;
     462:	85 b1       	in	r24, 0x05	; 5
     464:	08 0f       	add	r16, r24
     466:	11 1d       	adc	r17, r1
		adc_sample++;
     468:	73 94       	inc	r7
		
		//Filter the signal
		if (adc_sample == 5) {
     46a:	95 e0       	ldi	r25, 0x05	; 5
     46c:	79 12       	cpse	r7, r25
     46e:	b2 cf       	rjmp	.-156    	; 0x3d4 <main+0x106>
			adc_value = adc_value / adc_sample;
			//printf("ADC: %i", adc_value);
			
			//Check for the ball
			if (adc_value < 100) {
     470:	04 3f       	cpi	r16, 0xF4	; 244
     472:	11 40       	sbci	r17, 0x01	; 1
     474:	08 f0       	brcs	.+2      	; 0x478 <main+0x1aa>
     476:	ac cf       	rjmp	.-168    	; 0x3d0 <main+0x102>
				ball_counter++;
     478:	43 94       	inc	r4
				
				//Send the score to node 1
				//printf("Score: %i", ball_counter);
				can_msg_send.data[0] = ball_counter;
     47a:	4c 82       	std	Y+4, r4	; 0x04
				CAN_message_send(&can_msg_send);
     47c:	ce 01       	movw	r24, r28
     47e:	01 96       	adiw	r24, 0x01	; 1
     480:	5d de       	rcall	.-838    	; 0x13c <CAN_message_send>
					//_delay_ms(800);
				//}
			}
						
			adc_value = 0;
			adc_sample = 0;
     482:	73 2c       	mov	r7, r3
					//adc_value = ADCH;
					//_delay_ms(800);
				//}
			}
						
			adc_value = 0;
     484:	87 01       	movw	r16, r14
     486:	a6 cf       	rjmp	.-180    	; 0x3d4 <main+0x106>

00000488 <mcp2515_write>:
	}
	
	return 0;
}

int mcp2515_write(uint8_t address, uint8_t data) {
     488:	cf 93       	push	r28
     48a:	df 93       	push	r29
     48c:	d8 2f       	mov	r29, r24
     48e:	c6 2f       	mov	r28, r22
	//Select CAN-controller
	SPI_select();
     490:	c4 d0       	rcall	.+392    	; 0x61a <SPI_select>
		
	SPI_send(MCP_WRITE);	//Send write command
     492:	82 e0       	ldi	r24, 0x02	; 2
     494:	b6 d0       	rcall	.+364    	; 0x602 <SPI_send>
	SPI_send(address);		//Send address
     496:	8d 2f       	mov	r24, r29
     498:	b4 d0       	rcall	.+360    	; 0x602 <SPI_send>
	SPI_send(data);			//Send data
     49a:	8c 2f       	mov	r24, r28
     49c:	b2 d0       	rcall	.+356    	; 0x602 <SPI_send>
		
	//Deselect CAN-controller
	SPI_deselect();
     49e:	bf d0       	rcall	.+382    	; 0x61e <SPI_deselect>
		
	return 0;
}
     4a0:	80 e0       	ldi	r24, 0x00	; 0
     4a2:	90 e0       	ldi	r25, 0x00	; 0
     4a4:	df 91       	pop	r29
     4a6:	cf 91       	pop	r28
     4a8:	08 95       	ret

000004aa <mcp2515_request_to_send>:

int mcp2515_request_to_send(uint8_t command) {
     4aa:	cf 93       	push	r28
	#define MCP_RTS_TX2		0x84 -> command = 4
	#define MCP_RTS_ALL		0x87 -> command = 7
	*/

	//Check the last three bits for the commands
	if(command <= 7) {
     4ac:	88 30       	cpi	r24, 0x08	; 8
     4ae:	18 f4       	brcc	.+6      	; 0x4b6 <mcp2515_request_to_send+0xc>
		command = MCP_RTS | command;
     4b0:	c8 2f       	mov	r28, r24
     4b2:	c0 68       	ori	r28, 0x80	; 128
     4b4:	01 c0       	rjmp	.+2      	; 0x4b8 <mcp2515_request_to_send+0xe>
	} else {
		command = MCP_RTS;
     4b6:	c0 e8       	ldi	r28, 0x80	; 128
	}
	
	//Select CAN-controller
	SPI_select();
     4b8:	b0 d0       	rcall	.+352    	; 0x61a <SPI_select>
		
	SPI_send(command);		//Send RTS command
     4ba:	8c 2f       	mov	r24, r28
     4bc:	a2 d0       	rcall	.+324    	; 0x602 <SPI_send>
		
	//Deselect CAN-controller
	SPI_deselect();
     4be:	af d0       	rcall	.+350    	; 0x61e <SPI_deselect>
		
	return 0;
}
     4c0:	80 e0       	ldi	r24, 0x00	; 0
     4c2:	90 e0       	ldi	r25, 0x00	; 0
     4c4:	cf 91       	pop	r28
     4c6:	08 95       	ret

000004c8 <mcp2515_bit_modify>:

int mcp2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data) {
     4c8:	1f 93       	push	r17
     4ca:	cf 93       	push	r28
     4cc:	df 93       	push	r29
     4ce:	18 2f       	mov	r17, r24
     4d0:	d6 2f       	mov	r29, r22
     4d2:	c4 2f       	mov	r28, r20
	//Select CAN-controller
	SPI_select();
     4d4:	a2 d0       	rcall	.+324    	; 0x61a <SPI_select>
		
	SPI_send(MCP_BITMOD);		//Send bit modify command
     4d6:	85 e0       	ldi	r24, 0x05	; 5
     4d8:	94 d0       	rcall	.+296    	; 0x602 <SPI_send>
	SPI_send(address);			//Send address
     4da:	81 2f       	mov	r24, r17
     4dc:	92 d0       	rcall	.+292    	; 0x602 <SPI_send>
	SPI_send(mask);				//Send mask byte
     4de:	8d 2f       	mov	r24, r29
     4e0:	90 d0       	rcall	.+288    	; 0x602 <SPI_send>
	SPI_send(data);				//Send data
     4e2:	8c 2f       	mov	r24, r28
     4e4:	8e d0       	rcall	.+284    	; 0x602 <SPI_send>
		
	//Deselect CAN-controller
	SPI_deselect();
     4e6:	9b d0       	rcall	.+310    	; 0x61e <SPI_deselect>
		
	return 0;
}
     4e8:	80 e0       	ldi	r24, 0x00	; 0
     4ea:	90 e0       	ldi	r25, 0x00	; 0
     4ec:	df 91       	pop	r29
     4ee:	cf 91       	pop	r28
     4f0:	1f 91       	pop	r17
     4f2:	08 95       	ret

000004f4 <mcp2515_reset>:

int mcp2515_reset(void) {
	//Select CAN-controller
	SPI_select();
     4f4:	92 d0       	rcall	.+292    	; 0x61a <SPI_select>
	
	SPI_send(MCP_RESET);	//Send reset command
     4f6:	80 ec       	ldi	r24, 0xC0	; 192
     4f8:	84 d0       	rcall	.+264    	; 0x602 <SPI_send>
	
	//Deselect CAN-controller
	SPI_deselect();
     4fa:	91 d0       	rcall	.+290    	; 0x61e <SPI_deselect>
	
	return 0;
}
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	08 95       	ret

00000502 <mcp2515_read>:

uint8_t mcp2515_read(uint8_t address) {
     502:	cf 93       	push	r28
     504:	c8 2f       	mov	r28, r24
	uint8_t result;

	//Select CAN-controller
	SPI_select();
     506:	89 d0       	rcall	.+274    	; 0x61a <SPI_select>
	
	SPI_send(MCP_READ);		//Send read command
     508:	83 e0       	ldi	r24, 0x03	; 3
     50a:	7b d0       	rcall	.+246    	; 0x602 <SPI_send>
	SPI_send(address);		//Send address
     50c:	8c 2f       	mov	r24, r28
     50e:	79 d0       	rcall	.+242    	; 0x602 <SPI_send>
	result = SPI_read();	//Read result
     510:	7e d0       	rcall	.+252    	; 0x60e <SPI_read>
     512:	c8 2f       	mov	r28, r24
	
	//Deselect CAN-controller
	SPI_deselect();
     514:	84 d0       	rcall	.+264    	; 0x61e <SPI_deselect>
	
	return result;
}
     516:	8c 2f       	mov	r24, r28
     518:	cf 91       	pop	r28
     51a:	08 95       	ret

0000051c <mcp2515_init>:
#include <avr/io.h>
#include "uart.h"
#include "spi.h"
#include "mcp2515.h"

int mcp2515_init(void) {
     51c:	cf 93       	push	r28
     51e:	df 93       	push	r29
     520:	1f 92       	push	r1
     522:	cd b7       	in	r28, 0x3d	; 61
     524:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value;
	
	//Initialize SPI driver
	SPI_init();
     526:	64 d0       	rcall	.+200    	; 0x5f0 <SPI_init>
	
	//Reset the CAN controller
	mcp2515_reset();
     528:	e5 df       	rcall	.-54     	; 0x4f4 <mcp2515_reset>
	
	//Self-test
	value = mcp2515_read(MCP_CANSTAT);
     52a:	8e e0       	ldi	r24, 0x0E	; 14
     52c:	ea df       	rcall	.-44     	; 0x502 <mcp2515_read>
     52e:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_CONFIG) {
     530:	89 81       	ldd	r24, Y+1	; 0x01
     532:	80 7e       	andi	r24, 0xE0	; 224
     534:	80 38       	cpi	r24, 0x80	; 128
     536:	31 f0       	breq	.+12     	; 0x544 <mcp2515_init+0x28>
		UART_print("MCP2515 is NOT in configuration mode after reset!");
     538:	84 e5       	ldi	r24, 0x54	; 84
     53a:	92 e0       	ldi	r25, 0x02	; 2
     53c:	35 d1       	rcall	.+618    	; 0x7a8 <UART_print>
		return 1;
     53e:	21 e0       	ldi	r18, 0x01	; 1
     540:	30 e0       	ldi	r19, 0x00	; 0
     542:	02 c0       	rjmp	.+4      	; 0x548 <mcp2515_init+0x2c>
	}
	
	return 0;
     544:	20 e0       	ldi	r18, 0x00	; 0
     546:	30 e0       	ldi	r19, 0x00	; 0
}
     548:	82 2f       	mov	r24, r18
     54a:	93 2f       	mov	r25, r19
     54c:	0f 90       	pop	r0
     54e:	df 91       	pop	r29
     550:	cf 91       	pop	r28
     552:	08 95       	ret

00000554 <PWM_init>:
#include "setup.h"
#include <avr/io.h>

int PWM_init(void) {
	//Clear OC1A (channel A) on compare match, use fast PWM, ICR1 used as TOP, prescaler (clk/8)
	TCCR1A |= (1 << COM1A1) | (1 << WGM11);
     554:	8f b5       	in	r24, 0x2f	; 47
     556:	82 68       	ori	r24, 0x82	; 130
     558:	8f bd       	out	0x2f, r24	; 47
	TCCR1A &= ~(1 << COM1A0) & ~(1 << WGM10);
     55a:	8f b5       	in	r24, 0x2f	; 47
     55c:	8e 7b       	andi	r24, 0xBE	; 190
     55e:	8f bd       	out	0x2f, r24	; 47
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS11);
     560:	8e b5       	in	r24, 0x2e	; 46
     562:	8a 61       	ori	r24, 0x1A	; 26
     564:	8e bd       	out	0x2e, r24	; 46
	TCCR1B &= ~(1 << CS12) & ~(1 << CS10);
     566:	8e b5       	in	r24, 0x2e	; 46
     568:	8a 7f       	andi	r24, 0xFA	; 250
     56a:	8e bd       	out	0x2e, r24	; 46
	
	//Define PWM period of 20ms
	//ICR1 = 20685;
	ICR1 = 20788;
     56c:	84 e3       	ldi	r24, 0x34	; 52
     56e:	91 e5       	ldi	r25, 0x51	; 81
     570:	97 bd       	out	0x27, r25	; 39
     572:	86 bd       	out	0x26, r24	; 38
	
	//Initialize pulse width 1.5ms
	OCR1A = 1551;
     574:	8f e0       	ldi	r24, 0x0F	; 15
     576:	96 e0       	ldi	r25, 0x06	; 6
     578:	9b bd       	out	0x2b, r25	; 43
     57a:	8a bd       	out	0x2a, r24	; 42
	
	return 0;
}
     57c:	80 e0       	ldi	r24, 0x00	; 0
     57e:	90 e0       	ldi	r25, 0x00	; 0
     580:	08 95       	ret

00000582 <PWM_set_pulse>:

int PWM_set_pulse(unsigned int servo_angle) {
	//Check if it's between range
	if (servo_angle >= 930 && servo_angle <= 2171) {
     582:	9c 01       	movw	r18, r24
     584:	22 5a       	subi	r18, 0xA2	; 162
     586:	33 40       	sbci	r19, 0x03	; 3
     588:	2a 3d       	cpi	r18, 0xDA	; 218
     58a:	34 40       	sbci	r19, 0x04	; 4
     58c:	10 f4       	brcc	.+4      	; 0x592 <PWM_set_pulse+0x10>
		OCR1A = servo_angle;
     58e:	9b bd       	out	0x2b, r25	; 43
     590:	8a bd       	out	0x2a, r24	; 42
	}
	
	return 0;
     592:	80 e0       	ldi	r24, 0x00	; 0
     594:	90 e0       	ldi	r25, 0x00	; 0
     596:	08 95       	ret

00000598 <shooter_init>:
#define SOLINOIDPORT PORTD
#define SOLINOIDDDR	 DDRD
#define SOLINOID_PIN PD4//(solonoid output pin)

void shooter_init(){
	clear_bit(DDRD,SOLINOID_PIN);
     598:	8c 98       	cbi	0x11, 4	; 17
	clear_bit(PORTD, SOLINOID_PIN);
     59a:	94 98       	cbi	0x12, 4	; 18
	//_delay_ms(100);
	set_bit(DDRD, SOLINOID_PIN);
     59c:	8c 9a       	sbi	0x11, 4	; 17
	set_bit(PORTD, SOLINOID_PIN);
     59e:	94 9a       	sbi	0x12, 4	; 18

	//intiate timer with 1/1024 prescaler
	set_bit(TCCR2,CS22);
     5a0:	85 b5       	in	r24, 0x25	; 37
     5a2:	84 60       	ori	r24, 0x04	; 4
     5a4:	85 bd       	out	0x25, r24	; 37
	set_bit(TCCR2,CS20);
     5a6:	85 b5       	in	r24, 0x25	; 37
     5a8:	81 60       	ori	r24, 0x01	; 1
     5aa:	85 bd       	out	0x25, r24	; 37
	
	clear_bit(PORTD, SOLINOID_PIN);
     5ac:	94 98       	cbi	0x12, 4	; 18
	TCNT2 =0; //set timer to 0
     5ae:	14 bc       	out	0x24, r1	; 36
     5b0:	84 e1       	ldi	r24, 0x14	; 20
     5b2:	90 e0       	ldi	r25, 0x00	; 0
     5b4:	06 c0       	rjmp	.+12     	; 0x5c2 <shooter_init+0x2a>
	int i = 0;
	while(i<20){
		if(TCNT2 > 100){
     5b6:	24 b5       	in	r18, 0x24	; 36
     5b8:	25 36       	cpi	r18, 0x65	; 101
     5ba:	e8 f3       	brcs	.-6      	; 0x5b6 <shooter_init+0x1e>
			i++;
			TCNT2 = 0;
     5bc:	14 bc       	out	0x24, r1	; 36
     5be:	01 97       	sbiw	r24, 0x01	; 1
	set_bit(TCCR2,CS20);
	
	clear_bit(PORTD, SOLINOID_PIN);
	TCNT2 =0; //set timer to 0
	int i = 0;
	while(i<20){
     5c0:	21 f0       	breq	.+8      	; 0x5ca <shooter_init+0x32>
		if(TCNT2 > 100){
     5c2:	24 b5       	in	r18, 0x24	; 36
     5c4:	25 36       	cpi	r18, 0x65	; 101
     5c6:	b8 f3       	brcs	.-18     	; 0x5b6 <shooter_init+0x1e>
     5c8:	f9 cf       	rjmp	.-14     	; 0x5bc <shooter_init+0x24>
			i++;
			TCNT2 = 0;
		}
	}
	set_bit(PORTD,SOLINOID_PIN);
     5ca:	94 9a       	sbi	0x12, 4	; 18
     5cc:	08 95       	ret

000005ce <shooter_shoot>:
}

void shooter_shoot(){
	clear_bit(PORTD, SOLINOID_PIN);
     5ce:	94 98       	cbi	0x12, 4	; 18
	TCNT2 =0; //set timer to 0
     5d0:	14 bc       	out	0x24, r1	; 36
     5d2:	84 e1       	ldi	r24, 0x14	; 20
     5d4:	90 e0       	ldi	r25, 0x00	; 0
     5d6:	06 c0       	rjmp	.+12     	; 0x5e4 <shooter_shoot+0x16>
	int i = 0;
	while(i<20){
		if(TCNT2 > 100){
     5d8:	24 b5       	in	r18, 0x24	; 36
     5da:	25 36       	cpi	r18, 0x65	; 101
     5dc:	e8 f3       	brcs	.-6      	; 0x5d8 <shooter_shoot+0xa>
			i++;
			TCNT2 = 0;
     5de:	14 bc       	out	0x24, r1	; 36
     5e0:	01 97       	sbiw	r24, 0x01	; 1

void shooter_shoot(){
	clear_bit(PORTD, SOLINOID_PIN);
	TCNT2 =0; //set timer to 0
	int i = 0;
	while(i<20){
     5e2:	21 f0       	breq	.+8      	; 0x5ec <shooter_shoot+0x1e>
		if(TCNT2 > 100){
     5e4:	24 b5       	in	r18, 0x24	; 36
     5e6:	25 36       	cpi	r18, 0x65	; 101
     5e8:	b8 f3       	brcs	.-18     	; 0x5d8 <shooter_shoot+0xa>
     5ea:	f9 cf       	rjmp	.-14     	; 0x5de <shooter_shoot+0x10>
			i++;
			TCNT2 = 0;
		}
	}
	set_bit(PORTD,SOLINOID_PIN);
     5ec:	94 9a       	sbi	0x12, 4	; 18
     5ee:	08 95       	ret

000005f0 <SPI_init>:
#define SPI_MISO PB3
#define SPI_SCK PB1

int SPI_init(void) {
	//Set MOSI, SCK and SS as output pins
	DDRB |= (1<<SPI_MOSI) | (1<<SPI_SCK) | (1<<SPI_SS);
     5f0:	87 b3       	in	r24, 0x17	; 23
     5f2:	87 60       	ori	r24, 0x07	; 7
     5f4:	87 bb       	out	0x17, r24	; 23
	
	//Set MISO as input pin
	DDRB &= ~(1<<SPI_MISO);
     5f6:	bb 98       	cbi	0x17, 3	; 23
	
	//Enable SPI in master mode and set clock rate fosc/128
	SPCR = (1<<SPE) | (1<<MSTR) | (1<<SPR1) | (1<<SPR0);
     5f8:	83 e5       	ldi	r24, 0x53	; 83
     5fa:	8d b9       	out	0x0d, r24	; 13
	
	return 0;
}
     5fc:	80 e0       	ldi	r24, 0x00	; 0
     5fe:	90 e0       	ldi	r25, 0x00	; 0
     600:	08 95       	ret

00000602 <SPI_send>:

int SPI_send(char data) {
	//Start the transmission
	SPDR = data;
     602:	8f b9       	out	0x0f, r24	; 15
	
	//Wait for data to be transmitted (checks if the register is empty)
	while(!(SPSR & (1<<SPIF)));
     604:	77 9b       	sbis	0x0e, 7	; 14
     606:	fe cf       	rjmp	.-4      	; 0x604 <SPI_send+0x2>
	
	return 0;
}
     608:	80 e0       	ldi	r24, 0x00	; 0
     60a:	90 e0       	ldi	r25, 0x00	; 0
     60c:	08 95       	ret

0000060e <SPI_read>:

uint8_t SPI_read(void) {
	//Send dummy data to read from slave
	SPI_send(0);
     60e:	80 e0       	ldi	r24, 0x00	; 0
     610:	f8 df       	rcall	.-16     	; 0x602 <SPI_send>
	
	//Wait for data to be received
	while(!(SPSR & (1<<SPIF)));
     612:	77 9b       	sbis	0x0e, 7	; 14
     614:	fe cf       	rjmp	.-4      	; 0x612 <SPI_read+0x4>
	
	return SPDR;
     616:	8f b1       	in	r24, 0x0f	; 15
}
     618:	08 95       	ret

0000061a <SPI_select>:

void SPI_select(void) {
	//Set !SS to 0 to select the slave
	PORTB &= ~(1<<SPI_SS);
     61a:	c0 98       	cbi	0x18, 0	; 24
     61c:	08 95       	ret

0000061e <SPI_deselect>:
}

void SPI_deselect(void) {
	//Set !SS to 1 to deselect the slave
	PORTB |= (1<<SPI_SS);
     61e:	c0 9a       	sbi	0x18, 0	; 24
     620:	08 95       	ret

00000622 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     622:	8c e0       	ldi	r24, 0x0C	; 12
     624:	80 93 70 00 	sts	0x0070, r24
     628:	8f ef       	ldi	r24, 0xFF	; 255
     62a:	80 93 73 00 	sts	0x0073, r24
     62e:	84 e0       	ldi	r24, 0x04	; 4
     630:	80 93 74 00 	sts	0x0074, r24
     634:	08 95       	ret

00000636 <__vector_33>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
//#pragma vector=TWI_vect
ISR(TWI_vect)
{
     636:	1f 92       	push	r1
     638:	0f 92       	push	r0
     63a:	0f b6       	in	r0, 0x3f	; 63
     63c:	0f 92       	push	r0
     63e:	11 24       	eor	r1, r1
     640:	0b b6       	in	r0, 0x3b	; 59
     642:	0f 92       	push	r0
     644:	2f 93       	push	r18
     646:	3f 93       	push	r19
     648:	8f 93       	push	r24
     64a:	9f 93       	push	r25
     64c:	ef 93       	push	r30
     64e:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     650:	80 91 71 00 	lds	r24, 0x0071
     654:	88 32       	cpi	r24, 0x28	; 40
     656:	c1 f0       	breq	.+48     	; 0x688 <__vector_33+0x52>
     658:	40 f4       	brcc	.+16     	; 0x66a <__vector_33+0x34>
     65a:	80 31       	cpi	r24, 0x10	; 16
     65c:	99 f0       	breq	.+38     	; 0x684 <__vector_33+0x4e>
     65e:	88 31       	cpi	r24, 0x18	; 24
     660:	99 f0       	breq	.+38     	; 0x688 <__vector_33+0x52>
     662:	88 30       	cpi	r24, 0x08	; 8
     664:	09 f0       	breq	.+2      	; 0x668 <__vector_33+0x32>
     666:	60 c0       	rjmp	.+192    	; 0x728 <__vector_33+0xf2>
     668:	0d c0       	rjmp	.+26     	; 0x684 <__vector_33+0x4e>
     66a:	80 34       	cpi	r24, 0x40	; 64
     66c:	b1 f1       	breq	.+108    	; 0x6da <__vector_33+0xa4>
     66e:	20 f4       	brcc	.+8      	; 0x678 <__vector_33+0x42>
     670:	88 33       	cpi	r24, 0x38	; 56
     672:	09 f0       	breq	.+2      	; 0x676 <__vector_33+0x40>
     674:	59 c0       	rjmp	.+178    	; 0x728 <__vector_33+0xf2>
     676:	54 c0       	rjmp	.+168    	; 0x720 <__vector_33+0xea>
     678:	80 35       	cpi	r24, 0x50	; 80
     67a:	19 f1       	breq	.+70     	; 0x6c2 <__vector_33+0x8c>
     67c:	88 35       	cpi	r24, 0x58	; 88
     67e:	09 f0       	breq	.+2      	; 0x682 <__vector_33+0x4c>
     680:	53 c0       	rjmp	.+166    	; 0x728 <__vector_33+0xf2>
     682:	3d c0       	rjmp	.+122    	; 0x6fe <__vector_33+0xc8>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     684:	10 92 8c 02 	sts	0x028C, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     688:	80 91 8c 02 	lds	r24, 0x028C
     68c:	90 91 87 02 	lds	r25, 0x0287
     690:	89 17       	cp	r24, r25
     692:	70 f4       	brcc	.+28     	; 0x6b0 <__vector_33+0x7a>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     694:	e8 2f       	mov	r30, r24
     696:	f0 e0       	ldi	r31, 0x00	; 0
     698:	e8 57       	subi	r30, 0x78	; 120
     69a:	fd 4f       	sbci	r31, 0xFD	; 253
     69c:	90 81       	ld	r25, Z
     69e:	90 93 73 00 	sts	0x0073, r25
     6a2:	8f 5f       	subi	r24, 0xFF	; 255
     6a4:	80 93 8c 02 	sts	0x028C, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6a8:	85 e8       	ldi	r24, 0x85	; 133
     6aa:	80 93 74 00 	sts	0x0074, r24
     6ae:	43 c0       	rjmp	.+134    	; 0x736 <__vector_33+0x100>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     6b0:	80 91 86 02 	lds	r24, 0x0286
     6b4:	81 60       	ori	r24, 0x01	; 1
     6b6:	80 93 86 02 	sts	0x0286, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6ba:	84 e9       	ldi	r24, 0x94	; 148
     6bc:	80 93 74 00 	sts	0x0074, r24
     6c0:	3a c0       	rjmp	.+116    	; 0x736 <__vector_33+0x100>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     6c2:	80 91 8c 02 	lds	r24, 0x028C
     6c6:	90 91 73 00 	lds	r25, 0x0073
     6ca:	e8 2f       	mov	r30, r24
     6cc:	f0 e0       	ldi	r31, 0x00	; 0
     6ce:	e8 57       	subi	r30, 0x78	; 120
     6d0:	fd 4f       	sbci	r31, 0xFD	; 253
     6d2:	90 83       	st	Z, r25
     6d4:	8f 5f       	subi	r24, 0xFF	; 255
     6d6:	80 93 8c 02 	sts	0x028C, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     6da:	20 91 8c 02 	lds	r18, 0x028C
     6de:	30 e0       	ldi	r19, 0x00	; 0
     6e0:	80 91 87 02 	lds	r24, 0x0287
     6e4:	90 e0       	ldi	r25, 0x00	; 0
     6e6:	01 97       	sbiw	r24, 0x01	; 1
     6e8:	28 17       	cp	r18, r24
     6ea:	39 07       	cpc	r19, r25
     6ec:	24 f4       	brge	.+8      	; 0x6f6 <__vector_33+0xc0>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6ee:	85 ec       	ldi	r24, 0xC5	; 197
     6f0:	80 93 74 00 	sts	0x0074, r24
     6f4:	20 c0       	rjmp	.+64     	; 0x736 <__vector_33+0x100>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6f6:	85 e8       	ldi	r24, 0x85	; 133
     6f8:	80 93 74 00 	sts	0x0074, r24
     6fc:	1c c0       	rjmp	.+56     	; 0x736 <__vector_33+0x100>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     6fe:	80 91 73 00 	lds	r24, 0x0073
     702:	e0 91 8c 02 	lds	r30, 0x028C
     706:	f0 e0       	ldi	r31, 0x00	; 0
     708:	e8 57       	subi	r30, 0x78	; 120
     70a:	fd 4f       	sbci	r31, 0xFD	; 253
     70c:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     70e:	80 91 86 02 	lds	r24, 0x0286
     712:	81 60       	ori	r24, 0x01	; 1
     714:	80 93 86 02 	sts	0x0286, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     718:	84 e9       	ldi	r24, 0x94	; 148
     71a:	80 93 74 00 	sts	0x0074, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     71e:	0b c0       	rjmp	.+22     	; 0x736 <__vector_33+0x100>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     720:	85 ea       	ldi	r24, 0xA5	; 165
     722:	80 93 74 00 	sts	0x0074, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     726:	07 c0       	rjmp	.+14     	; 0x736 <__vector_33+0x100>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     728:	80 91 71 00 	lds	r24, 0x0071
     72c:	80 93 06 01 	sts	0x0106, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     730:	84 e0       	ldi	r24, 0x04	; 4
     732:	80 93 74 00 	sts	0x0074, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     736:	ff 91       	pop	r31
     738:	ef 91       	pop	r30
     73a:	9f 91       	pop	r25
     73c:	8f 91       	pop	r24
     73e:	3f 91       	pop	r19
     740:	2f 91       	pop	r18
     742:	0f 90       	pop	r0
     744:	0b be       	out	0x3b, r0	; 59
     746:	0f 90       	pop	r0
     748:	0f be       	out	0x3f, r0	; 63
     74a:	0f 90       	pop	r0
     74c:	1f 90       	pop	r1
     74e:	18 95       	reti

00000750 <UART_putchar>:
	return 0;
}

int UART_putchar(char c, FILE *f) {
	//Wait for empty transmit buffer
	while (!(UCSR1A & (1<<UDRE1)));
     750:	eb e9       	ldi	r30, 0x9B	; 155
     752:	f0 e0       	ldi	r31, 0x00	; 0
     754:	90 81       	ld	r25, Z
     756:	95 ff       	sbrs	r25, 5
     758:	fd cf       	rjmp	.-6      	; 0x754 <UART_putchar+0x4>
	
	//Put data into buffer
	UDR1 = c;
     75a:	80 93 9c 00 	sts	0x009C, r24

	return 0;
}
     75e:	80 e0       	ldi	r24, 0x00	; 0
     760:	90 e0       	ldi	r25, 0x00	; 0
     762:	08 95       	ret

00000764 <UART_recchar>:

unsigned char UART_recchar(void) {
	//Wait for data to be received
	while (!(UCSR1A & (1<<RXC1)));
     764:	eb e9       	ldi	r30, 0x9B	; 155
     766:	f0 e0       	ldi	r31, 0x00	; 0
     768:	80 81       	ld	r24, Z
     76a:	88 23       	and	r24, r24
     76c:	ec f7       	brge	.-6      	; 0x768 <UART_recchar+0x4>
	
	//Return data
	return UDR1;	
     76e:	80 91 9c 00 	lds	r24, 0x009C
}
     772:	08 95       	ret

00000774 <UART_init>:

FILE *uart;

int UART_init(unsigned int baudrate) {
	//Set UART1 baud rate
	UBRR1L = (unsigned char)(baudrate);
     774:	80 93 99 00 	sts	0x0099, r24
	UBRR1H = (unsigned char)(baudrate >> 8);
     778:	90 93 98 00 	sts	0x0098, r25
	
	//Enable TX1 and RX1
	UCSR1B |= (1<<RXEN1) | (1<<TXEN1);
     77c:	ea e9       	ldi	r30, 0x9A	; 154
     77e:	f0 e0       	ldi	r31, 0x00	; 0
     780:	80 81       	ld	r24, Z
     782:	88 61       	ori	r24, 0x18	; 24
     784:	80 83       	st	Z, r24
	
	//Set frame format: 8data, 2stop bit
	UCSR1C |= (1<<USBS1)| (3<<UCSZ10);
     786:	ed e9       	ldi	r30, 0x9D	; 157
     788:	f0 e0       	ldi	r31, 0x00	; 0
     78a:	80 81       	ld	r24, Z
     78c:	8e 60       	ori	r24, 0x0E	; 14
     78e:	80 83       	st	Z, r24
	
	//Connect printf
	uart = fdevopen(&UART_putchar, &UART_recchar);
     790:	62 eb       	ldi	r22, 0xB2	; 178
     792:	73 e0       	ldi	r23, 0x03	; 3
     794:	88 ea       	ldi	r24, 0xA8	; 168
     796:	93 e0       	ldi	r25, 0x03	; 3
     798:	d7 d2       	rcall	.+1454   	; 0xd48 <fdevopen>
     79a:	90 93 8e 02 	sts	0x028E, r25
     79e:	80 93 8d 02 	sts	0x028D, r24

	return 0;
}
     7a2:	80 e0       	ldi	r24, 0x00	; 0
     7a4:	90 e0       	ldi	r25, 0x00	; 0
     7a6:	08 95       	ret

000007a8 <UART_print>:
	
	//Return data
	return UDR1;	
}

int UART_print(char * str){
     7a8:	cf 93       	push	r28
     7aa:	df 93       	push	r29
     7ac:	ec 01       	movw	r28, r24
	int i = 0;
	while (str[i] != 0x00){
     7ae:	88 81       	ld	r24, Y
     7b0:	88 23       	and	r24, r24
     7b2:	49 f0       	breq	.+18     	; 0x7c6 <UART_print+0x1e>
	
	//Return data
	return UDR1;	
}

int UART_print(char * str){
     7b4:	21 96       	adiw	r28, 0x01	; 1
	int i = 0;
	while (str[i] != 0x00){
		UART_putchar(str[i],uart);
     7b6:	60 91 8d 02 	lds	r22, 0x028D
     7ba:	70 91 8e 02 	lds	r23, 0x028E
     7be:	c8 df       	rcall	.-112    	; 0x750 <UART_putchar>
	return UDR1;	
}

int UART_print(char * str){
	int i = 0;
	while (str[i] != 0x00){
     7c0:	89 91       	ld	r24, Y+
     7c2:	81 11       	cpse	r24, r1
     7c4:	f8 cf       	rjmp	.-16     	; 0x7b6 <UART_print+0xe>
		UART_putchar(str[i],uart);
		i++;
	}
	return 0;
}
     7c6:	80 e0       	ldi	r24, 0x00	; 0
     7c8:	90 e0       	ldi	r25, 0x00	; 0
     7ca:	df 91       	pop	r29
     7cc:	cf 91       	pop	r28
     7ce:	08 95       	ret

000007d0 <__subsf3>:
     7d0:	50 58       	subi	r21, 0x80	; 128

000007d2 <__addsf3>:
     7d2:	bb 27       	eor	r27, r27
     7d4:	aa 27       	eor	r26, r26
     7d6:	0e d0       	rcall	.+28     	; 0x7f4 <__addsf3x>
     7d8:	e0 c0       	rjmp	.+448    	; 0x99a <__fp_round>
     7da:	d1 d0       	rcall	.+418    	; 0x97e <__fp_pscA>
     7dc:	30 f0       	brcs	.+12     	; 0x7ea <__addsf3+0x18>
     7de:	d6 d0       	rcall	.+428    	; 0x98c <__fp_pscB>
     7e0:	20 f0       	brcs	.+8      	; 0x7ea <__addsf3+0x18>
     7e2:	31 f4       	brne	.+12     	; 0x7f0 <__addsf3+0x1e>
     7e4:	9f 3f       	cpi	r25, 0xFF	; 255
     7e6:	11 f4       	brne	.+4      	; 0x7ec <__addsf3+0x1a>
     7e8:	1e f4       	brtc	.+6      	; 0x7f0 <__addsf3+0x1e>
     7ea:	c6 c0       	rjmp	.+396    	; 0x978 <__fp_nan>
     7ec:	0e f4       	brtc	.+2      	; 0x7f0 <__addsf3+0x1e>
     7ee:	e0 95       	com	r30
     7f0:	e7 fb       	bst	r30, 7
     7f2:	bc c0       	rjmp	.+376    	; 0x96c <__fp_inf>

000007f4 <__addsf3x>:
     7f4:	e9 2f       	mov	r30, r25
     7f6:	e2 d0       	rcall	.+452    	; 0x9bc <__fp_split3>
     7f8:	80 f3       	brcs	.-32     	; 0x7da <__addsf3+0x8>
     7fa:	ba 17       	cp	r27, r26
     7fc:	62 07       	cpc	r22, r18
     7fe:	73 07       	cpc	r23, r19
     800:	84 07       	cpc	r24, r20
     802:	95 07       	cpc	r25, r21
     804:	18 f0       	brcs	.+6      	; 0x80c <__addsf3x+0x18>
     806:	71 f4       	brne	.+28     	; 0x824 <__addsf3x+0x30>
     808:	9e f5       	brtc	.+102    	; 0x870 <__addsf3x+0x7c>
     80a:	fa c0       	rjmp	.+500    	; 0xa00 <__fp_zero>
     80c:	0e f4       	brtc	.+2      	; 0x810 <__addsf3x+0x1c>
     80e:	e0 95       	com	r30
     810:	0b 2e       	mov	r0, r27
     812:	ba 2f       	mov	r27, r26
     814:	a0 2d       	mov	r26, r0
     816:	0b 01       	movw	r0, r22
     818:	b9 01       	movw	r22, r18
     81a:	90 01       	movw	r18, r0
     81c:	0c 01       	movw	r0, r24
     81e:	ca 01       	movw	r24, r20
     820:	a0 01       	movw	r20, r0
     822:	11 24       	eor	r1, r1
     824:	ff 27       	eor	r31, r31
     826:	59 1b       	sub	r21, r25
     828:	99 f0       	breq	.+38     	; 0x850 <__addsf3x+0x5c>
     82a:	59 3f       	cpi	r21, 0xF9	; 249
     82c:	50 f4       	brcc	.+20     	; 0x842 <__addsf3x+0x4e>
     82e:	50 3e       	cpi	r21, 0xE0	; 224
     830:	68 f1       	brcs	.+90     	; 0x88c <__addsf3x+0x98>
     832:	1a 16       	cp	r1, r26
     834:	f0 40       	sbci	r31, 0x00	; 0
     836:	a2 2f       	mov	r26, r18
     838:	23 2f       	mov	r18, r19
     83a:	34 2f       	mov	r19, r20
     83c:	44 27       	eor	r20, r20
     83e:	58 5f       	subi	r21, 0xF8	; 248
     840:	f3 cf       	rjmp	.-26     	; 0x828 <__addsf3x+0x34>
     842:	46 95       	lsr	r20
     844:	37 95       	ror	r19
     846:	27 95       	ror	r18
     848:	a7 95       	ror	r26
     84a:	f0 40       	sbci	r31, 0x00	; 0
     84c:	53 95       	inc	r21
     84e:	c9 f7       	brne	.-14     	; 0x842 <__addsf3x+0x4e>
     850:	7e f4       	brtc	.+30     	; 0x870 <__addsf3x+0x7c>
     852:	1f 16       	cp	r1, r31
     854:	ba 0b       	sbc	r27, r26
     856:	62 0b       	sbc	r22, r18
     858:	73 0b       	sbc	r23, r19
     85a:	84 0b       	sbc	r24, r20
     85c:	ba f0       	brmi	.+46     	; 0x88c <__addsf3x+0x98>
     85e:	91 50       	subi	r25, 0x01	; 1
     860:	a1 f0       	breq	.+40     	; 0x88a <__addsf3x+0x96>
     862:	ff 0f       	add	r31, r31
     864:	bb 1f       	adc	r27, r27
     866:	66 1f       	adc	r22, r22
     868:	77 1f       	adc	r23, r23
     86a:	88 1f       	adc	r24, r24
     86c:	c2 f7       	brpl	.-16     	; 0x85e <__addsf3x+0x6a>
     86e:	0e c0       	rjmp	.+28     	; 0x88c <__addsf3x+0x98>
     870:	ba 0f       	add	r27, r26
     872:	62 1f       	adc	r22, r18
     874:	73 1f       	adc	r23, r19
     876:	84 1f       	adc	r24, r20
     878:	48 f4       	brcc	.+18     	; 0x88c <__addsf3x+0x98>
     87a:	87 95       	ror	r24
     87c:	77 95       	ror	r23
     87e:	67 95       	ror	r22
     880:	b7 95       	ror	r27
     882:	f7 95       	ror	r31
     884:	9e 3f       	cpi	r25, 0xFE	; 254
     886:	08 f0       	brcs	.+2      	; 0x88a <__addsf3x+0x96>
     888:	b3 cf       	rjmp	.-154    	; 0x7f0 <__addsf3+0x1e>
     88a:	93 95       	inc	r25
     88c:	88 0f       	add	r24, r24
     88e:	08 f0       	brcs	.+2      	; 0x892 <__addsf3x+0x9e>
     890:	99 27       	eor	r25, r25
     892:	ee 0f       	add	r30, r30
     894:	97 95       	ror	r25
     896:	87 95       	ror	r24
     898:	08 95       	ret

0000089a <__fixunssfsi>:
     89a:	98 d0       	rcall	.+304    	; 0x9cc <__fp_splitA>
     89c:	88 f0       	brcs	.+34     	; 0x8c0 <__fixunssfsi+0x26>
     89e:	9f 57       	subi	r25, 0x7F	; 127
     8a0:	90 f0       	brcs	.+36     	; 0x8c6 <__fixunssfsi+0x2c>
     8a2:	b9 2f       	mov	r27, r25
     8a4:	99 27       	eor	r25, r25
     8a6:	b7 51       	subi	r27, 0x17	; 23
     8a8:	a0 f0       	brcs	.+40     	; 0x8d2 <__fixunssfsi+0x38>
     8aa:	d1 f0       	breq	.+52     	; 0x8e0 <__fixunssfsi+0x46>
     8ac:	66 0f       	add	r22, r22
     8ae:	77 1f       	adc	r23, r23
     8b0:	88 1f       	adc	r24, r24
     8b2:	99 1f       	adc	r25, r25
     8b4:	1a f0       	brmi	.+6      	; 0x8bc <__fixunssfsi+0x22>
     8b6:	ba 95       	dec	r27
     8b8:	c9 f7       	brne	.-14     	; 0x8ac <__fixunssfsi+0x12>
     8ba:	12 c0       	rjmp	.+36     	; 0x8e0 <__fixunssfsi+0x46>
     8bc:	b1 30       	cpi	r27, 0x01	; 1
     8be:	81 f0       	breq	.+32     	; 0x8e0 <__fixunssfsi+0x46>
     8c0:	9f d0       	rcall	.+318    	; 0xa00 <__fp_zero>
     8c2:	b1 e0       	ldi	r27, 0x01	; 1
     8c4:	08 95       	ret
     8c6:	9c c0       	rjmp	.+312    	; 0xa00 <__fp_zero>
     8c8:	67 2f       	mov	r22, r23
     8ca:	78 2f       	mov	r23, r24
     8cc:	88 27       	eor	r24, r24
     8ce:	b8 5f       	subi	r27, 0xF8	; 248
     8d0:	39 f0       	breq	.+14     	; 0x8e0 <__fixunssfsi+0x46>
     8d2:	b9 3f       	cpi	r27, 0xF9	; 249
     8d4:	cc f3       	brlt	.-14     	; 0x8c8 <__fixunssfsi+0x2e>
     8d6:	86 95       	lsr	r24
     8d8:	77 95       	ror	r23
     8da:	67 95       	ror	r22
     8dc:	b3 95       	inc	r27
     8de:	d9 f7       	brne	.-10     	; 0x8d6 <__fixunssfsi+0x3c>
     8e0:	3e f4       	brtc	.+14     	; 0x8f0 <__fixunssfsi+0x56>
     8e2:	90 95       	com	r25
     8e4:	80 95       	com	r24
     8e6:	70 95       	com	r23
     8e8:	61 95       	neg	r22
     8ea:	7f 4f       	sbci	r23, 0xFF	; 255
     8ec:	8f 4f       	sbci	r24, 0xFF	; 255
     8ee:	9f 4f       	sbci	r25, 0xFF	; 255
     8f0:	08 95       	ret

000008f2 <__floatunsisf>:
     8f2:	e8 94       	clt
     8f4:	09 c0       	rjmp	.+18     	; 0x908 <__floatsisf+0x12>

000008f6 <__floatsisf>:
     8f6:	97 fb       	bst	r25, 7
     8f8:	3e f4       	brtc	.+14     	; 0x908 <__floatsisf+0x12>
     8fa:	90 95       	com	r25
     8fc:	80 95       	com	r24
     8fe:	70 95       	com	r23
     900:	61 95       	neg	r22
     902:	7f 4f       	sbci	r23, 0xFF	; 255
     904:	8f 4f       	sbci	r24, 0xFF	; 255
     906:	9f 4f       	sbci	r25, 0xFF	; 255
     908:	99 23       	and	r25, r25
     90a:	a9 f0       	breq	.+42     	; 0x936 <__floatsisf+0x40>
     90c:	f9 2f       	mov	r31, r25
     90e:	96 e9       	ldi	r25, 0x96	; 150
     910:	bb 27       	eor	r27, r27
     912:	93 95       	inc	r25
     914:	f6 95       	lsr	r31
     916:	87 95       	ror	r24
     918:	77 95       	ror	r23
     91a:	67 95       	ror	r22
     91c:	b7 95       	ror	r27
     91e:	f1 11       	cpse	r31, r1
     920:	f8 cf       	rjmp	.-16     	; 0x912 <__floatsisf+0x1c>
     922:	fa f4       	brpl	.+62     	; 0x962 <__floatsisf+0x6c>
     924:	bb 0f       	add	r27, r27
     926:	11 f4       	brne	.+4      	; 0x92c <__floatsisf+0x36>
     928:	60 ff       	sbrs	r22, 0
     92a:	1b c0       	rjmp	.+54     	; 0x962 <__floatsisf+0x6c>
     92c:	6f 5f       	subi	r22, 0xFF	; 255
     92e:	7f 4f       	sbci	r23, 0xFF	; 255
     930:	8f 4f       	sbci	r24, 0xFF	; 255
     932:	9f 4f       	sbci	r25, 0xFF	; 255
     934:	16 c0       	rjmp	.+44     	; 0x962 <__floatsisf+0x6c>
     936:	88 23       	and	r24, r24
     938:	11 f0       	breq	.+4      	; 0x93e <__floatsisf+0x48>
     93a:	96 e9       	ldi	r25, 0x96	; 150
     93c:	11 c0       	rjmp	.+34     	; 0x960 <__floatsisf+0x6a>
     93e:	77 23       	and	r23, r23
     940:	21 f0       	breq	.+8      	; 0x94a <__floatsisf+0x54>
     942:	9e e8       	ldi	r25, 0x8E	; 142
     944:	87 2f       	mov	r24, r23
     946:	76 2f       	mov	r23, r22
     948:	05 c0       	rjmp	.+10     	; 0x954 <__floatsisf+0x5e>
     94a:	66 23       	and	r22, r22
     94c:	71 f0       	breq	.+28     	; 0x96a <__floatsisf+0x74>
     94e:	96 e8       	ldi	r25, 0x86	; 134
     950:	86 2f       	mov	r24, r22
     952:	70 e0       	ldi	r23, 0x00	; 0
     954:	60 e0       	ldi	r22, 0x00	; 0
     956:	2a f0       	brmi	.+10     	; 0x962 <__floatsisf+0x6c>
     958:	9a 95       	dec	r25
     95a:	66 0f       	add	r22, r22
     95c:	77 1f       	adc	r23, r23
     95e:	88 1f       	adc	r24, r24
     960:	da f7       	brpl	.-10     	; 0x958 <__floatsisf+0x62>
     962:	88 0f       	add	r24, r24
     964:	96 95       	lsr	r25
     966:	87 95       	ror	r24
     968:	97 f9       	bld	r25, 7
     96a:	08 95       	ret

0000096c <__fp_inf>:
     96c:	97 f9       	bld	r25, 7
     96e:	9f 67       	ori	r25, 0x7F	; 127
     970:	80 e8       	ldi	r24, 0x80	; 128
     972:	70 e0       	ldi	r23, 0x00	; 0
     974:	60 e0       	ldi	r22, 0x00	; 0
     976:	08 95       	ret

00000978 <__fp_nan>:
     978:	9f ef       	ldi	r25, 0xFF	; 255
     97a:	80 ec       	ldi	r24, 0xC0	; 192
     97c:	08 95       	ret

0000097e <__fp_pscA>:
     97e:	00 24       	eor	r0, r0
     980:	0a 94       	dec	r0
     982:	16 16       	cp	r1, r22
     984:	17 06       	cpc	r1, r23
     986:	18 06       	cpc	r1, r24
     988:	09 06       	cpc	r0, r25
     98a:	08 95       	ret

0000098c <__fp_pscB>:
     98c:	00 24       	eor	r0, r0
     98e:	0a 94       	dec	r0
     990:	12 16       	cp	r1, r18
     992:	13 06       	cpc	r1, r19
     994:	14 06       	cpc	r1, r20
     996:	05 06       	cpc	r0, r21
     998:	08 95       	ret

0000099a <__fp_round>:
     99a:	09 2e       	mov	r0, r25
     99c:	03 94       	inc	r0
     99e:	00 0c       	add	r0, r0
     9a0:	11 f4       	brne	.+4      	; 0x9a6 <__fp_round+0xc>
     9a2:	88 23       	and	r24, r24
     9a4:	52 f0       	brmi	.+20     	; 0x9ba <__fp_round+0x20>
     9a6:	bb 0f       	add	r27, r27
     9a8:	40 f4       	brcc	.+16     	; 0x9ba <__fp_round+0x20>
     9aa:	bf 2b       	or	r27, r31
     9ac:	11 f4       	brne	.+4      	; 0x9b2 <__fp_round+0x18>
     9ae:	60 ff       	sbrs	r22, 0
     9b0:	04 c0       	rjmp	.+8      	; 0x9ba <__fp_round+0x20>
     9b2:	6f 5f       	subi	r22, 0xFF	; 255
     9b4:	7f 4f       	sbci	r23, 0xFF	; 255
     9b6:	8f 4f       	sbci	r24, 0xFF	; 255
     9b8:	9f 4f       	sbci	r25, 0xFF	; 255
     9ba:	08 95       	ret

000009bc <__fp_split3>:
     9bc:	57 fd       	sbrc	r21, 7
     9be:	90 58       	subi	r25, 0x80	; 128
     9c0:	44 0f       	add	r20, r20
     9c2:	55 1f       	adc	r21, r21
     9c4:	59 f0       	breq	.+22     	; 0x9dc <__fp_splitA+0x10>
     9c6:	5f 3f       	cpi	r21, 0xFF	; 255
     9c8:	71 f0       	breq	.+28     	; 0x9e6 <__fp_splitA+0x1a>
     9ca:	47 95       	ror	r20

000009cc <__fp_splitA>:
     9cc:	88 0f       	add	r24, r24
     9ce:	97 fb       	bst	r25, 7
     9d0:	99 1f       	adc	r25, r25
     9d2:	61 f0       	breq	.+24     	; 0x9ec <__fp_splitA+0x20>
     9d4:	9f 3f       	cpi	r25, 0xFF	; 255
     9d6:	79 f0       	breq	.+30     	; 0x9f6 <__fp_splitA+0x2a>
     9d8:	87 95       	ror	r24
     9da:	08 95       	ret
     9dc:	12 16       	cp	r1, r18
     9de:	13 06       	cpc	r1, r19
     9e0:	14 06       	cpc	r1, r20
     9e2:	55 1f       	adc	r21, r21
     9e4:	f2 cf       	rjmp	.-28     	; 0x9ca <__fp_split3+0xe>
     9e6:	46 95       	lsr	r20
     9e8:	f1 df       	rcall	.-30     	; 0x9cc <__fp_splitA>
     9ea:	08 c0       	rjmp	.+16     	; 0x9fc <__fp_splitA+0x30>
     9ec:	16 16       	cp	r1, r22
     9ee:	17 06       	cpc	r1, r23
     9f0:	18 06       	cpc	r1, r24
     9f2:	99 1f       	adc	r25, r25
     9f4:	f1 cf       	rjmp	.-30     	; 0x9d8 <__fp_splitA+0xc>
     9f6:	86 95       	lsr	r24
     9f8:	71 05       	cpc	r23, r1
     9fa:	61 05       	cpc	r22, r1
     9fc:	08 94       	sec
     9fe:	08 95       	ret

00000a00 <__fp_zero>:
     a00:	e8 94       	clt

00000a02 <__fp_szero>:
     a02:	bb 27       	eor	r27, r27
     a04:	66 27       	eor	r22, r22
     a06:	77 27       	eor	r23, r23
     a08:	cb 01       	movw	r24, r22
     a0a:	97 f9       	bld	r25, 7
     a0c:	08 95       	ret

00000a0e <__mulsf3>:
     a0e:	0b d0       	rcall	.+22     	; 0xa26 <__mulsf3x>
     a10:	c4 cf       	rjmp	.-120    	; 0x99a <__fp_round>
     a12:	b5 df       	rcall	.-150    	; 0x97e <__fp_pscA>
     a14:	28 f0       	brcs	.+10     	; 0xa20 <__mulsf3+0x12>
     a16:	ba df       	rcall	.-140    	; 0x98c <__fp_pscB>
     a18:	18 f0       	brcs	.+6      	; 0xa20 <__mulsf3+0x12>
     a1a:	95 23       	and	r25, r21
     a1c:	09 f0       	breq	.+2      	; 0xa20 <__mulsf3+0x12>
     a1e:	a6 cf       	rjmp	.-180    	; 0x96c <__fp_inf>
     a20:	ab cf       	rjmp	.-170    	; 0x978 <__fp_nan>
     a22:	11 24       	eor	r1, r1
     a24:	ee cf       	rjmp	.-36     	; 0xa02 <__fp_szero>

00000a26 <__mulsf3x>:
     a26:	ca df       	rcall	.-108    	; 0x9bc <__fp_split3>
     a28:	a0 f3       	brcs	.-24     	; 0xa12 <__mulsf3+0x4>

00000a2a <__mulsf3_pse>:
     a2a:	95 9f       	mul	r25, r21
     a2c:	d1 f3       	breq	.-12     	; 0xa22 <__mulsf3+0x14>
     a2e:	95 0f       	add	r25, r21
     a30:	50 e0       	ldi	r21, 0x00	; 0
     a32:	55 1f       	adc	r21, r21
     a34:	62 9f       	mul	r22, r18
     a36:	f0 01       	movw	r30, r0
     a38:	72 9f       	mul	r23, r18
     a3a:	bb 27       	eor	r27, r27
     a3c:	f0 0d       	add	r31, r0
     a3e:	b1 1d       	adc	r27, r1
     a40:	63 9f       	mul	r22, r19
     a42:	aa 27       	eor	r26, r26
     a44:	f0 0d       	add	r31, r0
     a46:	b1 1d       	adc	r27, r1
     a48:	aa 1f       	adc	r26, r26
     a4a:	64 9f       	mul	r22, r20
     a4c:	66 27       	eor	r22, r22
     a4e:	b0 0d       	add	r27, r0
     a50:	a1 1d       	adc	r26, r1
     a52:	66 1f       	adc	r22, r22
     a54:	82 9f       	mul	r24, r18
     a56:	22 27       	eor	r18, r18
     a58:	b0 0d       	add	r27, r0
     a5a:	a1 1d       	adc	r26, r1
     a5c:	62 1f       	adc	r22, r18
     a5e:	73 9f       	mul	r23, r19
     a60:	b0 0d       	add	r27, r0
     a62:	a1 1d       	adc	r26, r1
     a64:	62 1f       	adc	r22, r18
     a66:	83 9f       	mul	r24, r19
     a68:	a0 0d       	add	r26, r0
     a6a:	61 1d       	adc	r22, r1
     a6c:	22 1f       	adc	r18, r18
     a6e:	74 9f       	mul	r23, r20
     a70:	33 27       	eor	r19, r19
     a72:	a0 0d       	add	r26, r0
     a74:	61 1d       	adc	r22, r1
     a76:	23 1f       	adc	r18, r19
     a78:	84 9f       	mul	r24, r20
     a7a:	60 0d       	add	r22, r0
     a7c:	21 1d       	adc	r18, r1
     a7e:	82 2f       	mov	r24, r18
     a80:	76 2f       	mov	r23, r22
     a82:	6a 2f       	mov	r22, r26
     a84:	11 24       	eor	r1, r1
     a86:	9f 57       	subi	r25, 0x7F	; 127
     a88:	50 40       	sbci	r21, 0x00	; 0
     a8a:	8a f0       	brmi	.+34     	; 0xaae <__mulsf3_pse+0x84>
     a8c:	e1 f0       	breq	.+56     	; 0xac6 <__mulsf3_pse+0x9c>
     a8e:	88 23       	and	r24, r24
     a90:	4a f0       	brmi	.+18     	; 0xaa4 <__mulsf3_pse+0x7a>
     a92:	ee 0f       	add	r30, r30
     a94:	ff 1f       	adc	r31, r31
     a96:	bb 1f       	adc	r27, r27
     a98:	66 1f       	adc	r22, r22
     a9a:	77 1f       	adc	r23, r23
     a9c:	88 1f       	adc	r24, r24
     a9e:	91 50       	subi	r25, 0x01	; 1
     aa0:	50 40       	sbci	r21, 0x00	; 0
     aa2:	a9 f7       	brne	.-22     	; 0xa8e <__mulsf3_pse+0x64>
     aa4:	9e 3f       	cpi	r25, 0xFE	; 254
     aa6:	51 05       	cpc	r21, r1
     aa8:	70 f0       	brcs	.+28     	; 0xac6 <__mulsf3_pse+0x9c>
     aaa:	60 cf       	rjmp	.-320    	; 0x96c <__fp_inf>
     aac:	aa cf       	rjmp	.-172    	; 0xa02 <__fp_szero>
     aae:	5f 3f       	cpi	r21, 0xFF	; 255
     ab0:	ec f3       	brlt	.-6      	; 0xaac <__mulsf3_pse+0x82>
     ab2:	98 3e       	cpi	r25, 0xE8	; 232
     ab4:	dc f3       	brlt	.-10     	; 0xaac <__mulsf3_pse+0x82>
     ab6:	86 95       	lsr	r24
     ab8:	77 95       	ror	r23
     aba:	67 95       	ror	r22
     abc:	b7 95       	ror	r27
     abe:	f7 95       	ror	r31
     ac0:	e7 95       	ror	r30
     ac2:	9f 5f       	subi	r25, 0xFF	; 255
     ac4:	c1 f7       	brne	.-16     	; 0xab6 <__mulsf3_pse+0x8c>
     ac6:	fe 2b       	or	r31, r30
     ac8:	88 0f       	add	r24, r24
     aca:	91 1d       	adc	r25, r1
     acc:	96 95       	lsr	r25
     ace:	87 95       	ror	r24
     ad0:	97 f9       	bld	r25, 7
     ad2:	08 95       	ret

00000ad4 <malloc>:
     ad4:	0f 93       	push	r16
     ad6:	1f 93       	push	r17
     ad8:	cf 93       	push	r28
     ada:	df 93       	push	r29
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	91 05       	cpc	r25, r1
     ae0:	10 f4       	brcc	.+4      	; 0xae6 <malloc+0x12>
     ae2:	82 e0       	ldi	r24, 0x02	; 2
     ae4:	90 e0       	ldi	r25, 0x00	; 0
     ae6:	e0 91 91 02 	lds	r30, 0x0291
     aea:	f0 91 92 02 	lds	r31, 0x0292
     aee:	20 e0       	ldi	r18, 0x00	; 0
     af0:	30 e0       	ldi	r19, 0x00	; 0
     af2:	c0 e0       	ldi	r28, 0x00	; 0
     af4:	d0 e0       	ldi	r29, 0x00	; 0
     af6:	23 c0       	rjmp	.+70     	; 0xb3e <malloc+0x6a>
     af8:	40 81       	ld	r20, Z
     afa:	51 81       	ldd	r21, Z+1	; 0x01
     afc:	48 17       	cp	r20, r24
     afe:	59 07       	cpc	r21, r25
     b00:	a8 f0       	brcs	.+42     	; 0xb2c <malloc+0x58>
     b02:	48 17       	cp	r20, r24
     b04:	59 07       	cpc	r21, r25
     b06:	61 f4       	brne	.+24     	; 0xb20 <malloc+0x4c>
     b08:	82 81       	ldd	r24, Z+2	; 0x02
     b0a:	93 81       	ldd	r25, Z+3	; 0x03
     b0c:	20 97       	sbiw	r28, 0x00	; 0
     b0e:	19 f0       	breq	.+6      	; 0xb16 <malloc+0x42>
     b10:	9b 83       	std	Y+3, r25	; 0x03
     b12:	8a 83       	std	Y+2, r24	; 0x02
     b14:	2e c0       	rjmp	.+92     	; 0xb72 <malloc+0x9e>
     b16:	90 93 92 02 	sts	0x0292, r25
     b1a:	80 93 91 02 	sts	0x0291, r24
     b1e:	29 c0       	rjmp	.+82     	; 0xb72 <malloc+0x9e>
     b20:	21 15       	cp	r18, r1
     b22:	31 05       	cpc	r19, r1
     b24:	29 f0       	breq	.+10     	; 0xb30 <malloc+0x5c>
     b26:	42 17       	cp	r20, r18
     b28:	53 07       	cpc	r21, r19
     b2a:	10 f0       	brcs	.+4      	; 0xb30 <malloc+0x5c>
     b2c:	a9 01       	movw	r20, r18
     b2e:	02 c0       	rjmp	.+4      	; 0xb34 <malloc+0x60>
     b30:	be 01       	movw	r22, r28
     b32:	df 01       	movw	r26, r30
     b34:	02 81       	ldd	r16, Z+2	; 0x02
     b36:	13 81       	ldd	r17, Z+3	; 0x03
     b38:	ef 01       	movw	r28, r30
     b3a:	9a 01       	movw	r18, r20
     b3c:	f8 01       	movw	r30, r16
     b3e:	30 97       	sbiw	r30, 0x00	; 0
     b40:	d9 f6       	brne	.-74     	; 0xaf8 <malloc+0x24>
     b42:	21 15       	cp	r18, r1
     b44:	31 05       	cpc	r19, r1
     b46:	09 f1       	breq	.+66     	; 0xb8a <malloc+0xb6>
     b48:	28 1b       	sub	r18, r24
     b4a:	39 0b       	sbc	r19, r25
     b4c:	24 30       	cpi	r18, 0x04	; 4
     b4e:	31 05       	cpc	r19, r1
     b50:	90 f4       	brcc	.+36     	; 0xb76 <malloc+0xa2>
     b52:	12 96       	adiw	r26, 0x02	; 2
     b54:	8d 91       	ld	r24, X+
     b56:	9c 91       	ld	r25, X
     b58:	13 97       	sbiw	r26, 0x03	; 3
     b5a:	61 15       	cp	r22, r1
     b5c:	71 05       	cpc	r23, r1
     b5e:	21 f0       	breq	.+8      	; 0xb68 <malloc+0x94>
     b60:	fb 01       	movw	r30, r22
     b62:	93 83       	std	Z+3, r25	; 0x03
     b64:	82 83       	std	Z+2, r24	; 0x02
     b66:	04 c0       	rjmp	.+8      	; 0xb70 <malloc+0x9c>
     b68:	90 93 92 02 	sts	0x0292, r25
     b6c:	80 93 91 02 	sts	0x0291, r24
     b70:	fd 01       	movw	r30, r26
     b72:	32 96       	adiw	r30, 0x02	; 2
     b74:	44 c0       	rjmp	.+136    	; 0xbfe <malloc+0x12a>
     b76:	fd 01       	movw	r30, r26
     b78:	e2 0f       	add	r30, r18
     b7a:	f3 1f       	adc	r31, r19
     b7c:	81 93       	st	Z+, r24
     b7e:	91 93       	st	Z+, r25
     b80:	22 50       	subi	r18, 0x02	; 2
     b82:	31 09       	sbc	r19, r1
     b84:	2d 93       	st	X+, r18
     b86:	3c 93       	st	X, r19
     b88:	3a c0       	rjmp	.+116    	; 0xbfe <malloc+0x12a>
     b8a:	20 91 8f 02 	lds	r18, 0x028F
     b8e:	30 91 90 02 	lds	r19, 0x0290
     b92:	23 2b       	or	r18, r19
     b94:	41 f4       	brne	.+16     	; 0xba6 <malloc+0xd2>
     b96:	20 91 02 01 	lds	r18, 0x0102
     b9a:	30 91 03 01 	lds	r19, 0x0103
     b9e:	30 93 90 02 	sts	0x0290, r19
     ba2:	20 93 8f 02 	sts	0x028F, r18
     ba6:	20 91 00 01 	lds	r18, 0x0100
     baa:	30 91 01 01 	lds	r19, 0x0101
     bae:	21 15       	cp	r18, r1
     bb0:	31 05       	cpc	r19, r1
     bb2:	41 f4       	brne	.+16     	; 0xbc4 <malloc+0xf0>
     bb4:	2d b7       	in	r18, 0x3d	; 61
     bb6:	3e b7       	in	r19, 0x3e	; 62
     bb8:	40 91 04 01 	lds	r20, 0x0104
     bbc:	50 91 05 01 	lds	r21, 0x0105
     bc0:	24 1b       	sub	r18, r20
     bc2:	35 0b       	sbc	r19, r21
     bc4:	e0 91 8f 02 	lds	r30, 0x028F
     bc8:	f0 91 90 02 	lds	r31, 0x0290
     bcc:	e2 17       	cp	r30, r18
     bce:	f3 07       	cpc	r31, r19
     bd0:	a0 f4       	brcc	.+40     	; 0xbfa <malloc+0x126>
     bd2:	2e 1b       	sub	r18, r30
     bd4:	3f 0b       	sbc	r19, r31
     bd6:	28 17       	cp	r18, r24
     bd8:	39 07       	cpc	r19, r25
     bda:	78 f0       	brcs	.+30     	; 0xbfa <malloc+0x126>
     bdc:	ac 01       	movw	r20, r24
     bde:	4e 5f       	subi	r20, 0xFE	; 254
     be0:	5f 4f       	sbci	r21, 0xFF	; 255
     be2:	24 17       	cp	r18, r20
     be4:	35 07       	cpc	r19, r21
     be6:	48 f0       	brcs	.+18     	; 0xbfa <malloc+0x126>
     be8:	4e 0f       	add	r20, r30
     bea:	5f 1f       	adc	r21, r31
     bec:	50 93 90 02 	sts	0x0290, r21
     bf0:	40 93 8f 02 	sts	0x028F, r20
     bf4:	81 93       	st	Z+, r24
     bf6:	91 93       	st	Z+, r25
     bf8:	02 c0       	rjmp	.+4      	; 0xbfe <malloc+0x12a>
     bfa:	e0 e0       	ldi	r30, 0x00	; 0
     bfc:	f0 e0       	ldi	r31, 0x00	; 0
     bfe:	cf 01       	movw	r24, r30
     c00:	df 91       	pop	r29
     c02:	cf 91       	pop	r28
     c04:	1f 91       	pop	r17
     c06:	0f 91       	pop	r16
     c08:	08 95       	ret

00000c0a <free>:
     c0a:	ef 92       	push	r14
     c0c:	ff 92       	push	r15
     c0e:	0f 93       	push	r16
     c10:	1f 93       	push	r17
     c12:	cf 93       	push	r28
     c14:	df 93       	push	r29
     c16:	00 97       	sbiw	r24, 0x00	; 0
     c18:	09 f4       	brne	.+2      	; 0xc1c <free+0x12>
     c1a:	8f c0       	rjmp	.+286    	; 0xd3a <free+0x130>
     c1c:	dc 01       	movw	r26, r24
     c1e:	12 97       	sbiw	r26, 0x02	; 2
     c20:	13 96       	adiw	r26, 0x03	; 3
     c22:	1c 92       	st	X, r1
     c24:	1e 92       	st	-X, r1
     c26:	12 97       	sbiw	r26, 0x02	; 2
     c28:	e0 90 91 02 	lds	r14, 0x0291
     c2c:	f0 90 92 02 	lds	r15, 0x0292
     c30:	e1 14       	cp	r14, r1
     c32:	f1 04       	cpc	r15, r1
     c34:	89 f4       	brne	.+34     	; 0xc58 <free+0x4e>
     c36:	2d 91       	ld	r18, X+
     c38:	3c 91       	ld	r19, X
     c3a:	11 97       	sbiw	r26, 0x01	; 1
     c3c:	28 0f       	add	r18, r24
     c3e:	39 1f       	adc	r19, r25
     c40:	80 91 8f 02 	lds	r24, 0x028F
     c44:	90 91 90 02 	lds	r25, 0x0290
     c48:	82 17       	cp	r24, r18
     c4a:	93 07       	cpc	r25, r19
     c4c:	89 f5       	brne	.+98     	; 0xcb0 <free+0xa6>
     c4e:	b0 93 90 02 	sts	0x0290, r27
     c52:	a0 93 8f 02 	sts	0x028F, r26
     c56:	71 c0       	rjmp	.+226    	; 0xd3a <free+0x130>
     c58:	e7 01       	movw	r28, r14
     c5a:	20 e0       	ldi	r18, 0x00	; 0
     c5c:	30 e0       	ldi	r19, 0x00	; 0
     c5e:	01 c0       	rjmp	.+2      	; 0xc62 <free+0x58>
     c60:	ea 01       	movw	r28, r20
     c62:	ca 17       	cp	r28, r26
     c64:	db 07       	cpc	r29, r27
     c66:	38 f4       	brcc	.+14     	; 0xc76 <free+0x6c>
     c68:	4a 81       	ldd	r20, Y+2	; 0x02
     c6a:	5b 81       	ldd	r21, Y+3	; 0x03
     c6c:	9e 01       	movw	r18, r28
     c6e:	41 15       	cp	r20, r1
     c70:	51 05       	cpc	r21, r1
     c72:	b1 f7       	brne	.-20     	; 0xc60 <free+0x56>
     c74:	22 c0       	rjmp	.+68     	; 0xcba <free+0xb0>
     c76:	bc 01       	movw	r22, r24
     c78:	62 50       	subi	r22, 0x02	; 2
     c7a:	71 09       	sbc	r23, r1
     c7c:	fb 01       	movw	r30, r22
     c7e:	d3 83       	std	Z+3, r29	; 0x03
     c80:	c2 83       	std	Z+2, r28	; 0x02
     c82:	00 81       	ld	r16, Z
     c84:	11 81       	ldd	r17, Z+1	; 0x01
     c86:	ac 01       	movw	r20, r24
     c88:	40 0f       	add	r20, r16
     c8a:	51 1f       	adc	r21, r17
     c8c:	4c 17       	cp	r20, r28
     c8e:	5d 07       	cpc	r21, r29
     c90:	61 f4       	brne	.+24     	; 0xcaa <free+0xa0>
     c92:	48 81       	ld	r20, Y
     c94:	59 81       	ldd	r21, Y+1	; 0x01
     c96:	40 0f       	add	r20, r16
     c98:	51 1f       	adc	r21, r17
     c9a:	4e 5f       	subi	r20, 0xFE	; 254
     c9c:	5f 4f       	sbci	r21, 0xFF	; 255
     c9e:	51 83       	std	Z+1, r21	; 0x01
     ca0:	40 83       	st	Z, r20
     ca2:	4a 81       	ldd	r20, Y+2	; 0x02
     ca4:	5b 81       	ldd	r21, Y+3	; 0x03
     ca6:	53 83       	std	Z+3, r21	; 0x03
     ca8:	42 83       	std	Z+2, r20	; 0x02
     caa:	21 15       	cp	r18, r1
     cac:	31 05       	cpc	r19, r1
     cae:	29 f4       	brne	.+10     	; 0xcba <free+0xb0>
     cb0:	b0 93 92 02 	sts	0x0292, r27
     cb4:	a0 93 91 02 	sts	0x0291, r26
     cb8:	40 c0       	rjmp	.+128    	; 0xd3a <free+0x130>
     cba:	f9 01       	movw	r30, r18
     cbc:	b3 83       	std	Z+3, r27	; 0x03
     cbe:	a2 83       	std	Z+2, r26	; 0x02
     cc0:	e9 01       	movw	r28, r18
     cc2:	69 91       	ld	r22, Y+
     cc4:	79 91       	ld	r23, Y+
     cc6:	c6 0f       	add	r28, r22
     cc8:	d7 1f       	adc	r29, r23
     cca:	ac 17       	cp	r26, r28
     ccc:	bd 07       	cpc	r27, r29
     cce:	79 f4       	brne	.+30     	; 0xcee <free+0xe4>
     cd0:	dc 01       	movw	r26, r24
     cd2:	5e 91       	ld	r21, -X
     cd4:	4e 91       	ld	r20, -X
     cd6:	46 0f       	add	r20, r22
     cd8:	57 1f       	adc	r21, r23
     cda:	4e 5f       	subi	r20, 0xFE	; 254
     cdc:	5f 4f       	sbci	r21, 0xFF	; 255
     cde:	51 83       	std	Z+1, r21	; 0x01
     ce0:	40 83       	st	Z, r20
     ce2:	12 96       	adiw	r26, 0x02	; 2
     ce4:	8d 91       	ld	r24, X+
     ce6:	9c 91       	ld	r25, X
     ce8:	13 97       	sbiw	r26, 0x03	; 3
     cea:	93 83       	std	Z+3, r25	; 0x03
     cec:	82 83       	std	Z+2, r24	; 0x02
     cee:	a0 e0       	ldi	r26, 0x00	; 0
     cf0:	b0 e0       	ldi	r27, 0x00	; 0
     cf2:	02 c0       	rjmp	.+4      	; 0xcf8 <free+0xee>
     cf4:	d7 01       	movw	r26, r14
     cf6:	7c 01       	movw	r14, r24
     cf8:	f7 01       	movw	r30, r14
     cfa:	82 81       	ldd	r24, Z+2	; 0x02
     cfc:	93 81       	ldd	r25, Z+3	; 0x03
     cfe:	00 97       	sbiw	r24, 0x00	; 0
     d00:	c9 f7       	brne	.-14     	; 0xcf4 <free+0xea>
     d02:	c7 01       	movw	r24, r14
     d04:	02 96       	adiw	r24, 0x02	; 2
     d06:	20 81       	ld	r18, Z
     d08:	31 81       	ldd	r19, Z+1	; 0x01
     d0a:	82 0f       	add	r24, r18
     d0c:	93 1f       	adc	r25, r19
     d0e:	20 91 8f 02 	lds	r18, 0x028F
     d12:	30 91 90 02 	lds	r19, 0x0290
     d16:	28 17       	cp	r18, r24
     d18:	39 07       	cpc	r19, r25
     d1a:	79 f4       	brne	.+30     	; 0xd3a <free+0x130>
     d1c:	10 97       	sbiw	r26, 0x00	; 0
     d1e:	29 f4       	brne	.+10     	; 0xd2a <free+0x120>
     d20:	10 92 92 02 	sts	0x0292, r1
     d24:	10 92 91 02 	sts	0x0291, r1
     d28:	04 c0       	rjmp	.+8      	; 0xd32 <free+0x128>
     d2a:	13 96       	adiw	r26, 0x03	; 3
     d2c:	1c 92       	st	X, r1
     d2e:	1e 92       	st	-X, r1
     d30:	12 97       	sbiw	r26, 0x02	; 2
     d32:	f0 92 90 02 	sts	0x0290, r15
     d36:	e0 92 8f 02 	sts	0x028F, r14
     d3a:	df 91       	pop	r29
     d3c:	cf 91       	pop	r28
     d3e:	1f 91       	pop	r17
     d40:	0f 91       	pop	r16
     d42:	ff 90       	pop	r15
     d44:	ef 90       	pop	r14
     d46:	08 95       	ret

00000d48 <fdevopen>:
     d48:	0f 93       	push	r16
     d4a:	1f 93       	push	r17
     d4c:	cf 93       	push	r28
     d4e:	df 93       	push	r29
     d50:	ec 01       	movw	r28, r24
     d52:	8b 01       	movw	r16, r22
     d54:	00 97       	sbiw	r24, 0x00	; 0
     d56:	31 f4       	brne	.+12     	; 0xd64 <fdevopen+0x1c>
     d58:	61 15       	cp	r22, r1
     d5a:	71 05       	cpc	r23, r1
     d5c:	19 f4       	brne	.+6      	; 0xd64 <fdevopen+0x1c>
     d5e:	e0 e0       	ldi	r30, 0x00	; 0
     d60:	f0 e0       	ldi	r31, 0x00	; 0
     d62:	36 c0       	rjmp	.+108    	; 0xdd0 <fdevopen+0x88>
     d64:	6e e0       	ldi	r22, 0x0E	; 14
     d66:	70 e0       	ldi	r23, 0x00	; 0
     d68:	81 e0       	ldi	r24, 0x01	; 1
     d6a:	90 e0       	ldi	r25, 0x00	; 0
     d6c:	40 d2       	rcall	.+1152   	; 0x11ee <calloc>
     d6e:	fc 01       	movw	r30, r24
     d70:	00 97       	sbiw	r24, 0x00	; 0
     d72:	a9 f3       	breq	.-22     	; 0xd5e <fdevopen+0x16>
     d74:	80 e8       	ldi	r24, 0x80	; 128
     d76:	83 83       	std	Z+3, r24	; 0x03
     d78:	01 15       	cp	r16, r1
     d7a:	11 05       	cpc	r17, r1
     d7c:	71 f0       	breq	.+28     	; 0xd9a <fdevopen+0x52>
     d7e:	13 87       	std	Z+11, r17	; 0x0b
     d80:	02 87       	std	Z+10, r16	; 0x0a
     d82:	81 e8       	ldi	r24, 0x81	; 129
     d84:	83 83       	std	Z+3, r24	; 0x03
     d86:	80 91 93 02 	lds	r24, 0x0293
     d8a:	90 91 94 02 	lds	r25, 0x0294
     d8e:	89 2b       	or	r24, r25
     d90:	21 f4       	brne	.+8      	; 0xd9a <fdevopen+0x52>
     d92:	f0 93 94 02 	sts	0x0294, r31
     d96:	e0 93 93 02 	sts	0x0293, r30
     d9a:	20 97       	sbiw	r28, 0x00	; 0
     d9c:	c9 f0       	breq	.+50     	; 0xdd0 <fdevopen+0x88>
     d9e:	d1 87       	std	Z+9, r29	; 0x09
     da0:	c0 87       	std	Z+8, r28	; 0x08
     da2:	83 81       	ldd	r24, Z+3	; 0x03
     da4:	82 60       	ori	r24, 0x02	; 2
     da6:	83 83       	std	Z+3, r24	; 0x03
     da8:	80 91 95 02 	lds	r24, 0x0295
     dac:	90 91 96 02 	lds	r25, 0x0296
     db0:	89 2b       	or	r24, r25
     db2:	71 f4       	brne	.+28     	; 0xdd0 <fdevopen+0x88>
     db4:	f0 93 96 02 	sts	0x0296, r31
     db8:	e0 93 95 02 	sts	0x0295, r30
     dbc:	80 91 97 02 	lds	r24, 0x0297
     dc0:	90 91 98 02 	lds	r25, 0x0298
     dc4:	89 2b       	or	r24, r25
     dc6:	21 f4       	brne	.+8      	; 0xdd0 <fdevopen+0x88>
     dc8:	f0 93 98 02 	sts	0x0298, r31
     dcc:	e0 93 97 02 	sts	0x0297, r30
     dd0:	cf 01       	movw	r24, r30
     dd2:	df 91       	pop	r29
     dd4:	cf 91       	pop	r28
     dd6:	1f 91       	pop	r17
     dd8:	0f 91       	pop	r16
     dda:	08 95       	ret

00000ddc <printf>:
     ddc:	cf 93       	push	r28
     dde:	df 93       	push	r29
     de0:	cd b7       	in	r28, 0x3d	; 61
     de2:	de b7       	in	r29, 0x3e	; 62
     de4:	fe 01       	movw	r30, r28
     de6:	35 96       	adiw	r30, 0x05	; 5
     de8:	61 91       	ld	r22, Z+
     dea:	71 91       	ld	r23, Z+
     dec:	af 01       	movw	r20, r30
     dee:	80 91 95 02 	lds	r24, 0x0295
     df2:	90 91 96 02 	lds	r25, 0x0296
     df6:	03 d0       	rcall	.+6      	; 0xdfe <vfprintf>
     df8:	df 91       	pop	r29
     dfa:	cf 91       	pop	r28
     dfc:	08 95       	ret

00000dfe <vfprintf>:
     dfe:	2f 92       	push	r2
     e00:	3f 92       	push	r3
     e02:	4f 92       	push	r4
     e04:	5f 92       	push	r5
     e06:	6f 92       	push	r6
     e08:	7f 92       	push	r7
     e0a:	8f 92       	push	r8
     e0c:	9f 92       	push	r9
     e0e:	af 92       	push	r10
     e10:	bf 92       	push	r11
     e12:	cf 92       	push	r12
     e14:	df 92       	push	r13
     e16:	ef 92       	push	r14
     e18:	ff 92       	push	r15
     e1a:	0f 93       	push	r16
     e1c:	1f 93       	push	r17
     e1e:	cf 93       	push	r28
     e20:	df 93       	push	r29
     e22:	cd b7       	in	r28, 0x3d	; 61
     e24:	de b7       	in	r29, 0x3e	; 62
     e26:	2c 97       	sbiw	r28, 0x0c	; 12
     e28:	0f b6       	in	r0, 0x3f	; 63
     e2a:	f8 94       	cli
     e2c:	de bf       	out	0x3e, r29	; 62
     e2e:	0f be       	out	0x3f, r0	; 63
     e30:	cd bf       	out	0x3d, r28	; 61
     e32:	7c 01       	movw	r14, r24
     e34:	6b 01       	movw	r12, r22
     e36:	8a 01       	movw	r16, r20
     e38:	fc 01       	movw	r30, r24
     e3a:	17 82       	std	Z+7, r1	; 0x07
     e3c:	16 82       	std	Z+6, r1	; 0x06
     e3e:	83 81       	ldd	r24, Z+3	; 0x03
     e40:	81 ff       	sbrs	r24, 1
     e42:	b9 c1       	rjmp	.+882    	; 0x11b6 <__stack+0xb7>
     e44:	88 24       	eor	r8, r8
     e46:	83 94       	inc	r8
     e48:	91 2c       	mov	r9, r1
     e4a:	8c 0e       	add	r8, r28
     e4c:	9d 1e       	adc	r9, r29
     e4e:	f7 01       	movw	r30, r14
     e50:	93 81       	ldd	r25, Z+3	; 0x03
     e52:	f6 01       	movw	r30, r12
     e54:	93 fd       	sbrc	r25, 3
     e56:	85 91       	lpm	r24, Z+
     e58:	93 ff       	sbrs	r25, 3
     e5a:	81 91       	ld	r24, Z+
     e5c:	6f 01       	movw	r12, r30
     e5e:	88 23       	and	r24, r24
     e60:	09 f4       	brne	.+2      	; 0xe64 <vfprintf+0x66>
     e62:	a5 c1       	rjmp	.+842    	; 0x11ae <__stack+0xaf>
     e64:	85 32       	cpi	r24, 0x25	; 37
     e66:	39 f4       	brne	.+14     	; 0xe76 <vfprintf+0x78>
     e68:	93 fd       	sbrc	r25, 3
     e6a:	85 91       	lpm	r24, Z+
     e6c:	93 ff       	sbrs	r25, 3
     e6e:	81 91       	ld	r24, Z+
     e70:	6f 01       	movw	r12, r30
     e72:	85 32       	cpi	r24, 0x25	; 37
     e74:	21 f4       	brne	.+8      	; 0xe7e <vfprintf+0x80>
     e76:	b7 01       	movw	r22, r14
     e78:	90 e0       	ldi	r25, 0x00	; 0
     e7a:	f2 d1       	rcall	.+996    	; 0x1260 <fputc>
     e7c:	e8 cf       	rjmp	.-48     	; 0xe4e <vfprintf+0x50>
     e7e:	51 2c       	mov	r5, r1
     e80:	31 2c       	mov	r3, r1
     e82:	20 e0       	ldi	r18, 0x00	; 0
     e84:	20 32       	cpi	r18, 0x20	; 32
     e86:	a8 f4       	brcc	.+42     	; 0xeb2 <vfprintf+0xb4>
     e88:	8b 32       	cpi	r24, 0x2B	; 43
     e8a:	61 f0       	breq	.+24     	; 0xea4 <vfprintf+0xa6>
     e8c:	28 f4       	brcc	.+10     	; 0xe98 <vfprintf+0x9a>
     e8e:	80 32       	cpi	r24, 0x20	; 32
     e90:	51 f0       	breq	.+20     	; 0xea6 <vfprintf+0xa8>
     e92:	83 32       	cpi	r24, 0x23	; 35
     e94:	71 f4       	brne	.+28     	; 0xeb2 <vfprintf+0xb4>
     e96:	0b c0       	rjmp	.+22     	; 0xeae <vfprintf+0xb0>
     e98:	8d 32       	cpi	r24, 0x2D	; 45
     e9a:	39 f0       	breq	.+14     	; 0xeaa <vfprintf+0xac>
     e9c:	80 33       	cpi	r24, 0x30	; 48
     e9e:	49 f4       	brne	.+18     	; 0xeb2 <vfprintf+0xb4>
     ea0:	21 60       	ori	r18, 0x01	; 1
     ea2:	28 c0       	rjmp	.+80     	; 0xef4 <vfprintf+0xf6>
     ea4:	22 60       	ori	r18, 0x02	; 2
     ea6:	24 60       	ori	r18, 0x04	; 4
     ea8:	25 c0       	rjmp	.+74     	; 0xef4 <vfprintf+0xf6>
     eaa:	28 60       	ori	r18, 0x08	; 8
     eac:	23 c0       	rjmp	.+70     	; 0xef4 <vfprintf+0xf6>
     eae:	20 61       	ori	r18, 0x10	; 16
     eb0:	21 c0       	rjmp	.+66     	; 0xef4 <vfprintf+0xf6>
     eb2:	27 fd       	sbrc	r18, 7
     eb4:	27 c0       	rjmp	.+78     	; 0xf04 <vfprintf+0x106>
     eb6:	38 2f       	mov	r19, r24
     eb8:	30 53       	subi	r19, 0x30	; 48
     eba:	3a 30       	cpi	r19, 0x0A	; 10
     ebc:	78 f4       	brcc	.+30     	; 0xedc <vfprintf+0xde>
     ebe:	26 ff       	sbrs	r18, 6
     ec0:	06 c0       	rjmp	.+12     	; 0xece <vfprintf+0xd0>
     ec2:	fa e0       	ldi	r31, 0x0A	; 10
     ec4:	5f 9e       	mul	r5, r31
     ec6:	30 0d       	add	r19, r0
     ec8:	11 24       	eor	r1, r1
     eca:	53 2e       	mov	r5, r19
     ecc:	13 c0       	rjmp	.+38     	; 0xef4 <vfprintf+0xf6>
     ece:	8a e0       	ldi	r24, 0x0A	; 10
     ed0:	38 9e       	mul	r3, r24
     ed2:	30 0d       	add	r19, r0
     ed4:	11 24       	eor	r1, r1
     ed6:	33 2e       	mov	r3, r19
     ed8:	20 62       	ori	r18, 0x20	; 32
     eda:	0c c0       	rjmp	.+24     	; 0xef4 <vfprintf+0xf6>
     edc:	8e 32       	cpi	r24, 0x2E	; 46
     ede:	21 f4       	brne	.+8      	; 0xee8 <vfprintf+0xea>
     ee0:	26 fd       	sbrc	r18, 6
     ee2:	65 c1       	rjmp	.+714    	; 0x11ae <__stack+0xaf>
     ee4:	20 64       	ori	r18, 0x40	; 64
     ee6:	06 c0       	rjmp	.+12     	; 0xef4 <vfprintf+0xf6>
     ee8:	8c 36       	cpi	r24, 0x6C	; 108
     eea:	11 f4       	brne	.+4      	; 0xef0 <vfprintf+0xf2>
     eec:	20 68       	ori	r18, 0x80	; 128
     eee:	02 c0       	rjmp	.+4      	; 0xef4 <vfprintf+0xf6>
     ef0:	88 36       	cpi	r24, 0x68	; 104
     ef2:	41 f4       	brne	.+16     	; 0xf04 <vfprintf+0x106>
     ef4:	f6 01       	movw	r30, r12
     ef6:	93 fd       	sbrc	r25, 3
     ef8:	85 91       	lpm	r24, Z+
     efa:	93 ff       	sbrs	r25, 3
     efc:	81 91       	ld	r24, Z+
     efe:	6f 01       	movw	r12, r30
     f00:	81 11       	cpse	r24, r1
     f02:	c0 cf       	rjmp	.-128    	; 0xe84 <vfprintf+0x86>
     f04:	98 2f       	mov	r25, r24
     f06:	95 54       	subi	r25, 0x45	; 69
     f08:	93 30       	cpi	r25, 0x03	; 3
     f0a:	18 f0       	brcs	.+6      	; 0xf12 <vfprintf+0x114>
     f0c:	90 52       	subi	r25, 0x20	; 32
     f0e:	93 30       	cpi	r25, 0x03	; 3
     f10:	28 f4       	brcc	.+10     	; 0xf1c <vfprintf+0x11e>
     f12:	0c 5f       	subi	r16, 0xFC	; 252
     f14:	1f 4f       	sbci	r17, 0xFF	; 255
     f16:	ff e3       	ldi	r31, 0x3F	; 63
     f18:	f9 83       	std	Y+1, r31	; 0x01
     f1a:	0d c0       	rjmp	.+26     	; 0xf36 <vfprintf+0x138>
     f1c:	83 36       	cpi	r24, 0x63	; 99
     f1e:	31 f0       	breq	.+12     	; 0xf2c <vfprintf+0x12e>
     f20:	83 37       	cpi	r24, 0x73	; 115
     f22:	71 f0       	breq	.+28     	; 0xf40 <vfprintf+0x142>
     f24:	83 35       	cpi	r24, 0x53	; 83
     f26:	09 f0       	breq	.+2      	; 0xf2a <vfprintf+0x12c>
     f28:	5a c0       	rjmp	.+180    	; 0xfde <vfprintf+0x1e0>
     f2a:	22 c0       	rjmp	.+68     	; 0xf70 <vfprintf+0x172>
     f2c:	f8 01       	movw	r30, r16
     f2e:	80 81       	ld	r24, Z
     f30:	89 83       	std	Y+1, r24	; 0x01
     f32:	0e 5f       	subi	r16, 0xFE	; 254
     f34:	1f 4f       	sbci	r17, 0xFF	; 255
     f36:	44 24       	eor	r4, r4
     f38:	43 94       	inc	r4
     f3a:	51 2c       	mov	r5, r1
     f3c:	54 01       	movw	r10, r8
     f3e:	14 c0       	rjmp	.+40     	; 0xf68 <vfprintf+0x16a>
     f40:	38 01       	movw	r6, r16
     f42:	f2 e0       	ldi	r31, 0x02	; 2
     f44:	6f 0e       	add	r6, r31
     f46:	71 1c       	adc	r7, r1
     f48:	f8 01       	movw	r30, r16
     f4a:	a0 80       	ld	r10, Z
     f4c:	b1 80       	ldd	r11, Z+1	; 0x01
     f4e:	26 ff       	sbrs	r18, 6
     f50:	03 c0       	rjmp	.+6      	; 0xf58 <vfprintf+0x15a>
     f52:	65 2d       	mov	r22, r5
     f54:	70 e0       	ldi	r23, 0x00	; 0
     f56:	02 c0       	rjmp	.+4      	; 0xf5c <vfprintf+0x15e>
     f58:	6f ef       	ldi	r22, 0xFF	; 255
     f5a:	7f ef       	ldi	r23, 0xFF	; 255
     f5c:	c5 01       	movw	r24, r10
     f5e:	2c 87       	std	Y+12, r18	; 0x0c
     f60:	74 d1       	rcall	.+744    	; 0x124a <strnlen>
     f62:	2c 01       	movw	r4, r24
     f64:	83 01       	movw	r16, r6
     f66:	2c 85       	ldd	r18, Y+12	; 0x0c
     f68:	6f e7       	ldi	r22, 0x7F	; 127
     f6a:	26 2e       	mov	r2, r22
     f6c:	22 22       	and	r2, r18
     f6e:	17 c0       	rjmp	.+46     	; 0xf9e <vfprintf+0x1a0>
     f70:	38 01       	movw	r6, r16
     f72:	f2 e0       	ldi	r31, 0x02	; 2
     f74:	6f 0e       	add	r6, r31
     f76:	71 1c       	adc	r7, r1
     f78:	f8 01       	movw	r30, r16
     f7a:	a0 80       	ld	r10, Z
     f7c:	b1 80       	ldd	r11, Z+1	; 0x01
     f7e:	26 ff       	sbrs	r18, 6
     f80:	03 c0       	rjmp	.+6      	; 0xf88 <vfprintf+0x18a>
     f82:	65 2d       	mov	r22, r5
     f84:	70 e0       	ldi	r23, 0x00	; 0
     f86:	02 c0       	rjmp	.+4      	; 0xf8c <vfprintf+0x18e>
     f88:	6f ef       	ldi	r22, 0xFF	; 255
     f8a:	7f ef       	ldi	r23, 0xFF	; 255
     f8c:	c5 01       	movw	r24, r10
     f8e:	2c 87       	std	Y+12, r18	; 0x0c
     f90:	4a d1       	rcall	.+660    	; 0x1226 <strnlen_P>
     f92:	2c 01       	movw	r4, r24
     f94:	2c 85       	ldd	r18, Y+12	; 0x0c
     f96:	50 e8       	ldi	r21, 0x80	; 128
     f98:	25 2e       	mov	r2, r21
     f9a:	22 2a       	or	r2, r18
     f9c:	83 01       	movw	r16, r6
     f9e:	23 fc       	sbrc	r2, 3
     fa0:	1a c0       	rjmp	.+52     	; 0xfd6 <vfprintf+0x1d8>
     fa2:	05 c0       	rjmp	.+10     	; 0xfae <vfprintf+0x1b0>
     fa4:	b7 01       	movw	r22, r14
     fa6:	80 e2       	ldi	r24, 0x20	; 32
     fa8:	90 e0       	ldi	r25, 0x00	; 0
     faa:	5a d1       	rcall	.+692    	; 0x1260 <fputc>
     fac:	3a 94       	dec	r3
     fae:	83 2d       	mov	r24, r3
     fb0:	90 e0       	ldi	r25, 0x00	; 0
     fb2:	48 16       	cp	r4, r24
     fb4:	59 06       	cpc	r5, r25
     fb6:	b0 f3       	brcs	.-20     	; 0xfa4 <vfprintf+0x1a6>
     fb8:	0e c0       	rjmp	.+28     	; 0xfd6 <vfprintf+0x1d8>
     fba:	f5 01       	movw	r30, r10
     fbc:	27 fc       	sbrc	r2, 7
     fbe:	85 91       	lpm	r24, Z+
     fc0:	27 fe       	sbrs	r2, 7
     fc2:	81 91       	ld	r24, Z+
     fc4:	5f 01       	movw	r10, r30
     fc6:	b7 01       	movw	r22, r14
     fc8:	90 e0       	ldi	r25, 0x00	; 0
     fca:	4a d1       	rcall	.+660    	; 0x1260 <fputc>
     fcc:	31 10       	cpse	r3, r1
     fce:	3a 94       	dec	r3
     fd0:	f1 e0       	ldi	r31, 0x01	; 1
     fd2:	4f 1a       	sub	r4, r31
     fd4:	51 08       	sbc	r5, r1
     fd6:	41 14       	cp	r4, r1
     fd8:	51 04       	cpc	r5, r1
     fda:	79 f7       	brne	.-34     	; 0xfba <vfprintf+0x1bc>
     fdc:	e5 c0       	rjmp	.+458    	; 0x11a8 <__stack+0xa9>
     fde:	84 36       	cpi	r24, 0x64	; 100
     fe0:	11 f0       	breq	.+4      	; 0xfe6 <vfprintf+0x1e8>
     fe2:	89 36       	cpi	r24, 0x69	; 105
     fe4:	39 f5       	brne	.+78     	; 0x1034 <vfprintf+0x236>
     fe6:	f8 01       	movw	r30, r16
     fe8:	27 ff       	sbrs	r18, 7
     fea:	07 c0       	rjmp	.+14     	; 0xffa <vfprintf+0x1fc>
     fec:	60 81       	ld	r22, Z
     fee:	71 81       	ldd	r23, Z+1	; 0x01
     ff0:	82 81       	ldd	r24, Z+2	; 0x02
     ff2:	93 81       	ldd	r25, Z+3	; 0x03
     ff4:	0c 5f       	subi	r16, 0xFC	; 252
     ff6:	1f 4f       	sbci	r17, 0xFF	; 255
     ff8:	08 c0       	rjmp	.+16     	; 0x100a <vfprintf+0x20c>
     ffa:	60 81       	ld	r22, Z
     ffc:	71 81       	ldd	r23, Z+1	; 0x01
     ffe:	88 27       	eor	r24, r24
    1000:	77 fd       	sbrc	r23, 7
    1002:	80 95       	com	r24
    1004:	98 2f       	mov	r25, r24
    1006:	0e 5f       	subi	r16, 0xFE	; 254
    1008:	1f 4f       	sbci	r17, 0xFF	; 255
    100a:	4f e6       	ldi	r20, 0x6F	; 111
    100c:	b4 2e       	mov	r11, r20
    100e:	b2 22       	and	r11, r18
    1010:	97 ff       	sbrs	r25, 7
    1012:	09 c0       	rjmp	.+18     	; 0x1026 <vfprintf+0x228>
    1014:	90 95       	com	r25
    1016:	80 95       	com	r24
    1018:	70 95       	com	r23
    101a:	61 95       	neg	r22
    101c:	7f 4f       	sbci	r23, 0xFF	; 255
    101e:	8f 4f       	sbci	r24, 0xFF	; 255
    1020:	9f 4f       	sbci	r25, 0xFF	; 255
    1022:	f0 e8       	ldi	r31, 0x80	; 128
    1024:	bf 2a       	or	r11, r31
    1026:	2a e0       	ldi	r18, 0x0A	; 10
    1028:	30 e0       	ldi	r19, 0x00	; 0
    102a:	a4 01       	movw	r20, r8
    102c:	45 d1       	rcall	.+650    	; 0x12b8 <__ultoa_invert>
    102e:	a8 2e       	mov	r10, r24
    1030:	a8 18       	sub	r10, r8
    1032:	42 c0       	rjmp	.+132    	; 0x10b8 <vfprintf+0x2ba>
    1034:	85 37       	cpi	r24, 0x75	; 117
    1036:	31 f4       	brne	.+12     	; 0x1044 <vfprintf+0x246>
    1038:	3f ee       	ldi	r19, 0xEF	; 239
    103a:	b3 2e       	mov	r11, r19
    103c:	b2 22       	and	r11, r18
    103e:	2a e0       	ldi	r18, 0x0A	; 10
    1040:	30 e0       	ldi	r19, 0x00	; 0
    1042:	24 c0       	rjmp	.+72     	; 0x108c <vfprintf+0x28e>
    1044:	99 ef       	ldi	r25, 0xF9	; 249
    1046:	b9 2e       	mov	r11, r25
    1048:	b2 22       	and	r11, r18
    104a:	8f 36       	cpi	r24, 0x6F	; 111
    104c:	b9 f0       	breq	.+46     	; 0x107c <vfprintf+0x27e>
    104e:	20 f4       	brcc	.+8      	; 0x1058 <vfprintf+0x25a>
    1050:	88 35       	cpi	r24, 0x58	; 88
    1052:	09 f0       	breq	.+2      	; 0x1056 <vfprintf+0x258>
    1054:	ac c0       	rjmp	.+344    	; 0x11ae <__stack+0xaf>
    1056:	0d c0       	rjmp	.+26     	; 0x1072 <vfprintf+0x274>
    1058:	80 37       	cpi	r24, 0x70	; 112
    105a:	21 f0       	breq	.+8      	; 0x1064 <vfprintf+0x266>
    105c:	88 37       	cpi	r24, 0x78	; 120
    105e:	09 f0       	breq	.+2      	; 0x1062 <vfprintf+0x264>
    1060:	a6 c0       	rjmp	.+332    	; 0x11ae <__stack+0xaf>
    1062:	02 c0       	rjmp	.+4      	; 0x1068 <vfprintf+0x26a>
    1064:	20 e1       	ldi	r18, 0x10	; 16
    1066:	b2 2a       	or	r11, r18
    1068:	b4 fe       	sbrs	r11, 4
    106a:	0b c0       	rjmp	.+22     	; 0x1082 <vfprintf+0x284>
    106c:	84 e0       	ldi	r24, 0x04	; 4
    106e:	b8 2a       	or	r11, r24
    1070:	08 c0       	rjmp	.+16     	; 0x1082 <vfprintf+0x284>
    1072:	24 ff       	sbrs	r18, 4
    1074:	09 c0       	rjmp	.+18     	; 0x1088 <vfprintf+0x28a>
    1076:	e6 e0       	ldi	r30, 0x06	; 6
    1078:	be 2a       	or	r11, r30
    107a:	06 c0       	rjmp	.+12     	; 0x1088 <vfprintf+0x28a>
    107c:	28 e0       	ldi	r18, 0x08	; 8
    107e:	30 e0       	ldi	r19, 0x00	; 0
    1080:	05 c0       	rjmp	.+10     	; 0x108c <vfprintf+0x28e>
    1082:	20 e1       	ldi	r18, 0x10	; 16
    1084:	30 e0       	ldi	r19, 0x00	; 0
    1086:	02 c0       	rjmp	.+4      	; 0x108c <vfprintf+0x28e>
    1088:	20 e1       	ldi	r18, 0x10	; 16
    108a:	32 e0       	ldi	r19, 0x02	; 2
    108c:	f8 01       	movw	r30, r16
    108e:	b7 fe       	sbrs	r11, 7
    1090:	07 c0       	rjmp	.+14     	; 0x10a0 <vfprintf+0x2a2>
    1092:	60 81       	ld	r22, Z
    1094:	71 81       	ldd	r23, Z+1	; 0x01
    1096:	82 81       	ldd	r24, Z+2	; 0x02
    1098:	93 81       	ldd	r25, Z+3	; 0x03
    109a:	0c 5f       	subi	r16, 0xFC	; 252
    109c:	1f 4f       	sbci	r17, 0xFF	; 255
    109e:	06 c0       	rjmp	.+12     	; 0x10ac <vfprintf+0x2ae>
    10a0:	60 81       	ld	r22, Z
    10a2:	71 81       	ldd	r23, Z+1	; 0x01
    10a4:	80 e0       	ldi	r24, 0x00	; 0
    10a6:	90 e0       	ldi	r25, 0x00	; 0
    10a8:	0e 5f       	subi	r16, 0xFE	; 254
    10aa:	1f 4f       	sbci	r17, 0xFF	; 255
    10ac:	a4 01       	movw	r20, r8
    10ae:	04 d1       	rcall	.+520    	; 0x12b8 <__ultoa_invert>
    10b0:	a8 2e       	mov	r10, r24
    10b2:	a8 18       	sub	r10, r8
    10b4:	ff e7       	ldi	r31, 0x7F	; 127
    10b6:	bf 22       	and	r11, r31
    10b8:	b6 fe       	sbrs	r11, 6
    10ba:	0b c0       	rjmp	.+22     	; 0x10d2 <vfprintf+0x2d4>
    10bc:	2b 2d       	mov	r18, r11
    10be:	2e 7f       	andi	r18, 0xFE	; 254
    10c0:	a5 14       	cp	r10, r5
    10c2:	50 f4       	brcc	.+20     	; 0x10d8 <vfprintf+0x2da>
    10c4:	b4 fe       	sbrs	r11, 4
    10c6:	0a c0       	rjmp	.+20     	; 0x10dc <vfprintf+0x2de>
    10c8:	b2 fc       	sbrc	r11, 2
    10ca:	08 c0       	rjmp	.+16     	; 0x10dc <vfprintf+0x2de>
    10cc:	2b 2d       	mov	r18, r11
    10ce:	2e 7e       	andi	r18, 0xEE	; 238
    10d0:	05 c0       	rjmp	.+10     	; 0x10dc <vfprintf+0x2de>
    10d2:	7a 2c       	mov	r7, r10
    10d4:	2b 2d       	mov	r18, r11
    10d6:	03 c0       	rjmp	.+6      	; 0x10de <vfprintf+0x2e0>
    10d8:	7a 2c       	mov	r7, r10
    10da:	01 c0       	rjmp	.+2      	; 0x10de <vfprintf+0x2e0>
    10dc:	75 2c       	mov	r7, r5
    10de:	24 ff       	sbrs	r18, 4
    10e0:	0d c0       	rjmp	.+26     	; 0x10fc <vfprintf+0x2fe>
    10e2:	fe 01       	movw	r30, r28
    10e4:	ea 0d       	add	r30, r10
    10e6:	f1 1d       	adc	r31, r1
    10e8:	80 81       	ld	r24, Z
    10ea:	80 33       	cpi	r24, 0x30	; 48
    10ec:	11 f4       	brne	.+4      	; 0x10f2 <vfprintf+0x2f4>
    10ee:	29 7e       	andi	r18, 0xE9	; 233
    10f0:	09 c0       	rjmp	.+18     	; 0x1104 <__stack+0x5>
    10f2:	22 ff       	sbrs	r18, 2
    10f4:	06 c0       	rjmp	.+12     	; 0x1102 <__stack+0x3>
    10f6:	73 94       	inc	r7
    10f8:	73 94       	inc	r7
    10fa:	04 c0       	rjmp	.+8      	; 0x1104 <__stack+0x5>
    10fc:	82 2f       	mov	r24, r18
    10fe:	86 78       	andi	r24, 0x86	; 134
    1100:	09 f0       	breq	.+2      	; 0x1104 <__stack+0x5>
    1102:	73 94       	inc	r7
    1104:	23 fd       	sbrc	r18, 3
    1106:	13 c0       	rjmp	.+38     	; 0x112e <__stack+0x2f>
    1108:	20 ff       	sbrs	r18, 0
    110a:	0e c0       	rjmp	.+28     	; 0x1128 <__stack+0x29>
    110c:	5a 2c       	mov	r5, r10
    110e:	73 14       	cp	r7, r3
    1110:	58 f4       	brcc	.+22     	; 0x1128 <__stack+0x29>
    1112:	53 0c       	add	r5, r3
    1114:	57 18       	sub	r5, r7
    1116:	73 2c       	mov	r7, r3
    1118:	07 c0       	rjmp	.+14     	; 0x1128 <__stack+0x29>
    111a:	b7 01       	movw	r22, r14
    111c:	80 e2       	ldi	r24, 0x20	; 32
    111e:	90 e0       	ldi	r25, 0x00	; 0
    1120:	2c 87       	std	Y+12, r18	; 0x0c
    1122:	9e d0       	rcall	.+316    	; 0x1260 <fputc>
    1124:	73 94       	inc	r7
    1126:	2c 85       	ldd	r18, Y+12	; 0x0c
    1128:	73 14       	cp	r7, r3
    112a:	b8 f3       	brcs	.-18     	; 0x111a <__stack+0x1b>
    112c:	04 c0       	rjmp	.+8      	; 0x1136 <__stack+0x37>
    112e:	73 14       	cp	r7, r3
    1130:	10 f4       	brcc	.+4      	; 0x1136 <__stack+0x37>
    1132:	37 18       	sub	r3, r7
    1134:	01 c0       	rjmp	.+2      	; 0x1138 <__stack+0x39>
    1136:	31 2c       	mov	r3, r1
    1138:	24 ff       	sbrs	r18, 4
    113a:	11 c0       	rjmp	.+34     	; 0x115e <__stack+0x5f>
    113c:	b7 01       	movw	r22, r14
    113e:	80 e3       	ldi	r24, 0x30	; 48
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	2c 87       	std	Y+12, r18	; 0x0c
    1144:	8d d0       	rcall	.+282    	; 0x1260 <fputc>
    1146:	2c 85       	ldd	r18, Y+12	; 0x0c
    1148:	22 ff       	sbrs	r18, 2
    114a:	1c c0       	rjmp	.+56     	; 0x1184 <__stack+0x85>
    114c:	21 ff       	sbrs	r18, 1
    114e:	03 c0       	rjmp	.+6      	; 0x1156 <__stack+0x57>
    1150:	88 e5       	ldi	r24, 0x58	; 88
    1152:	90 e0       	ldi	r25, 0x00	; 0
    1154:	02 c0       	rjmp	.+4      	; 0x115a <__stack+0x5b>
    1156:	88 e7       	ldi	r24, 0x78	; 120
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	b7 01       	movw	r22, r14
    115c:	0c c0       	rjmp	.+24     	; 0x1176 <__stack+0x77>
    115e:	82 2f       	mov	r24, r18
    1160:	86 78       	andi	r24, 0x86	; 134
    1162:	81 f0       	breq	.+32     	; 0x1184 <__stack+0x85>
    1164:	21 fd       	sbrc	r18, 1
    1166:	02 c0       	rjmp	.+4      	; 0x116c <__stack+0x6d>
    1168:	80 e2       	ldi	r24, 0x20	; 32
    116a:	01 c0       	rjmp	.+2      	; 0x116e <__stack+0x6f>
    116c:	8b e2       	ldi	r24, 0x2B	; 43
    116e:	27 fd       	sbrc	r18, 7
    1170:	8d e2       	ldi	r24, 0x2D	; 45
    1172:	b7 01       	movw	r22, r14
    1174:	90 e0       	ldi	r25, 0x00	; 0
    1176:	74 d0       	rcall	.+232    	; 0x1260 <fputc>
    1178:	05 c0       	rjmp	.+10     	; 0x1184 <__stack+0x85>
    117a:	b7 01       	movw	r22, r14
    117c:	80 e3       	ldi	r24, 0x30	; 48
    117e:	90 e0       	ldi	r25, 0x00	; 0
    1180:	6f d0       	rcall	.+222    	; 0x1260 <fputc>
    1182:	5a 94       	dec	r5
    1184:	a5 14       	cp	r10, r5
    1186:	c8 f3       	brcs	.-14     	; 0x117a <__stack+0x7b>
    1188:	aa 94       	dec	r10
    118a:	f4 01       	movw	r30, r8
    118c:	ea 0d       	add	r30, r10
    118e:	f1 1d       	adc	r31, r1
    1190:	b7 01       	movw	r22, r14
    1192:	80 81       	ld	r24, Z
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	64 d0       	rcall	.+200    	; 0x1260 <fputc>
    1198:	a1 10       	cpse	r10, r1
    119a:	f6 cf       	rjmp	.-20     	; 0x1188 <__stack+0x89>
    119c:	05 c0       	rjmp	.+10     	; 0x11a8 <__stack+0xa9>
    119e:	b7 01       	movw	r22, r14
    11a0:	80 e2       	ldi	r24, 0x20	; 32
    11a2:	90 e0       	ldi	r25, 0x00	; 0
    11a4:	5d d0       	rcall	.+186    	; 0x1260 <fputc>
    11a6:	3a 94       	dec	r3
    11a8:	31 10       	cpse	r3, r1
    11aa:	f9 cf       	rjmp	.-14     	; 0x119e <__stack+0x9f>
    11ac:	50 ce       	rjmp	.-864    	; 0xe4e <vfprintf+0x50>
    11ae:	f7 01       	movw	r30, r14
    11b0:	26 81       	ldd	r18, Z+6	; 0x06
    11b2:	37 81       	ldd	r19, Z+7	; 0x07
    11b4:	02 c0       	rjmp	.+4      	; 0x11ba <__stack+0xbb>
    11b6:	2f ef       	ldi	r18, 0xFF	; 255
    11b8:	3f ef       	ldi	r19, 0xFF	; 255
    11ba:	c9 01       	movw	r24, r18
    11bc:	2c 96       	adiw	r28, 0x0c	; 12
    11be:	0f b6       	in	r0, 0x3f	; 63
    11c0:	f8 94       	cli
    11c2:	de bf       	out	0x3e, r29	; 62
    11c4:	0f be       	out	0x3f, r0	; 63
    11c6:	cd bf       	out	0x3d, r28	; 61
    11c8:	df 91       	pop	r29
    11ca:	cf 91       	pop	r28
    11cc:	1f 91       	pop	r17
    11ce:	0f 91       	pop	r16
    11d0:	ff 90       	pop	r15
    11d2:	ef 90       	pop	r14
    11d4:	df 90       	pop	r13
    11d6:	cf 90       	pop	r12
    11d8:	bf 90       	pop	r11
    11da:	af 90       	pop	r10
    11dc:	9f 90       	pop	r9
    11de:	8f 90       	pop	r8
    11e0:	7f 90       	pop	r7
    11e2:	6f 90       	pop	r6
    11e4:	5f 90       	pop	r5
    11e6:	4f 90       	pop	r4
    11e8:	3f 90       	pop	r3
    11ea:	2f 90       	pop	r2
    11ec:	08 95       	ret

000011ee <calloc>:
    11ee:	0f 93       	push	r16
    11f0:	1f 93       	push	r17
    11f2:	cf 93       	push	r28
    11f4:	df 93       	push	r29
    11f6:	68 9f       	mul	r22, r24
    11f8:	80 01       	movw	r16, r0
    11fa:	69 9f       	mul	r22, r25
    11fc:	10 0d       	add	r17, r0
    11fe:	78 9f       	mul	r23, r24
    1200:	10 0d       	add	r17, r0
    1202:	11 24       	eor	r1, r1
    1204:	c8 01       	movw	r24, r16
    1206:	66 dc       	rcall	.-1844   	; 0xad4 <malloc>
    1208:	c8 2f       	mov	r28, r24
    120a:	d9 2f       	mov	r29, r25
    120c:	20 97       	sbiw	r28, 0x00	; 0
    120e:	29 f0       	breq	.+10     	; 0x121a <calloc+0x2c>
    1210:	a8 01       	movw	r20, r16
    1212:	60 e0       	ldi	r22, 0x00	; 0
    1214:	70 e0       	ldi	r23, 0x00	; 0
    1216:	8c 2f       	mov	r24, r28
    1218:	11 d0       	rcall	.+34     	; 0x123c <memset>
    121a:	ce 01       	movw	r24, r28
    121c:	df 91       	pop	r29
    121e:	cf 91       	pop	r28
    1220:	1f 91       	pop	r17
    1222:	0f 91       	pop	r16
    1224:	08 95       	ret

00001226 <strnlen_P>:
    1226:	fc 01       	movw	r30, r24
    1228:	05 90       	lpm	r0, Z+
    122a:	61 50       	subi	r22, 0x01	; 1
    122c:	70 40       	sbci	r23, 0x00	; 0
    122e:	01 10       	cpse	r0, r1
    1230:	d8 f7       	brcc	.-10     	; 0x1228 <strnlen_P+0x2>
    1232:	80 95       	com	r24
    1234:	90 95       	com	r25
    1236:	8e 0f       	add	r24, r30
    1238:	9f 1f       	adc	r25, r31
    123a:	08 95       	ret

0000123c <memset>:
    123c:	dc 01       	movw	r26, r24
    123e:	01 c0       	rjmp	.+2      	; 0x1242 <memset+0x6>
    1240:	6d 93       	st	X+, r22
    1242:	41 50       	subi	r20, 0x01	; 1
    1244:	50 40       	sbci	r21, 0x00	; 0
    1246:	e0 f7       	brcc	.-8      	; 0x1240 <memset+0x4>
    1248:	08 95       	ret

0000124a <strnlen>:
    124a:	fc 01       	movw	r30, r24
    124c:	61 50       	subi	r22, 0x01	; 1
    124e:	70 40       	sbci	r23, 0x00	; 0
    1250:	01 90       	ld	r0, Z+
    1252:	01 10       	cpse	r0, r1
    1254:	d8 f7       	brcc	.-10     	; 0x124c <strnlen+0x2>
    1256:	80 95       	com	r24
    1258:	90 95       	com	r25
    125a:	8e 0f       	add	r24, r30
    125c:	9f 1f       	adc	r25, r31
    125e:	08 95       	ret

00001260 <fputc>:
    1260:	0f 93       	push	r16
    1262:	1f 93       	push	r17
    1264:	cf 93       	push	r28
    1266:	df 93       	push	r29
    1268:	8c 01       	movw	r16, r24
    126a:	eb 01       	movw	r28, r22
    126c:	8b 81       	ldd	r24, Y+3	; 0x03
    126e:	81 fd       	sbrc	r24, 1
    1270:	03 c0       	rjmp	.+6      	; 0x1278 <fputc+0x18>
    1272:	0f ef       	ldi	r16, 0xFF	; 255
    1274:	1f ef       	ldi	r17, 0xFF	; 255
    1276:	1a c0       	rjmp	.+52     	; 0x12ac <fputc+0x4c>
    1278:	82 ff       	sbrs	r24, 2
    127a:	0d c0       	rjmp	.+26     	; 0x1296 <fputc+0x36>
    127c:	2e 81       	ldd	r18, Y+6	; 0x06
    127e:	3f 81       	ldd	r19, Y+7	; 0x07
    1280:	8c 81       	ldd	r24, Y+4	; 0x04
    1282:	9d 81       	ldd	r25, Y+5	; 0x05
    1284:	28 17       	cp	r18, r24
    1286:	39 07       	cpc	r19, r25
    1288:	64 f4       	brge	.+24     	; 0x12a2 <fputc+0x42>
    128a:	e8 81       	ld	r30, Y
    128c:	f9 81       	ldd	r31, Y+1	; 0x01
    128e:	01 93       	st	Z+, r16
    1290:	f9 83       	std	Y+1, r31	; 0x01
    1292:	e8 83       	st	Y, r30
    1294:	06 c0       	rjmp	.+12     	; 0x12a2 <fputc+0x42>
    1296:	e8 85       	ldd	r30, Y+8	; 0x08
    1298:	f9 85       	ldd	r31, Y+9	; 0x09
    129a:	80 2f       	mov	r24, r16
    129c:	09 95       	icall
    129e:	89 2b       	or	r24, r25
    12a0:	41 f7       	brne	.-48     	; 0x1272 <fputc+0x12>
    12a2:	8e 81       	ldd	r24, Y+6	; 0x06
    12a4:	9f 81       	ldd	r25, Y+7	; 0x07
    12a6:	01 96       	adiw	r24, 0x01	; 1
    12a8:	9f 83       	std	Y+7, r25	; 0x07
    12aa:	8e 83       	std	Y+6, r24	; 0x06
    12ac:	c8 01       	movw	r24, r16
    12ae:	df 91       	pop	r29
    12b0:	cf 91       	pop	r28
    12b2:	1f 91       	pop	r17
    12b4:	0f 91       	pop	r16
    12b6:	08 95       	ret

000012b8 <__ultoa_invert>:
    12b8:	fa 01       	movw	r30, r20
    12ba:	aa 27       	eor	r26, r26
    12bc:	28 30       	cpi	r18, 0x08	; 8
    12be:	51 f1       	breq	.+84     	; 0x1314 <__ultoa_invert+0x5c>
    12c0:	20 31       	cpi	r18, 0x10	; 16
    12c2:	81 f1       	breq	.+96     	; 0x1324 <__ultoa_invert+0x6c>
    12c4:	e8 94       	clt
    12c6:	6f 93       	push	r22
    12c8:	6e 7f       	andi	r22, 0xFE	; 254
    12ca:	6e 5f       	subi	r22, 0xFE	; 254
    12cc:	7f 4f       	sbci	r23, 0xFF	; 255
    12ce:	8f 4f       	sbci	r24, 0xFF	; 255
    12d0:	9f 4f       	sbci	r25, 0xFF	; 255
    12d2:	af 4f       	sbci	r26, 0xFF	; 255
    12d4:	b1 e0       	ldi	r27, 0x01	; 1
    12d6:	3e d0       	rcall	.+124    	; 0x1354 <__ultoa_invert+0x9c>
    12d8:	b4 e0       	ldi	r27, 0x04	; 4
    12da:	3c d0       	rcall	.+120    	; 0x1354 <__ultoa_invert+0x9c>
    12dc:	67 0f       	add	r22, r23
    12de:	78 1f       	adc	r23, r24
    12e0:	89 1f       	adc	r24, r25
    12e2:	9a 1f       	adc	r25, r26
    12e4:	a1 1d       	adc	r26, r1
    12e6:	68 0f       	add	r22, r24
    12e8:	79 1f       	adc	r23, r25
    12ea:	8a 1f       	adc	r24, r26
    12ec:	91 1d       	adc	r25, r1
    12ee:	a1 1d       	adc	r26, r1
    12f0:	6a 0f       	add	r22, r26
    12f2:	71 1d       	adc	r23, r1
    12f4:	81 1d       	adc	r24, r1
    12f6:	91 1d       	adc	r25, r1
    12f8:	a1 1d       	adc	r26, r1
    12fa:	20 d0       	rcall	.+64     	; 0x133c <__ultoa_invert+0x84>
    12fc:	09 f4       	brne	.+2      	; 0x1300 <__ultoa_invert+0x48>
    12fe:	68 94       	set
    1300:	3f 91       	pop	r19
    1302:	2a e0       	ldi	r18, 0x0A	; 10
    1304:	26 9f       	mul	r18, r22
    1306:	11 24       	eor	r1, r1
    1308:	30 19       	sub	r19, r0
    130a:	30 5d       	subi	r19, 0xD0	; 208
    130c:	31 93       	st	Z+, r19
    130e:	de f6       	brtc	.-74     	; 0x12c6 <__ultoa_invert+0xe>
    1310:	cf 01       	movw	r24, r30
    1312:	08 95       	ret
    1314:	46 2f       	mov	r20, r22
    1316:	47 70       	andi	r20, 0x07	; 7
    1318:	40 5d       	subi	r20, 0xD0	; 208
    131a:	41 93       	st	Z+, r20
    131c:	b3 e0       	ldi	r27, 0x03	; 3
    131e:	0f d0       	rcall	.+30     	; 0x133e <__ultoa_invert+0x86>
    1320:	c9 f7       	brne	.-14     	; 0x1314 <__ultoa_invert+0x5c>
    1322:	f6 cf       	rjmp	.-20     	; 0x1310 <__ultoa_invert+0x58>
    1324:	46 2f       	mov	r20, r22
    1326:	4f 70       	andi	r20, 0x0F	; 15
    1328:	40 5d       	subi	r20, 0xD0	; 208
    132a:	4a 33       	cpi	r20, 0x3A	; 58
    132c:	18 f0       	brcs	.+6      	; 0x1334 <__ultoa_invert+0x7c>
    132e:	49 5d       	subi	r20, 0xD9	; 217
    1330:	31 fd       	sbrc	r19, 1
    1332:	40 52       	subi	r20, 0x20	; 32
    1334:	41 93       	st	Z+, r20
    1336:	02 d0       	rcall	.+4      	; 0x133c <__ultoa_invert+0x84>
    1338:	a9 f7       	brne	.-22     	; 0x1324 <__ultoa_invert+0x6c>
    133a:	ea cf       	rjmp	.-44     	; 0x1310 <__ultoa_invert+0x58>
    133c:	b4 e0       	ldi	r27, 0x04	; 4
    133e:	a6 95       	lsr	r26
    1340:	97 95       	ror	r25
    1342:	87 95       	ror	r24
    1344:	77 95       	ror	r23
    1346:	67 95       	ror	r22
    1348:	ba 95       	dec	r27
    134a:	c9 f7       	brne	.-14     	; 0x133e <__ultoa_invert+0x86>
    134c:	00 97       	sbiw	r24, 0x00	; 0
    134e:	61 05       	cpc	r22, r1
    1350:	71 05       	cpc	r23, r1
    1352:	08 95       	ret
    1354:	9b 01       	movw	r18, r22
    1356:	ac 01       	movw	r20, r24
    1358:	0a 2e       	mov	r0, r26
    135a:	06 94       	lsr	r0
    135c:	57 95       	ror	r21
    135e:	47 95       	ror	r20
    1360:	37 95       	ror	r19
    1362:	27 95       	ror	r18
    1364:	ba 95       	dec	r27
    1366:	c9 f7       	brne	.-14     	; 0x135a <__ultoa_invert+0xa2>
    1368:	62 0f       	add	r22, r18
    136a:	73 1f       	adc	r23, r19
    136c:	84 1f       	adc	r24, r20
    136e:	95 1f       	adc	r25, r21
    1370:	a0 1d       	adc	r26, r0
    1372:	08 95       	ret

00001374 <_exit>:
    1374:	f8 94       	cli

00001376 <__stop_program>:
    1376:	ff cf       	rjmp	.-2      	; 0x1376 <__stop_program>
