# Loading project CSR
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv failed with 9 errors.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv failed with 5 errors.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 2 failed with 14 errors.
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
vsim work.RISC_V_tb
# vsim work.RISC_V_tb 
# Start time: 20:14:51 on Dec 15,2022
# Loading sv_std.std
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
# WARNING: No extended dataflow license exists
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 225 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 215 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
restart -f
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 215 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 215 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv failed with 1 errors.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 1 failed with 1 error.
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
vsim work.RISC_V_tb
# End time: 20:44:46 on Dec 15,2022, Elapsed time: 0:29:55
# Errors: 0, Warnings: 3
# vsim work.RISC_V_tb 
# Start time: 20:44:46 on Dec 15,2022
# Loading sv_std.std
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 215 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# WARNING: No extended dataflow license exists
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 215 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 215 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv failed with 2 errors.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 1 failed with 2 errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 215 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
vsim work.RISC_V_tb
# End time: 21:44:28 on Dec 15,2022, Elapsed time: 0:59:42
# Errors: 0, Warnings: 2
# vsim work.RISC_V_tb 
# Start time: 21:44:28 on Dec 15,2022
# Loading sv_std.std
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 215 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 215 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 10015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 10015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 10015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 10015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 10015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 20015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 20015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
restart -f
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 20015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 20015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 20015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
restart -f
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 20015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 20015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 1015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 1015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 1015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 1015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv failed with 3 errors.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 1 failed with 3 errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 1015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv failed with 3 errors.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 1 failed with 3 errors.
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 1015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 1015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 1015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# WARNING: No extended dataflow license exists
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 1015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 1015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
add wave -r /*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 165 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 165 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 165 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 165 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 165 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 165 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 165 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
add wave -position 26  -autoscale 1 -format Literal -height 19 -radix hexadecimal
# Missing signal name or pattern.
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 165 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
restart -f
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 165 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
add wave -r /*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 165 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
add wave -r /*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv failed with 1 errors.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 1 failed with 1 error.
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv failed with 1 errors.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 1 failed with 1 error.
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
restart -f
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Br_tk'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_tb/dut/Br_tk File: /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V.sv Line: 92
# ** Warning: (vsim-3722) /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V.sv(92): [TFMPC] - Missing connection for port 'stall'.
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Br_tk'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_tb/dut/Br_tk File: /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V.sv Line: 92
# ** Warning: (vsim-3722) /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V.sv(92): [TFMPC] - Missing connection for port 'stall'.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
quit -sim
# End time: 21:15:41 on Dec 16,2022, Elapsed time: 23:31:13
# Errors: 0, Warnings: 4
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
vsim work.RISC_V_tb
# vsim work.RISC_V_tb 
# Start time: 21:16:01 on Dec 16,2022
# Loading sv_std.std
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
# WARNING: No extended dataflow license exists
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
restart -f
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.Branch
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
restart -f
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'Br_tk'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_tb/dut/Br_tk File: /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V.sv Line: 87
# ** Warning: (vsim-3722) /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V.sv(87): [TFMPC] - Missing connection for port 'stall'.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
add wave -r /*
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv(27)
#    Time: 4015 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 9b/RISC_V_tb.sv line 27
