# Generated by Yosys 0.9 (git sha1 UNKNOWN, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model CSkipA_15bit
.inputs i_add_term1[0] i_add_term1[1] i_add_term1[2] i_add_term1[3] i_add_term1[4] i_add_term1[5] i_add_term1[6] i_add_term1[7] i_add_term1[8] i_add_term1[9] i_add_term1[10] i_add_term1[11] i_add_term1[12] i_add_term1[13] i_add_term1[14] i_add_term2[0] i_add_term2[1] i_add_term2[2] i_add_term2[3] i_add_term2[4] i_add_term2[5] i_add_term2[6] i_add_term2[7] i_add_term2[8] i_add_term2[9] i_add_term2[10] i_add_term2[11] i_add_term2[12] i_add_term2[13] i_add_term2[14]
.outputs sum[0] sum[1] sum[2] sum[3] sum[4] sum[5] sum[6] sum[7] sum[8] sum[9] sum[10] sum[11] sum[12] sum[13] sum[14] cout
.gate BUFX2 A=w_cout[4] Y=cout
.gate BUFX2 A=_0_[0] Y=sum[0]
.gate BUFX2 A=_0_[1] Y=sum[1]
.gate BUFX2 A=_0_[2] Y=sum[2]
.gate BUFX2 A=_0_[3] Y=sum[3]
.gate BUFX2 A=_0_[4] Y=sum[4]
.gate BUFX2 A=_0_[5] Y=sum[5]
.gate BUFX2 A=_0_[6] Y=sum[6]
.gate BUFX2 A=_0_[7] Y=sum[7]
.gate BUFX2 A=_0_[8] Y=sum[8]
.gate BUFX2 A=_0_[9] Y=sum[9]
.gate BUFX2 A=_0_[10] Y=sum[10]
.gate BUFX2 A=_0_[11] Y=sum[11]
.gate BUFX2 A=cskip3_inst.rca0.fa0.o_sum Y=sum[12]
.gate BUFX2 A=cskip3_inst.rca0.fa1.o_sum Y=sum[13]
.gate BUFX2 A=cskip3_inst.rca0.fa2.o_sum Y=sum[14]
.gate INVX1 A=gnd Y=_13_
.gate OR2X2 A=i_add_term2[0] B=i_add_term1[0] Y=_14_
.gate NAND2X1 A=i_add_term2[0] B=i_add_term1[0] Y=_15_
.gate NAND3X1 A=_13_ B=_15_ C=_14_ Y=_16_
.gate NOR2X1 A=i_add_term2[0] B=i_add_term1[0] Y=_10_
.gate AND2X2 A=i_add_term2[0] B=i_add_term1[0] Y=_11_
.gate OAI21X1 A=_10_ B=_11_ C=gnd Y=_12_
.gate NAND2X1 A=_12_ B=_16_ Y=_0_[0]
.gate OAI21X1 A=_13_ B=_10_ C=_15_ Y=_2_[1]
.gate INVX1 A=_2_[3] Y=_20_
.gate OR2X2 A=i_add_term2[3] B=i_add_term1[3] Y=_21_
.gate NAND2X1 A=i_add_term2[3] B=i_add_term1[3] Y=_22_
.gate NAND3X1 A=_20_ B=_22_ C=_21_ Y=_23_
.gate NOR2X1 A=i_add_term2[3] B=i_add_term1[3] Y=_17_
.gate AND2X2 A=i_add_term2[3] B=i_add_term1[3] Y=_18_
.gate OAI21X1 A=_17_ B=_18_ C=_2_[3] Y=_19_
.gate NAND2X1 A=_19_ B=_23_ Y=_0_[3]
.gate OAI21X1 A=_20_ B=_17_ C=_22_ Y=_1_
.gate INVX1 A=_2_[1] Y=_27_
.gate OR2X2 A=i_add_term2[1] B=i_add_term1[1] Y=_28_
.gate NAND2X1 A=i_add_term2[1] B=i_add_term1[1] Y=_29_
.gate NAND3X1 A=_27_ B=_29_ C=_28_ Y=_30_
.gate NOR2X1 A=i_add_term2[1] B=i_add_term1[1] Y=_24_
.gate AND2X2 A=i_add_term2[1] B=i_add_term1[1] Y=_25_
.gate OAI21X1 A=_24_ B=_25_ C=_2_[1] Y=_26_
.gate NAND2X1 A=_26_ B=_30_ Y=_0_[1]
.gate OAI21X1 A=_27_ B=_24_ C=_29_ Y=_2_[2]
.gate INVX1 A=_2_[2] Y=_34_
.gate OR2X2 A=i_add_term2[2] B=i_add_term1[2] Y=_35_
.gate NAND2X1 A=i_add_term2[2] B=i_add_term1[2] Y=_36_
.gate NAND3X1 A=_34_ B=_36_ C=_35_ Y=_37_
.gate NOR2X1 A=i_add_term2[2] B=i_add_term1[2] Y=_31_
.gate AND2X2 A=i_add_term2[2] B=i_add_term1[2] Y=_32_
.gate OAI21X1 A=_31_ B=_32_ C=_2_[2] Y=_33_
.gate NAND2X1 A=_33_ B=_37_ Y=_0_[2]
.gate OAI21X1 A=_34_ B=_31_ C=_36_ Y=_2_[3]
.gate INVX1 A=i_add_term1[0] Y=_38_
.gate NOR2X1 A=i_add_term2[0] B=_38_ Y=_39_
.gate INVX1 A=i_add_term2[0] Y=_40_
.gate NOR2X1 A=i_add_term1[0] B=_40_ Y=_41_
.gate INVX1 A=i_add_term1[1] Y=_42_
.gate NOR2X1 A=i_add_term2[1] B=_42_ Y=_43_
.gate INVX1 A=i_add_term2[1] Y=_44_
.gate NOR2X1 A=i_add_term1[1] B=_44_ Y=_45_
.gate OAI22X1 A=_39_ B=_41_ C=_43_ D=_45_ Y=_46_
.gate NOR2X1 A=i_add_term2[3] B=i_add_term1[3] Y=_47_
.gate AND2X2 A=i_add_term2[3] B=i_add_term1[3] Y=_48_
.gate NOR2X1 A=_47_ B=_48_ Y=_49_
.gate XOR2X1 A=i_add_term2[2] B=i_add_term1[2] Y=_50_
.gate NAND2X1 A=_49_ B=_50_ Y=_51_
.gate NOR2X1 A=_46_ B=_51_ Y=_3_
.gate INVX1 A=_1_ Y=_52_
.gate NAND2X1 A=gnd B=_3_ Y=_53_
.gate OAI21X1 A=_3_ B=_52_ C=_53_ Y=w_cout[1]
.gate INVX1 A=w_cout[1] Y=_57_
.gate OR2X2 A=i_add_term2[4] B=i_add_term1[4] Y=_58_
.gate NAND2X1 A=i_add_term2[4] B=i_add_term1[4] Y=_59_
.gate NAND3X1 A=_57_ B=_59_ C=_58_ Y=_60_
.gate NOR2X1 A=i_add_term2[4] B=i_add_term1[4] Y=_54_
.gate AND2X2 A=i_add_term2[4] B=i_add_term1[4] Y=_55_
.gate OAI21X1 A=_54_ B=_55_ C=w_cout[1] Y=_56_
.gate NAND2X1 A=_56_ B=_60_ Y=_0_[4]
.gate OAI21X1 A=_57_ B=_54_ C=_59_ Y=_5_[1]
.gate INVX1 A=_5_[3] Y=_64_
.gate OR2X2 A=i_add_term2[7] B=i_add_term1[7] Y=_65_
.gate NAND2X1 A=i_add_term2[7] B=i_add_term1[7] Y=_66_
.gate NAND3X1 A=_64_ B=_66_ C=_65_ Y=_67_
.gate NOR2X1 A=i_add_term2[7] B=i_add_term1[7] Y=_61_
.gate AND2X2 A=i_add_term2[7] B=i_add_term1[7] Y=_62_
.gate OAI21X1 A=_61_ B=_62_ C=_5_[3] Y=_63_
.gate NAND2X1 A=_63_ B=_67_ Y=_0_[7]
.gate OAI21X1 A=_64_ B=_61_ C=_66_ Y=_4_
.gate INVX1 A=_5_[1] Y=_71_
.gate OR2X2 A=i_add_term2[5] B=i_add_term1[5] Y=_72_
.gate NAND2X1 A=i_add_term2[5] B=i_add_term1[5] Y=_73_
.gate NAND3X1 A=_71_ B=_73_ C=_72_ Y=_74_
.gate NOR2X1 A=i_add_term2[5] B=i_add_term1[5] Y=_68_
.gate AND2X2 A=i_add_term2[5] B=i_add_term1[5] Y=_69_
.gate OAI21X1 A=_68_ B=_69_ C=_5_[1] Y=_70_
.gate NAND2X1 A=_70_ B=_74_ Y=_0_[5]
.gate OAI21X1 A=_71_ B=_68_ C=_73_ Y=_5_[2]
.gate INVX1 A=_5_[2] Y=_78_
.gate OR2X2 A=i_add_term2[6] B=i_add_term1[6] Y=_79_
.gate NAND2X1 A=i_add_term2[6] B=i_add_term1[6] Y=_80_
.gate NAND3X1 A=_78_ B=_80_ C=_79_ Y=_81_
.gate NOR2X1 A=i_add_term2[6] B=i_add_term1[6] Y=_75_
.gate AND2X2 A=i_add_term2[6] B=i_add_term1[6] Y=_76_
.gate OAI21X1 A=_75_ B=_76_ C=_5_[2] Y=_77_
.gate NAND2X1 A=_77_ B=_81_ Y=_0_[6]
.gate OAI21X1 A=_78_ B=_75_ C=_80_ Y=_5_[3]
.gate INVX1 A=i_add_term1[4] Y=_82_
.gate NOR2X1 A=i_add_term2[4] B=_82_ Y=_83_
.gate INVX1 A=i_add_term2[4] Y=_84_
.gate NOR2X1 A=i_add_term1[4] B=_84_ Y=_85_
.gate INVX1 A=i_add_term1[5] Y=_86_
.gate NOR2X1 A=i_add_term2[5] B=_86_ Y=_87_
.gate INVX1 A=i_add_term2[5] Y=_88_
.gate NOR2X1 A=i_add_term1[5] B=_88_ Y=_89_
.gate OAI22X1 A=_83_ B=_85_ C=_87_ D=_89_ Y=_90_
.gate NOR2X1 A=i_add_term2[7] B=i_add_term1[7] Y=_91_
.gate AND2X2 A=i_add_term2[7] B=i_add_term1[7] Y=_92_
.gate NOR2X1 A=_91_ B=_92_ Y=_93_
.gate XOR2X1 A=i_add_term2[6] B=i_add_term1[6] Y=_94_
.gate NAND2X1 A=_93_ B=_94_ Y=_95_
.gate NOR2X1 A=_90_ B=_95_ Y=_6_
.gate INVX1 A=_4_ Y=_96_
.gate NAND2X1 A=gnd B=_6_ Y=_97_
.gate OAI21X1 A=_6_ B=_96_ C=_97_ Y=w_cout[2]
.gate INVX1 A=w_cout[2] Y=_101_
.gate OR2X2 A=i_add_term2[8] B=i_add_term1[8] Y=_102_
.gate NAND2X1 A=i_add_term2[8] B=i_add_term1[8] Y=_103_
.gate NAND3X1 A=_101_ B=_103_ C=_102_ Y=_104_
.gate NOR2X1 A=i_add_term2[8] B=i_add_term1[8] Y=_98_
.gate AND2X2 A=i_add_term2[8] B=i_add_term1[8] Y=_99_
.gate OAI21X1 A=_98_ B=_99_ C=w_cout[2] Y=_100_
.gate NAND2X1 A=_100_ B=_104_ Y=_0_[8]
.gate OAI21X1 A=_101_ B=_98_ C=_103_ Y=_8_[1]
.gate INVX1 A=_8_[3] Y=_108_
.gate OR2X2 A=i_add_term2[11] B=i_add_term1[11] Y=_109_
.gate NAND2X1 A=i_add_term2[11] B=i_add_term1[11] Y=_110_
.gate NAND3X1 A=_108_ B=_110_ C=_109_ Y=_111_
.gate NOR2X1 A=i_add_term2[11] B=i_add_term1[11] Y=_105_
.gate AND2X2 A=i_add_term2[11] B=i_add_term1[11] Y=_106_
.gate OAI21X1 A=_105_ B=_106_ C=_8_[3] Y=_107_
.gate NAND2X1 A=_107_ B=_111_ Y=_0_[11]
.gate OAI21X1 A=_108_ B=_105_ C=_110_ Y=_7_
.gate INVX1 A=_8_[1] Y=_115_
.gate OR2X2 A=i_add_term2[9] B=i_add_term1[9] Y=_116_
.gate NAND2X1 A=i_add_term2[9] B=i_add_term1[9] Y=_117_
.gate NAND3X1 A=_115_ B=_117_ C=_116_ Y=_118_
.gate NOR2X1 A=i_add_term2[9] B=i_add_term1[9] Y=_112_
.gate AND2X2 A=i_add_term2[9] B=i_add_term1[9] Y=_113_
.gate OAI21X1 A=_112_ B=_113_ C=_8_[1] Y=_114_
.gate NAND2X1 A=_114_ B=_118_ Y=_0_[9]
.gate OAI21X1 A=_115_ B=_112_ C=_117_ Y=_8_[2]
.gate INVX1 A=_8_[2] Y=_122_
.gate OR2X2 A=i_add_term2[10] B=i_add_term1[10] Y=_123_
.gate NAND2X1 A=i_add_term2[10] B=i_add_term1[10] Y=_124_
.gate NAND3X1 A=_122_ B=_124_ C=_123_ Y=_125_
.gate NOR2X1 A=i_add_term2[10] B=i_add_term1[10] Y=_119_
.gate AND2X2 A=i_add_term2[10] B=i_add_term1[10] Y=_120_
.gate OAI21X1 A=_119_ B=_120_ C=_8_[2] Y=_121_
.gate NAND2X1 A=_121_ B=_125_ Y=_0_[10]
.gate OAI21X1 A=_122_ B=_119_ C=_124_ Y=_8_[3]
.gate INVX1 A=i_add_term1[8] Y=_126_
.gate NOR2X1 A=i_add_term2[8] B=_126_ Y=_127_
.gate INVX1 A=i_add_term2[8] Y=_128_
.gate NOR2X1 A=i_add_term1[8] B=_128_ Y=_129_
.gate INVX1 A=i_add_term1[9] Y=_130_
.gate NOR2X1 A=i_add_term2[9] B=_130_ Y=_131_
.gate INVX1 A=i_add_term2[9] Y=_132_
.gate NOR2X1 A=i_add_term1[9] B=_132_ Y=_133_
.gate OAI22X1 A=_127_ B=_129_ C=_131_ D=_133_ Y=_134_
.gate NOR2X1 A=i_add_term2[11] B=i_add_term1[11] Y=_135_
.gate AND2X2 A=i_add_term2[11] B=i_add_term1[11] Y=_136_
.gate NOR2X1 A=_135_ B=_136_ Y=_137_
.gate XOR2X1 A=i_add_term2[10] B=i_add_term1[10] Y=_138_
.gate NAND2X1 A=_137_ B=_138_ Y=_139_
.gate NOR2X1 A=_134_ B=_139_ Y=_9_
.gate INVX1 A=_7_ Y=_140_
.gate NAND2X1 A=gnd B=_9_ Y=_141_
.gate OAI21X1 A=_9_ B=_140_ C=_141_ Y=cskip3_inst.cin
.gate INVX1 A=cskip3_inst.cin Y=_145_
.gate OR2X2 A=i_add_term2[12] B=i_add_term1[12] Y=_146_
.gate NAND2X1 A=i_add_term2[12] B=i_add_term1[12] Y=_147_
.gate NAND3X1 A=_145_ B=_147_ C=_146_ Y=_148_
.gate NOR2X1 A=i_add_term2[12] B=i_add_term1[12] Y=_142_
.gate AND2X2 A=i_add_term2[12] B=i_add_term1[12] Y=_143_
.gate OAI21X1 A=_142_ B=_143_ C=cskip3_inst.cin Y=_144_
.gate NAND2X1 A=_144_ B=_148_ Y=cskip3_inst.rca0.fa0.o_sum
.gate OAI21X1 A=_145_ B=_142_ C=_147_ Y=cskip3_inst.rca0.fa0.o_carry
.gate INVX1 A=cskip3_inst.rca0.fa0.o_carry Y=_152_
.gate OR2X2 A=i_add_term2[13] B=i_add_term1[13] Y=_153_
.gate NAND2X1 A=i_add_term2[13] B=i_add_term1[13] Y=_154_
.gate NAND3X1 A=_152_ B=_154_ C=_153_ Y=_155_
.gate NOR2X1 A=i_add_term2[13] B=i_add_term1[13] Y=_149_
.gate AND2X2 A=i_add_term2[13] B=i_add_term1[13] Y=_150_
.gate OAI21X1 A=_149_ B=_150_ C=cskip3_inst.rca0.fa0.o_carry Y=_151_
.gate NAND2X1 A=_151_ B=_155_ Y=cskip3_inst.rca0.fa1.o_sum
.gate OAI21X1 A=_152_ B=_149_ C=_154_ Y=cskip3_inst.rca0.fa1.o_carry
.gate INVX1 A=cskip3_inst.rca0.fa1.o_carry Y=_159_
.gate OR2X2 A=i_add_term2[14] B=i_add_term1[14] Y=_160_
.gate NAND2X1 A=i_add_term2[14] B=i_add_term1[14] Y=_161_
.gate NAND3X1 A=_159_ B=_161_ C=_160_ Y=_162_
.gate NOR2X1 A=i_add_term2[14] B=i_add_term1[14] Y=_156_
.gate AND2X2 A=i_add_term2[14] B=i_add_term1[14] Y=_157_
.gate OAI21X1 A=_156_ B=_157_ C=cskip3_inst.rca0.fa1.o_carry Y=_158_
.gate NAND2X1 A=_158_ B=_162_ Y=cskip3_inst.rca0.fa2.o_sum
.gate OAI21X1 A=_159_ B=_156_ C=_161_ Y=cskip3_inst.cout0
.gate OR2X2 A=i_add_term2[13] B=i_add_term1[13] Y=_166_
.gate NAND2X1 A=i_add_term2[13] B=i_add_term1[13] Y=_167_
.gate NAND2X1 A=_167_ B=_166_ Y=_163_
.gate XNOR2X1 A=i_add_term2[14] B=i_add_term1[14] Y=_164_
.gate XNOR2X1 A=i_add_term2[12] B=i_add_term1[12] Y=_165_
.gate NOR3X1 A=_163_ B=_164_ C=_165_ Y=cskip3_inst.skip0.P
.gate INVX1 A=cskip3_inst.cout0 Y=_168_
.gate NAND2X1 A=gnd B=cskip3_inst.skip0.P Y=_169_
.gate OAI21X1 A=cskip3_inst.skip0.P B=_168_ C=_169_ Y=w_cout[4]
.gate BUFX2 A=cskip3_inst.rca0.fa0.o_sum Y=_0_[12]
.gate BUFX2 A=cskip3_inst.rca0.fa1.o_sum Y=_0_[13]
.gate BUFX2 A=cskip3_inst.rca0.fa2.o_sum Y=_0_[14]
.gate BUFX2 A=gnd Y=w_cout[0]
.gate BUFX2 A=cskip3_inst.cin Y=w_cout[3]
.end
