0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sim_1/new/lab4_2_test.v,1648452159,verilog,,,,lab4_2_test,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sources_1/new/binary_down_counter.v,1647508109,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sources_1/new/frequency_divider.v,,binary_down_counter,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sources_1/new/frequency_divider.v,1647508228,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sources_1/new/lab4_2.v,,frequency_divider,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sources_1/new/lab4_2.v,1647509100,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sources_1/new/segment7.v,,lab4_2,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sources_1/new/segment7.v,1647508753,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_2/lab4_2.srcs/sim_1/new/lab4_2_test.v,,segment7,,,,,,,,
