# CE202-LC-Lab-Material

## Logic Circuits Lab 04

### Pre-Report
* Write truth-table of 3 bit nand gate and find Sum of Products of it.
* write verilog code for sum of products form of 3 bit nand gate.

### Grading Sources

* Design 3 bit paraity generator by instantiating the **`xnor`** gate (*paraity_gen.v*).
* Design 3 bit paraity generator in sum of products format (*paraity_gen_sop.v*).
* complete  testbench file that design for validate the correctness of modules (*tb_paritiy3_gen.v*).

### Submission Sources
* Source files (Grading Sources)
* Waveform of testbeches that covers all signals in `testbench.png` diagram
