// Seed: 1328866779
module module_0 (
    input  tri  id_0,
    input  tri0 id_1,
    input  tri  id_2
    , id_5,
    output wire id_3
);
  wire id_6;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input wor id_0
    , id_26,
    output tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    output wand id_7,
    input uwire id_8,
    output tri id_9,
    input wor id_10,
    output wor id_11,
    output uwire id_12,
    input wire id_13,
    input tri id_14,
    input tri id_15,
    input wand id_16,
    output wire id_17,
    input supply1 id_18,
    output wor id_19,
    output supply1 id_20,
    output tri0 id_21,
    input wor id_22,
    input tri0 id_23,
    output wire id_24
);
  assign id_26 = 1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5,
      id_9
  );
endmodule
