{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 16,
    "design__inferred_latch__count": 0,
    "design__instance__count": 2068,
    "design__instance__area": 251476,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 110,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 14,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1,
    "power__internal__total": 41051716,
    "power__switching__total": 0.0002915674413088709,
    "power__leakage__total": 2.0833476810366847e-05,
    "power__total": 41051716,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2659076090136345,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.2557076012198687,
    "timing__hold__ws__corner:min_ss_100C_1v60": 1.0741694504584611,
    "timing__setup__ws__corner:min_ss_100C_1v60": 0.15896440169690934,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.074169,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0.158964,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count": 127,
    "design__max_fanout_violation__count": 14,
    "design__max_cap_violation__count": 1,
    "clock__skew__worst_hold": -0.2659076090136345,
    "clock__skew__worst_setup": -0.2986352638594973,
    "timing__hold__ws": 1.0741694504584611,
    "timing__setup__ws": -0.003955058614781354,
    "timing__hold__tns": 0,
    "timing__setup__tns": -0.003955058614781354,
    "timing__hold__wns": 0,
    "timing__setup__wns": -0.003955058614781354,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 1.074169,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 1,
    "timing__setup_r2r__ws": -0.003955,
    "timing__setup_r2r_vio__count": 1,
    "design__die__bbox": "0.0 0.0 550.0 750.0",
    "design__core__bbox": "5.52 10.88 544.18 737.12",
    "design__io": 70,
    "design__die__area": 412500,
    "design__core__area": 391196,
    "design__instance__count__stdcell": 2066,
    "design__instance__area__stdcell": 4445.51,
    "design__instance__count__macros": 2,
    "design__instance__area__macros": 247031,
    "design__instance__utilization": 0.642839,
    "design__instance__utilization__stdcell": 0.0308361,
    "design__instance__count__class:macro": 2,
    "design__instance__count__class:inverter": 26,
    "design__instance__count__class:sequential_cell": 25,
    "design__instance__count__class:multi_input_combinational_cell": 35,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 10186,
    "design__instance__count__class:tap_cell": 1530,
    "design__power_grid_violation__count__net:vssd1": 0,
    "design__power_grid_violation__count__net:vccd1": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 68,
    "design__io__hpwl": 11722911,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 14,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 1,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.151175,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.140975,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.568906,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 1.48352,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.568906,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.50466,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 24858.9,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 87,
    "design__instance__count__class:clock_buffer": 7,
    "design__instance__count__class:clock_inverter": 1,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "design__instance__count__class:antenna_cell": 355,
    "antenna_diodes_count": 3,
    "route__net": 262,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 42,
    "route__wirelength__iter:1": 31125,
    "route__drc_errors__iter:2": 9,
    "route__wirelength__iter:2": 31063,
    "route__drc_errors__iter:3": 4,
    "route__wirelength__iter:3": 31067,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 31060,
    "route__drc_errors": 0,
    "route__wirelength": 31060,
    "route__vias": 1865,
    "route__vias__singlecut": 1865,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 741.8,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 5,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 115,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 14,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.29005251799144216,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.2798525101976763,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 1.0836706283496123,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 0.04824363267648467,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.083671,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0.048244,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 5,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 127,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 14,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 1,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.30883527165326313,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.2986352638594973,
    "timing__hold__ws__corner:max_ss_100C_1v60": 1.0946547311766954,
    "timing__setup__ws__corner:max_ss_100C_1v60": -0.003955058614781354,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -0.003955058614781354,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -0.003955058614781354,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.094655,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 1,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -0.003955,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 1,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 5,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count": 5,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": -6253860,
    "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": -4277.74,
    "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 6253870,
    "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 6079940,
    "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 4102.84,
    "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 6079940,
    "design_powergrid__voltage__worst": -6253860,
    "design_powergrid__voltage__worst__net:vccd1": -6253860,
    "design_powergrid__drop__worst": 6253870,
    "design_powergrid__drop__worst__net:vccd1": 6253870,
    "design_powergrid__voltage__worst__net:vssd1": 6079940,
    "design_powergrid__drop__worst__net:vssd1": 6079940,
    "ir__voltage__worst": -6250000,
    "ir__drop__avg": 4280,
    "ir__drop__worst": 6250000,
    "design__xor_difference__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}